{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511833705459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511833705460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 01:48:25 2017 " "Processing started: Tue Nov 28 01:48:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511833705460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833705460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clarvi_fpga -c clarvi_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off clarvi_fpga -c clarvi_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833705461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511833706638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1511833706639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_fpga " "Found entity 1: clarvi_fpga" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/clarvi_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/clarvi_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc " "Found entity 1: clarvi_soc" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "clarvi_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_irq_mapper " "Found entity 1: clarvi_soc_irq_mapper" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1 " "Found entity 1: clarvi_soc_mm_interconnect_1" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_avalon_st_adapter " "Found entity 1: clarvi_soc_mm_interconnect_1_avalon_st_adapter" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_rsp_mux_001 " "Found entity 1: clarvi_soc_mm_interconnect_1_rsp_mux_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749136 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_rsp_mux " "Found entity 1: clarvi_soc_mm_interconnect_1_rsp_mux" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_rsp_demux_001 " "Found entity 1: clarvi_soc_mm_interconnect_1_rsp_demux_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_cmd_mux_001 " "Found entity 1: clarvi_soc_mm_interconnect_1_cmd_mux_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_cmd_mux " "Found entity 1: clarvi_soc_mm_interconnect_1_cmd_mux" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_cmd_demux_001 " "Found entity 1: clarvi_soc_mm_interconnect_1_cmd_demux_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_cmd_demux " "Found entity 1: clarvi_soc_mm_interconnect_1_cmd_demux" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749182 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel clarvi_soc_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511833749198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel clarvi_soc_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511833749199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_router_003_default_decode " "Found entity 1: clarvi_soc_mm_interconnect_1_router_003_default_decode" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749200 ""} { "Info" "ISGN_ENTITY_NAME" "2 clarvi_soc_mm_interconnect_1_router_003 " "Found entity 2: clarvi_soc_mm_interconnect_1_router_003" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel clarvi_soc_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511833749202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel clarvi_soc_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511833749202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_router_002_default_decode " "Found entity 1: clarvi_soc_mm_interconnect_1_router_002_default_decode" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749203 ""} { "Info" "ISGN_ENTITY_NAME" "2 clarvi_soc_mm_interconnect_1_router_002 " "Found entity 2: clarvi_soc_mm_interconnect_1_router_002" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel clarvi_soc_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511833749206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel clarvi_soc_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511833749206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_router_001_default_decode " "Found entity 1: clarvi_soc_mm_interconnect_1_router_001_default_decode" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749206 ""} { "Info" "ISGN_ENTITY_NAME" "2 clarvi_soc_mm_interconnect_1_router_001 " "Found entity 2: clarvi_soc_mm_interconnect_1_router_001" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel clarvi_soc_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511833749208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel clarvi_soc_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at clarvi_soc_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511833749209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_1_router_default_decode " "Found entity 1: clarvi_soc_mm_interconnect_1_router_default_decode" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749210 ""} { "Info" "ISGN_ENTITY_NAME" "2 clarvi_soc_mm_interconnect_1_router " "Found entity 2: clarvi_soc_mm_interconnect_1_router" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_mm_interconnect_0 " "Found entity 1: clarvi_soc_mm_interconnect_0" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_video_memory " "Found entity 1: clarvi_soc_video_memory" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_pll " "Found entity 1: clarvi_soc_pll" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_onchip_memory2_0 " "Found entity 1: clarvi_soc_onchip_memory2_0" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_left_dial_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_left_dial_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_left_dial_pio_in " "Found entity 1: clarvi_soc_left_dial_pio_in" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_left_dial_pio_in.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_left_dial_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_leds_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_leds_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_leds_pio_out " "Found entity 1: clarvi_soc_leds_pio_out" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_leds_pio_out.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_leds_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_hex_digits_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_hex_digits_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_hex_digits_pio_out " "Found entity 1: clarvi_soc_hex_digits_pio_out" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_hex_digits_pio_out.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_hex_digits_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_soc_displaybuttons_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_soc_displaybuttons_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_soc_displaybuttons_pio_in " "Found entity 1: clarvi_soc_displaybuttons_pio_in" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_displaybuttons_pio_in.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_displaybuttons_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi_avalon " "Found entity 1: clarvi_avalon" {  } { { "clarvi_soc/synthesis/submodules/clarvi_avalon.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_avalon.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749249 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clarvi.sv(597) " "Verilog HDL warning at clarvi.sv(597): extended using \"x\" or \"z\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 597 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1511833749253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clarvi.sv(599) " "Verilog HDL warning at clarvi.sv(599): extended using \"x\" or \"z\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 599 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1511833749263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/clarvi.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/clarvi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clarvi " "Found entity 1: clarvi" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwentyFourBitsToThreeEightBits " "Found entity 1: TwentyFourBitsToThreeEightBits" {  } { { "clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/mkPixelStream.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/mkPixelStream.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkPixelStream " "Found entity 1: mkPixelStream" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/mkBurstRead.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/mkBurstRead.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkBurstRead " "Found entity 1: mkBurstRead" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SizedFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SizedFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SizedFIFO " "Found entity 1: SizedFIFO" {  } { { "clarvi_soc/synthesis/submodules/SizedFIFO.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SizedFIFO.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SyncFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO " "Found entity 1: SyncFIFO" {  } { { "clarvi_soc/synthesis/submodules/SyncFIFO.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncFIFO.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/FIFO2.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/FIFO2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "clarvi_soc/synthesis/submodules/FIFO2.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/FIFO2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SyncRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncRegister " "Found entity 1: SyncRegister" {  } { { "clarvi_soc/synthesis/submodules/SyncRegister.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncRegister.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SyncResetA.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncResetA.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncResetA " "Found entity 1: SyncResetA" {  } { { "clarvi_soc/synthesis/submodules/SyncResetA.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncResetA.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/SyncHandshake.v 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/SyncHandshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncHandshake " "Found entity 1: SyncHandshake" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitsToSevenSeg " "Found entity 1: EightBitsToSevenSeg" {  } { { "clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/EightBitsToSevenSeg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833749310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833749310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clarvi_fpga " "Elaborating entity \"clarvi_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511833749581 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR clarvi_fpga.sv(55) " "Output port \"DRAM_ADDR\" at clarvi_fpga.sv(55) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749592 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA clarvi_fpga.sv(56) " "Output port \"DRAM_BA\" at clarvi_fpga.sv(56) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749594 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B clarvi_fpga.sv(169) " "Output port \"VGA_B\" at clarvi_fpga.sv(169) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749594 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G clarvi_fpga.sv(172) " "Output port \"VGA_G\" at clarvi_fpga.sv(172) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749594 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R clarvi_fpga.sv(174) " "Output port \"VGA_R\" at clarvi_fpga.sv(174) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749594 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN clarvi_fpga.sv(36) " "Output port \"ADC_DIN\" at clarvi_fpga.sv(36) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK clarvi_fpga.sv(38) " "Output port \"ADC_SCLK\" at clarvi_fpga.sv(38) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT clarvi_fpga.sv(44) " "Output port \"AUD_DACDAT\" at clarvi_fpga.sv(44) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK clarvi_fpga.sv(46) " "Output port \"AUD_XCK\" at clarvi_fpga.sv(46) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N clarvi_fpga.sv(57) " "Output port \"DRAM_CAS_N\" at clarvi_fpga.sv(57) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE clarvi_fpga.sv(58) " "Output port \"DRAM_CKE\" at clarvi_fpga.sv(58) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK clarvi_fpga.sv(59) " "Output port \"DRAM_CLK\" at clarvi_fpga.sv(59) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N clarvi_fpga.sv(60) " "Output port \"DRAM_CS_N\" at clarvi_fpga.sv(60) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM clarvi_fpga.sv(62) " "Output port \"DRAM_LDQM\" at clarvi_fpga.sv(62) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N clarvi_fpga.sv(63) " "Output port \"DRAM_RAS_N\" at clarvi_fpga.sv(63) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM clarvi_fpga.sv(64) " "Output port \"DRAM_UDQM\" at clarvi_fpga.sv(64) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N clarvi_fpga.sv(65) " "Output port \"DRAM_WE_N\" at clarvi_fpga.sv(65) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL clarvi_fpga.sv(68) " "Output port \"FAN_CTRL\" at clarvi_fpga.sv(68) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK clarvi_fpga.sv(71) " "Output port \"FPGA_I2C_SCLK\" at clarvi_fpga.sv(71) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749596 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD clarvi_fpga.sv(143) " "Output port \"IRDA_TXD\" at clarvi_fpga.sv(143) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N clarvi_fpga.sv(164) " "Output port \"TD_RESET_N\" at clarvi_fpga.sv(164) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N clarvi_fpga.sv(170) " "Output port \"VGA_BLANK_N\" at clarvi_fpga.sv(170) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK clarvi_fpga.sv(171) " "Output port \"VGA_CLK\" at clarvi_fpga.sv(171) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS clarvi_fpga.sv(173) " "Output port \"VGA_HS\" at clarvi_fpga.sv(173) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N clarvi_fpga.sv(175) " "Output port \"VGA_SYNC_N\" at clarvi_fpga.sv(175) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS clarvi_fpga.sv(176) " "Output port \"VGA_VS\" at clarvi_fpga.sv(176) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDRINGn clarvi_fpga.sv(184) " "Output port \"LEDRINGn\" at clarvi_fpga.sv(184) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SHIFT_CLKIN clarvi_fpga.sv(201) " "Output port \"SHIFT_CLKIN\" at clarvi_fpga.sv(201) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SHIFT_LOAD clarvi_fpga.sv(202) " "Output port \"SHIFT_LOAD\" at clarvi_fpga.sv(202) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TOUCH_WAKE clarvi_fpga.sv(206) " "Output port \"TOUCH_WAKE\" at clarvi_fpga.sv(206) has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833749597 "|clarvi_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc clarvi_soc:u0 " "Elaborating entity \"clarvi_soc\" for hierarchy \"clarvi_soc:u0\"" {  } { { "clarvi_fpga.sv" "u0" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833749626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitsToSevenSeg clarvi_soc:u0\|EightBitsToSevenSeg:eightbitstosevenseg_0 " "Elaborating entity \"EightBitsToSevenSeg\" for hierarchy \"clarvi_soc:u0\|EightBitsToSevenSeg:eightbitstosevenseg_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "eightbitstosevenseg_0" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833749738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkPixelStream clarvi_soc:u0\|mkPixelStream:pixelstream_0 " "Elaborating entity \"mkPixelStream\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "pixelstream_0" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833749769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_forward_burst_params mkPixelStream.v(302) " "Verilog HDL or VHDL warning at mkPixelStream.v(302): object \"CAN_FIRE_RL_forward_burst_params\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749784 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_forward_parameters_local_clock mkPixelStream.v(303) " "Verilog HDL or VHDL warning at mkPixelStream.v(303): object \"CAN_FIRE_RL_forward_parameters_local_clock\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749786 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_forward_parameters_video_clock mkPixelStream.v(304) " "Verilog HDL or VHDL warning at mkPixelStream.v(304): object \"CAN_FIRE_RL_forward_parameters_video_clock\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749786 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_hdmi_scan mkPixelStream.v(306) " "Verilog HDL or VHDL warning at mkPixelStream.v(306): object \"CAN_FIRE_RL_hdmi_scan\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749786 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_vparams_handle_avalon_accesses mkPixelStream.v(309) " "Verilog HDL or VHDL warning at mkPixelStream.v(309): object \"CAN_FIRE_RL_vparams_handle_avalon_accesses\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749787 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait mkPixelStream.v(312) " "Verilog HDL or VHDL warning at mkPixelStream.v(312): object \"CAN_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749788 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_avm_m0 mkPixelStream.v(313) " "Verilog HDL or VHDL warning at mkPixelStream.v(313): object \"CAN_FIRE_avm_m0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749788 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_avs_s0 mkPixelStream.v(314) " "Verilog HDL or VHDL warning at mkPixelStream.v(314): object \"CAN_FIRE_avs_s0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749788 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_forward_burst_params mkPixelStream.v(315) " "Verilog HDL or VHDL warning at mkPixelStream.v(315): object \"WILL_FIRE_RL_forward_burst_params\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749788 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_forward_parameters_local_clock mkPixelStream.v(316) " "Verilog HDL or VHDL warning at mkPixelStream.v(316): object \"WILL_FIRE_RL_forward_parameters_local_clock\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749788 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_forward_parameters_video_clock mkPixelStream.v(317) " "Verilog HDL or VHDL warning at mkPixelStream.v(317): object \"WILL_FIRE_RL_forward_parameters_video_clock\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749788 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_hdmi_scan mkPixelStream.v(319) " "Verilog HDL or VHDL warning at mkPixelStream.v(319): object \"WILL_FIRE_RL_hdmi_scan\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749789 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_mkConnectionGetPut mkPixelStream.v(320) " "Verilog HDL or VHDL warning at mkPixelStream.v(320): object \"WILL_FIRE_RL_mkConnectionGetPut\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749789 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_mkConnectionGetPut_1 mkPixelStream.v(321) " "Verilog HDL or VHDL warning at mkPixelStream.v(321): object \"WILL_FIRE_RL_mkConnectionGetPut_1\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749790 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_vparams_handle_avalon_accesses mkPixelStream.v(322) " "Verilog HDL or VHDL warning at mkPixelStream.v(322): object \"WILL_FIRE_RL_vparams_handle_avalon_accesses\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749790 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait mkPixelStream.v(325) " "Verilog HDL or VHDL warning at mkPixelStream.v(325): object \"WILL_FIRE_RL_vparams_mmap_slave_wire_up_avalonwait\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749790 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_avm_m0 mkPixelStream.v(326) " "Verilog HDL or VHDL warning at mkPixelStream.v(326): object \"WILL_FIRE_avm_m0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 326 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749790 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_avs_s0 mkPixelStream.v(327) " "Verilog HDL or VHDL warning at mkPixelStream.v(327): object \"WILL_FIRE_avs_s0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749790 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkBurstRead clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read " "Elaborating entity \"mkBurstRead\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "burst_read" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833749954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_avalon_master_buffer_data_read mkBurstRead.v(214) " "Verilog HDL or VHDL warning at mkBurstRead.v(214): object \"CAN_FIRE_RL_avalon_master_buffer_data_read\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749959 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_avalon_master_do_read_reg mkBurstRead.v(215) " "Verilog HDL or VHDL warning at mkBurstRead.v(215): object \"CAN_FIRE_RL_avalon_master_do_read_reg\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749961 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_avalon_master_do_write_reg mkBurstRead.v(216) " "Verilog HDL or VHDL warning at mkBurstRead.v(216): object \"CAN_FIRE_RL_avalon_master_do_write_reg\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_RL_avalon_master_update_responseBufferSpace mkBurstRead.v(222) " "Verilog HDL or VHDL warning at mkBurstRead.v(222): object \"CAN_FIRE_RL_avalon_master_update_responseBufferSpace\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_avalon_master_phy_m0 mkBurstRead.v(227) " "Verilog HDL or VHDL warning at mkBurstRead.v(227): object \"CAN_FIRE_avalon_master_phy_m0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_params mkBurstRead.v(228) " "Verilog HDL or VHDL warning at mkBurstRead.v(228): object \"CAN_FIRE_params\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAN_FIRE_pixel_stream_get mkBurstRead.v(229) " "Verilog HDL or VHDL warning at mkBurstRead.v(229): object \"CAN_FIRE_pixel_stream_get\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_acceptWriteAck mkBurstRead.v(230) " "Verilog HDL or VHDL warning at mkBurstRead.v(230): object \"WILL_FIRE_RL_avalon_master_acceptWriteAck\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_buffer_data_read mkBurstRead.v(231) " "Verilog HDL or VHDL warning at mkBurstRead.v(231): object \"WILL_FIRE_RL_avalon_master_buffer_data_read\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_do_read_reg mkBurstRead.v(232) " "Verilog HDL or VHDL warning at mkBurstRead.v(232): object \"WILL_FIRE_RL_avalon_master_do_read_reg\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_do_write_reg mkBurstRead.v(233) " "Verilog HDL or VHDL warning at mkBurstRead.v(233): object \"WILL_FIRE_RL_avalon_master_do_write_reg\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749963 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_avalon_master_update_responseBufferSpace mkBurstRead.v(239) " "Verilog HDL or VHDL warning at mkBurstRead.v(239): object \"WILL_FIRE_RL_avalon_master_update_responseBufferSpace\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749964 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_avalon_master_phy_m0 mkBurstRead.v(244) " "Verilog HDL or VHDL warning at mkBurstRead.v(244): object \"WILL_FIRE_avalon_master_phy_m0\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749964 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_params mkBurstRead.v(245) " "Verilog HDL or VHDL warning at mkBurstRead.v(245): object \"WILL_FIRE_params\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749964 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_pixel_stream_get mkBurstRead.v(246) " "Verilog HDL or VHDL warning at mkBurstRead.v(246): object \"WILL_FIRE_pixel_stream_get\" assigned a value but never read" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511833749965 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|mkBurstRead:burst_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|FIFO2:avalon_master_requestBuffer " "Elaborating entity \"FIFO2\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|FIFO2:avalon_master_requestBuffer\"" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "avalon_master_requestBuffer" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer " "Elaborating entity \"SizedFIFO\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\"" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "avalon_master_responseBuffer" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf " "Elaborating entity \"SizedFIFO\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\"" {  } { { "clarvi_soc/synthesis/submodules/mkBurstRead.v" "pixbuf" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkBurstRead.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf " "Elaborating entity \"SizedFIFO\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "hdmi_pixel_buf" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncFIFO clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync " "Elaborating entity \"SyncFIFO\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "pix_sync" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncResetA clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncResetA:vidrst " "Elaborating entity \"SyncResetA\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncResetA:vidrst\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "vidrst" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncRegister clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncRegister:vp_sync " "Elaborating entity \"SyncRegister\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncRegister:vp_sync\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "vp_sync" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncHandshake clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncRegister:vp_sync\|SyncHandshake:sync " "Elaborating entity \"SyncHandshake\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncRegister:vp_sync\|SyncHandshake:sync\"" {  } { { "clarvi_soc/synthesis/submodules/SyncRegister.v" "sync" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncRegister.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncHandshake.v(79) " "Verilog HDL assignment warning at SyncHandshake.v(79): truncated value with size 32 to match size of target (1)" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511833750370 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncHandshake.v(101) " "Verilog HDL assignment warning at SyncHandshake.v(101): truncated value with size 32 to match size of target (1)" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511833750375 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncHandshake.v(102) " "Verilog HDL assignment warning at SyncHandshake.v(102): truncated value with size 32 to match size of target (1)" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511833750377 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncHandshake.v(103) " "Verilog HDL assignment warning at SyncHandshake.v(103): truncated value with size 32 to match size of target (1)" {  } { { "clarvi_soc/synthesis/submodules/SyncHandshake.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/SyncHandshake.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511833750378 "|clarvi_fpga|clarvi_soc:u0|mkPixelStream:pixelstream_0|SyncRegister:vp_sync|SyncHandshake:sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 clarvi_soc:u0\|mkPixelStream:pixelstream_0\|FIFO2:vparams_mmap_slave_outbuf " "Elaborating entity \"FIFO2\" for hierarchy \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|FIFO2:vparams_mmap_slave_outbuf\"" {  } { { "clarvi_soc/synthesis/submodules/mkPixelStream.v" "vparams_mmap_slave_outbuf" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/mkPixelStream.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwentyFourBitsToThreeEightBits clarvi_soc:u0\|TwentyFourBitsToThreeEightBits:twentyfourtothreeeightbits_0 " "Elaborating entity \"TwentyFourBitsToThreeEightBits\" for hierarchy \"clarvi_soc:u0\|TwentyFourBitsToThreeEightBits:twentyfourtothreeeightbits_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "twentyfourtothreeeightbits_0" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750409 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eightBitsTwo TwentyFourBitsToThreeEightBits.sv(4) " "Output port \"eightBitsTwo\" at TwentyFourBitsToThreeEightBits.sv(4) has no driver" {  } { { "clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833750414 "|clarvi_fpga|clarvi_soc:u0|TwentyFourBitsToThreeEightBits:twentyfourtothreeeightbits_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eightBitsThree TwentyFourBitsToThreeEightBits.sv(6) " "Output port \"eightBitsThree\" at TwentyFourBitsToThreeEightBits.sv(6) has no driver" {  } { { "clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/TwentyFourBitsToThreeEightBits.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511833750415 "|clarvi_fpga|clarvi_soc:u0|TwentyFourBitsToThreeEightBits:twentyfourtothreeeightbits_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_avalon clarvi_soc:u0\|clarvi_avalon:clarvi_0 " "Elaborating entity \"clarvi_avalon\" for hierarchy \"clarvi_soc:u0\|clarvi_avalon:clarvi_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "clarvi_0" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi clarvi_soc:u0\|clarvi_avalon:clarvi_0\|clarvi:clarvi " "Elaborating entity \"clarvi\" for hierarchy \"clarvi_soc:u0\|clarvi_avalon:clarvi_0\|clarvi:clarvi\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_avalon.sv" "clarvi" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_avalon.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833750441 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "clarvi.sv(532) " "SystemVerilog warning at clarvi.sv(532): unique or priority keyword makes case statement complete" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 532 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1511833750451 "|clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clarvi.sv(814) " "Verilog HDL Case Statement information at clarvi.sv(814): all case item expressions in this case statement are onehot" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 814 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1511833750540 "|clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mip.msip 0 clarvi.sv(119) " "Net \"mip.msip\" at clarvi.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "clarvi_soc/synthesis/submodules/clarvi.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511833750632 "|clarvi_fpga|clarvi_soc:u0|clarvi_avalon:clarvi_0|clarvi:clarvi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_displaybuttons_pio_in clarvi_soc:u0\|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in " "Elaborating entity \"clarvi_soc_displaybuttons_pio_in\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_displaybuttons_pio_in:displaybuttons_pio_in\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "displaybuttons_pio_in" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833751231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_hex_digits_pio_out clarvi_soc:u0\|clarvi_soc_hex_digits_pio_out:hex_digits_pio_out " "Elaborating entity \"clarvi_soc_hex_digits_pio_out\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_hex_digits_pio_out:hex_digits_pio_out\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "hex_digits_pio_out" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833751250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_leds_pio_out clarvi_soc:u0\|clarvi_soc_leds_pio_out:leds_pio_out " "Elaborating entity \"clarvi_soc_leds_pio_out\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_leds_pio_out:leds_pio_out\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "leds_pio_out" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833751270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_left_dial_pio_in clarvi_soc:u0\|clarvi_soc_left_dial_pio_in:left_dial_pio_in " "Elaborating entity \"clarvi_soc_left_dial_pio_in\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_left_dial_pio_in:left_dial_pio_in\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "left_dial_pio_in" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833751289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_onchip_memory2_0 clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"clarvi_soc_onchip_memory2_0\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "onchip_memory2_0" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833751302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "the_altsyncram" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833751593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833751612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem.hex " "Parameter \"init_file\" = \"mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833751616 ""}  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833751616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_so72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_so72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_so72 " "Found entity 1: altsyncram_so72" {  } { { "db/altsyncram_so72.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_so72.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833751750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833751750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_so72 clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated " "Elaborating entity \"altsyncram_so72\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833751764 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/mem.hex -- setting all initial values to 0" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_onchip_memory2_0.v" 101 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1511833751793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833751999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833751999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_so72.tdf" "decode2" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_so72.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833752001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833752110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833752110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\|mux_2hb:mux4 " "Elaborating entity \"mux_2hb\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_so72:auto_generated\|mux_2hb:mux4\"" {  } { { "db/altsyncram_so72.tdf" "mux4" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_so72.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833752116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_pll clarvi_soc:u0\|clarvi_soc_pll:pll " "Elaborating entity \"clarvi_soc_pll\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_pll:pll\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "pll" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833752143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" "altera_pll_i" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833752222 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1511833752253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833752298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"clarvi_soc:u0\|clarvi_soc_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 9.000000 MHz " "Parameter \"output_clock_frequency1\" = \"9.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752303 ""}  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833752303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_video_memory clarvi_soc:u0\|clarvi_soc_video_memory:video_memory " "Elaborating entity \"clarvi_soc_video_memory\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "video_memory" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833752311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" "the_altsyncram" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833752798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833752822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65280 " "Parameter \"maximum_depth\" = \"65280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65280 " "Parameter \"numwords_a\" = \"65280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833752825 ""}  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_video_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833752825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_okj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_okj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_okj1 " "Found entity 1: altsyncram_okj1" {  } { { "db/altsyncram_okj1.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833753017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833753017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_okj1 clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated " "Elaborating entity \"altsyncram_okj1\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/current/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833753019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833753381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833753381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_okj1.tdf" "decode3" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833753384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833753473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833753473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_video_memory:video_memory\|altsyncram:the_altsyncram\|altsyncram_okj1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_okj1.tdf" "mux2" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_okj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833753498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_0 clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"clarvi_soc_mm_interconnect_0\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "mm_interconnect_0" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833753528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clarvi_0_instr_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clarvi_0_instr_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" "clarvi_0_instr_translator" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833753569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s2_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" "onchip_memory2_0_s2_translator" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833753599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"clarvi_soc_mm_interconnect_1\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "mm_interconnect_1" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833753626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clarvi_0_main_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clarvi_0_main_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "clarvi_0_main_translator" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pixelstream_0_master_burstreads_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "pixelstream_0_master_burstreads_translator" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_memory_s1_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "video_memory_s1_translator" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hex_digits_pio_out_s1_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "hex_digits_pio_out_s1_translator" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixelstream_0_slave_parameters_translator\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "pixelstream_0_slave_parameters_translator" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clarvi_0_main_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clarvi_0_main_agent\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "clarvi_0_main_agent" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pixelstream_0_master_burstreads_agent\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "pixelstream_0_master_burstreads_agent" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "onchip_memory2_0_s1_agent" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router:router " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router:router\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "router" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_default_decode clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router:router\|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_default_decode\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router:router\|clarvi_soc_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_001:router_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "router_001" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_001_default_decode clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_001:router_001\|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_001_default_decode\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_001:router_001\|clarvi_soc_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_002 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_002\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_002:router_002\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "router_002" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_002_default_decode clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_002:router_002\|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_002_default_decode\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_002:router_002\|clarvi_soc_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_003 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_003\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_003:router_003\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "router_003" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_router_003_default_decode clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_003:router_003\|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"clarvi_soc_mm_interconnect_1_router_003_default_decode\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_router_003:router_003\|clarvi_soc_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833754970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clarvi_0_main_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clarvi_0_main_limiter\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "clarvi_0_main_limiter" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_cmd_demux clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"clarvi_soc_mm_interconnect_1_cmd_demux\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "cmd_demux" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_cmd_demux_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_cmd_demux_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "cmd_demux_001" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_cmd_mux clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"clarvi_soc_mm_interconnect_1_cmd_mux\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "cmd_mux" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_cmd_mux_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_cmd_mux_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "cmd_mux_001" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" "arb" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_rsp_demux_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_rsp_demux_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "rsp_demux_001" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 2862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_rsp_mux clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"clarvi_soc_mm_interconnect_1_rsp_mux\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "rsp_mux" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_rsp_mux_001 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_rsp_mux_001\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "rsp_mux_001" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_avalon_st_adapter clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"clarvi_soc_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_mm_interconnect_1:mm_interconnect_1\|clarvi_soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|clarvi_soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/clarvi_soc_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clarvi_soc_irq_mapper clarvi_soc:u0\|clarvi_soc_irq_mapper:irq_mapper " "Elaborating entity \"clarvi_soc_irq_mapper\" for hierarchy \"clarvi_soc:u0\|clarvi_soc_irq_mapper:irq_mapper\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "irq_mapper" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller clarvi_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"clarvi_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "clarvi_soc/synthesis/clarvi_soc.v" "rst_controller" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/clarvi_soc.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer clarvi_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"clarvi_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "clarvi_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer clarvi_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"clarvi_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "clarvi_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833755507 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\|fifoMem_rtl_0 " "Inferred dual-clock RAM node \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\|fifoMem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511833763241 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\|arr_rtl_0 " "Inferred RAM node \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511833763249 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\|arr_rtl_0 " "Inferred RAM node \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511833763251 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\|arr_rtl_0 " "Inferred RAM node \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511833763273 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\|fifoMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\|fifoMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 17 " "Parameter WIDTH_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 1 " "Parameter WIDTHAD_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2 " "Parameter NUMWORDS_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 1 " "Parameter WIDTHAD_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2 " "Parameter NUMWORDS_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833770918 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511833770918 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511833770918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\|altsyncram:fifoMem_rtl_0 " "Elaborated megafunction instantiation \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\|altsyncram:fifoMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833771082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\|altsyncram:fifoMem_rtl_0 " "Instantiated megafunction \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SyncFIFO:pix_sync\|altsyncram:fifoMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771087 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833771087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3k1 " "Found entity 1: altsyncram_e3k1" {  } { { "db/altsyncram_e3k1.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_e3k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833771269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833771269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\|altsyncram:arr_rtl_0 " "Elaborated megafunction instantiation \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\|altsyncram:arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833771642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\|altsyncram:arr_rtl_0 " "Instantiated megafunction \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|SizedFIFO:hdmi_pixel_buf\|altsyncram:arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 63 " "Parameter \"NUMWORDS_A\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 63 " "Parameter \"NUMWORDS_B\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771666 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833771666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3n1 " "Found entity 1: altsyncram_c3n1" {  } { { "db/altsyncram_c3n1.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_c3n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833771839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833771839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\|altsyncram:arr_rtl_0 " "Elaborated megafunction instantiation \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\|altsyncram:arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833771986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\|altsyncram:arr_rtl_0 " "Instantiated megafunction \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:pixbuf\|altsyncram:arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 17 " "Parameter \"WIDTH_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833771988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833771988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23n1 " "Found entity 1: altsyncram_23n1" {  } { { "db/altsyncram_23n1.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_23n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833772168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833772168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\|altsyncram:arr_rtl_0 " "Elaborated megafunction instantiation \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\|altsyncram:arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833772302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\|altsyncram:arr_rtl_0 " "Instantiated megafunction \"clarvi_soc:u0\|mkPixelStream:pixelstream_0\|mkBurstRead:burst_read\|SizedFIFO:avalon_master_responseBuffer\|altsyncram:arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833772310 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833772310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvm1 " "Found entity 1: altsyncram_gvm1" {  } { { "db/altsyncram_gvm1.tdf" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/db/altsyncram_gvm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833772551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833772551 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511833774408 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 152 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DISPLAY_SDA " "bidirectional pin \"DISPLAY_SDA\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 208 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DISPLAY_SCL " "bidirectional pin \"DISPLAY_SCL\" has no driver" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1511833774921 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1511833774921 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRINGn GND " "Pin \"LEDRINGn\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|LEDRINGn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BACKLIGHT VCC " "Pin \"LCD_BACKLIGHT\" is stuck at VCC" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|LCD_BACKLIGHT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SHIFT_CLKIN GND " "Pin \"SHIFT_CLKIN\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|SHIFT_CLKIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SHIFT_LOAD GND " "Pin \"SHIFT_LOAD\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|SHIFT_LOAD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOUCH_WAKE GND " "Pin \"TOUCH_WAKE\" is stuck at GND" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833789169 "|clarvi_fpga|TOUCH_WAKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511833789169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511833790437 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511833800713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/output_files/clarvi_fpga.map.smsg " "Generated suppressed messages file /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/output_files/clarvi_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833801695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511833805899 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833805899 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "clarvi_fpga.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise5/clarvi_fpga/clarvi_fpga.sv" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833807497 "|clarvi_fpga|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511833807497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6692 " "Implemented 6692 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511833807547 ""} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Implemented 146 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511833807547 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "63 " "Implemented 63 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1511833807547 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6023 " "Implemented 6023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511833807547 ""} { "Info" "ICUT_CUT_TM_RAMS" "419 " "Implemented 419 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511833807547 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1511833807547 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1511833807547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511833807547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 268 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 268 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1124 " "Peak virtual memory: 1124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511833807681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 01:50:07 2017 " "Processing ended: Tue Nov 28 01:50:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511833807681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511833807681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511833807681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833807681 ""}
