cd /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb" 
# Start time: 12:02:45 on Jan 16,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.redmule_mesh_pkg(fast)
# Loading work.redmule_tile_tb_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.redmule_tile_pkg(fast)
# Loading work.redmule_mesh_tb_pkg(fast)
# Loading work.redmule_mesh_tb(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.redmule_tile(fast)
# Loading work.axi_to_obi(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.hci_core_fifo(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_demux(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__2)
# Loading work.spill_register(fast__4)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__7)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.redmule_tile(fast__1)
# Loading work.redmule_tile(fast__2)
# Loading work.redmule_tile(fast__3)
# Loading work.redmule_tile(fast__4)
# Loading work.redmule_tile(fast__5)
# Loading work.redmule_tile(fast__6)
# Loading work.redmule_tile(fast__7)
# Loading work.redmule_tile(fast__8)
# Loading work.redmule_tile(fast__9)
# Loading work.redmule_tile(fast__10)
# Loading work.redmule_tile(fast__11)
# Loading work.redmule_tile(fast__12)
# Loading work.redmule_tile(fast__13)
# Loading work.redmule_tile(fast__14)
# Loading work.redmule_tile(fast__15)
# Loading work.redmule_tile(fast__16)
# Loading work.redmule_tile(fast__17)
# Loading work.redmule_tile(fast__18)
# Loading work.redmule_tile(fast__19)
# Loading work.redmule_tile(fast__20)
# Loading work.redmule_tile(fast__21)
# Loading work.redmule_tile(fast__22)
# Loading work.redmule_tile(fast__23)
# Loading work.redmule_tile(fast__24)
# Loading work.redmule_tile(fast__25)
# Loading work.redmule_tile(fast__26)
# Loading work.redmule_tile(fast__27)
# Loading work.redmule_tile(fast__28)
# Loading work.redmule_tile(fast__29)
# Loading work.redmule_tile(fast__30)
# Loading work.redmule_tile(fast__31)
# Loading work.redmule_tile(fast__32)
# Loading work.redmule_tile(fast__33)
# Loading work.redmule_tile(fast__34)
# Loading work.redmule_tile(fast__35)
# Loading work.redmule_tile(fast__36)
# Loading work.redmule_tile(fast__37)
# Loading work.redmule_tile(fast__38)
# Loading work.redmule_tile(fast__39)
# Loading work.redmule_tile(fast__40)
# Loading work.redmule_tile(fast__41)
# Loading work.redmule_tile(fast__42)
# Loading work.redmule_tile(fast__43)
# Loading work.redmule_tile(fast__44)
# Loading work.redmule_tile(fast__45)
# Loading work.redmule_tile(fast__46)
# Loading work.redmule_tile(fast__47)
# Loading work.redmule_tile(fast__48)
# Loading work.redmule_tile(fast__49)
# Loading work.redmule_tile(fast__50)
# Loading work.redmule_tile(fast__51)
# Loading work.redmule_tile(fast__52)
# Loading work.redmule_tile(fast__53)
# Loading work.redmule_tile(fast__54)
# Loading work.redmule_tile(fast__55)
# Loading work.redmule_tile(fast__56)
# Loading work.redmule_tile(fast__57)
# Loading work.redmule_tile(fast__58)
# Loading work.redmule_tile(fast__59)
# Loading work.redmule_tile(fast__60)
# Loading work.redmule_tile(fast__61)
# Loading work.redmule_tile(fast__62)
# Loading work.redmule_tile(fast__63)
# Loading work.redmule_tile(fast__64)
# Loading work.redmule_tile(fast__65)
# Loading work.redmule_tile(fast__66)
# Loading work.redmule_tile(fast__67)
# Loading work.redmule_tile(fast__68)
# Loading work.redmule_tile(fast__69)
# Loading work.redmule_tile(fast__70)
# Loading work.redmule_tile(fast__71)
# Loading work.redmule_tile(fast__72)
# Loading work.redmule_tile(fast__73)
# Loading work.redmule_tile(fast__74)
# Loading work.redmule_tile(fast__75)
# Loading work.redmule_tile(fast__76)
# Loading work.redmule_tile(fast__77)
# Loading work.redmule_tile(fast__78)
# Loading work.redmule_tile(fast__79)
# Loading work.redmule_tile(fast__80)
# Loading work.redmule_tile(fast__81)
# Loading work.redmule_tile(fast__82)
# Loading work.redmule_tile(fast__83)
# Loading work.redmule_tile(fast__84)
# Loading work.redmule_tile(fast__85)
# Loading work.redmule_tile(fast__86)
# Loading work.redmule_tile(fast__87)
# Loading work.redmule_tile(fast__88)
# Loading work.redmule_tile(fast__89)
# Loading work.redmule_tile(fast__90)
# Loading work.redmule_tile(fast__91)
# Loading work.redmule_tile(fast__92)
# Loading work.redmule_tile(fast__93)
# Loading work.redmule_tile(fast__94)
# Loading work.redmule_tile(fast__95)
# Loading work.redmule_tile(fast__96)
# Loading work.redmule_tile(fast__97)
# Loading work.redmule_tile(fast__98)
# Loading work.redmule_tile(fast__99)
# Loading work.redmule_tile(fast__100)
# Loading work.redmule_tile(fast__101)
# Loading work.redmule_tile(fast__102)
# Loading work.redmule_tile(fast__103)
# Loading work.redmule_tile(fast__104)
# Loading work.redmule_tile(fast__105)
# Loading work.redmule_tile(fast__106)
# Loading work.redmule_tile(fast__107)
# Loading work.redmule_tile(fast__108)
# Loading work.redmule_tile(fast__109)
# Loading work.redmule_tile(fast__110)
# Loading work.redmule_tile(fast__111)
# Loading work.redmule_tile(fast__112)
# Loading work.redmule_tile(fast__113)
# Loading work.redmule_tile(fast__114)
# Loading work.redmule_tile(fast__115)
# Loading work.redmule_tile(fast__116)
# Loading work.redmule_tile(fast__117)
# Loading work.redmule_tile(fast__118)
# Loading work.redmule_tile(fast__119)
# Loading work.redmule_tile(fast__120)
# Loading work.redmule_tile(fast__121)
# Loading work.redmule_tile(fast__122)
# Loading work.redmule_tile(fast__123)
# Loading work.redmule_tile(fast__124)
# Loading work.redmule_tile(fast__125)
# Loading work.redmule_tile(fast__126)
# Loading work.redmule_tile(fast__127)
# Loading work.redmule_tile(fast__128)
# Loading work.redmule_tile(fast__129)
# Loading work.redmule_tile(fast__130)
# Loading work.redmule_tile(fast__131)
# Loading work.redmule_tile(fast__132)
# Loading work.redmule_tile(fast__133)
# Loading work.redmule_tile(fast__134)
# Loading work.redmule_tile(fast__135)
# Loading work.redmule_tile(fast__136)
# Loading work.redmule_tile(fast__137)
# Loading work.redmule_tile(fast__138)
# Loading work.redmule_tile(fast__139)
# Loading work.redmule_tile(fast__140)
# Loading work.redmule_tile(fast__141)
# Loading work.redmule_tile(fast__142)
# Loading work.redmule_tile(fast__143)
# Loading work.redmule_tile(fast__144)
# Loading work.redmule_tile(fast__145)
# Loading work.redmule_tile(fast__146)
# Loading work.redmule_tile(fast__147)
# Loading work.redmule_tile(fast__148)
# Loading work.redmule_tile(fast__149)
# Loading work.redmule_tile(fast__150)
# Loading work.redmule_tile(fast__151)
# Loading work.redmule_tile(fast__152)
# Loading work.redmule_tile(fast__153)
# Loading work.redmule_tile(fast__154)
# Loading work.redmule_tile(fast__155)
# Loading work.redmule_tile(fast__156)
# Loading work.redmule_tile(fast__157)
# Loading work.redmule_tile(fast__158)
# Loading work.redmule_tile(fast__159)
# Loading work.redmule_tile(fast__160)
# Loading work.redmule_tile(fast__161)
# Loading work.redmule_tile(fast__162)
# Loading work.redmule_tile(fast__163)
# Loading work.redmule_tile(fast__164)
# Loading work.redmule_tile(fast__165)
# Loading work.redmule_tile(fast__166)
# Loading work.redmule_tile(fast__167)
# Loading work.redmule_tile(fast__168)
# Loading work.redmule_tile(fast__169)
# Loading work.redmule_tile(fast__170)
# Loading work.redmule_tile(fast__171)
# Loading work.redmule_tile(fast__172)
# Loading work.redmule_tile(fast__173)
# Loading work.redmule_tile(fast__174)
# Loading work.redmule_tile(fast__175)
# Loading work.redmule_tile(fast__176)
# Loading work.redmule_tile(fast__177)
# Loading work.redmule_tile(fast__178)
# Loading work.redmule_tile(fast__179)
# Loading work.redmule_tile(fast__180)
# Loading work.redmule_tile(fast__181)
# Loading work.redmule_tile(fast__182)
# Loading work.redmule_tile(fast__183)
# Loading work.redmule_tile(fast__184)
# Loading work.redmule_tile(fast__185)
# Loading work.redmule_tile(fast__186)
# Loading work.redmule_tile(fast__187)
# Loading work.redmule_tile(fast__188)
# Loading work.redmule_tile(fast__189)
# Loading work.redmule_tile(fast__190)
# Loading work.redmule_tile(fast__191)
# Loading work.redmule_tile(fast__192)
# Loading work.redmule_tile(fast__193)
# Loading work.redmule_tile(fast__194)
# Loading work.redmule_tile(fast__195)
# Loading work.redmule_tile(fast__196)
# Loading work.redmule_tile(fast__197)
# Loading work.redmule_tile(fast__198)
# Loading work.redmule_tile(fast__199)
# Loading work.redmule_tile(fast__200)
# Loading work.redmule_tile(fast__201)
# Loading work.redmule_tile(fast__202)
# Loading work.redmule_tile(fast__203)
# Loading work.redmule_tile(fast__204)
# Loading work.redmule_tile(fast__205)
# Loading work.redmule_tile(fast__206)
# Loading work.redmule_tile(fast__207)
# Loading work.redmule_tile(fast__208)
# Loading work.redmule_tile(fast__209)
# Loading work.redmule_tile(fast__210)
# Loading work.redmule_tile(fast__211)
# Loading work.redmule_tile(fast__212)
# Loading work.redmule_tile(fast__213)
# Loading work.redmule_tile(fast__214)
# Loading work.redmule_tile(fast__215)
# Loading work.redmule_tile(fast__216)
# Loading work.redmule_tile(fast__217)
# Loading work.redmule_tile(fast__218)
# Loading work.redmule_tile(fast__219)
# Loading work.redmule_tile(fast__220)
# Loading work.redmule_tile(fast__221)
# Loading work.redmule_tile(fast__222)
# Loading work.redmule_tile(fast__223)
# Loading work.redmule_tile(fast__224)
# Loading work.redmule_tile(fast__225)
# Loading work.redmule_tile(fast__226)
# Loading work.redmule_tile(fast__227)
# Loading work.redmule_tile(fast__228)
# Loading work.redmule_tile(fast__229)
# Loading work.redmule_tile(fast__230)
# Loading work.redmule_tile(fast__231)
# Loading work.redmule_tile(fast__232)
# Loading work.redmule_tile(fast__233)
# Loading work.redmule_tile(fast__234)
# Loading work.redmule_tile(fast__235)
# Loading work.redmule_tile(fast__236)
# Loading work.redmule_tile(fast__237)
# Loading work.redmule_tile(fast__238)
# Loading work.redmule_tile(fast__239)
# Loading work.redmule_tile(fast__240)
# Loading work.redmule_tile(fast__241)
# Loading work.redmule_tile(fast__242)
# Loading work.redmule_tile(fast__243)
# Loading work.redmule_tile(fast__244)
# Loading work.redmule_tile(fast__245)
# Loading work.redmule_tile(fast__246)
# Loading work.redmule_tile(fast__247)
# Loading work.redmule_tile(fast__248)
# Loading work.redmule_tile(fast__249)
# Loading work.redmule_tile(fast__250)
# Loading work.redmule_tile(fast__251)
# Loading work.redmule_tile(fast__252)
# Loading work.redmule_tile(fast__253)
# Loading work.redmule_tile(fast__254)
# Loading work.redmule_tile(fast__255)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.redmule_mesh_vip(fast)
# Loading work.floo_axi_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.floo_axi_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.fractal_sync(fast)
# Loading work.fractal_sync(fast__1)
# Loading work.fractal_sync(fast__2)
# Loading work.fractal_sync(fast__3)
# Loading work.fractal_sync(fast__4)
# Loading work.fractal_sync(fast__5)
# Loading work.fractal_sync(fast__6)
# Loading work.fractal_sync(fast__7)
# Loading work.fractal_monitor(fast)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_naive_test.c/verif.itb
# RISC-V Trace: Loaded        8494 instructions.
# [mhartid 4] Starting NoC Synch test...
# [mhartid 5] Starting NoC Synch test...
# [mhartid 6] Starting NoC Synch test...
# [mhartid 7] Starting NoC Synch test...
# [mhartid 8] Starting NoC Synch test...
# [mhartid 9] Starting NoC Synch test...
# [mhartid 0] Starting NoC Synch test...
# [mhartid 1] Starting NoC Synch test...
# [mhartid 2] Starting NoC Synch test...
# [mhartid 3] Starting NoC Synch test...
# [mhartid 10] Starting NoC Synch test...
# [mhartid 11] Starting NoC Synch test...
# [mhartid 12] Starting NoC Synch test...
# [mhartid 13] Starting NoC Synch test...
# [mhartid 14] Starting NoC Synch test...
# [mhartid 15] Starting NoC Synch test...
# [mhartid 16] Starting NoC Synch test...
# [mhartid 17] Starting NoC Synch test...
# [mhartid 18] Starting NoC Synch test...
# [mhartid 19] Starting NoC Synch test...
# [mhartid 20] Starting NoC Synch test...
# [mhartid 21] Starting NoC Synch test...
# [mhartid 22] Starting NoC Synch test...
# [mhartid 23] Starting NoC Synch test...
# [mhartid 24] Starting NoC Synch test...
# [mhartid 25] Starting NoC Synch test...
# [mhartid 26] Starting NoC Synch test...
# [mhartid 27] Starting NoC Synch test...
# [mhartid 28] Starting NoC Synch test...
# [mhartid 29] Starting NoC Synch test...
# [mhartid 30] Starting NoC Synch test...
# [mhartid 31] Starting NoC Synch test...
# [mhartid 36] Starting NoC Synch test...
# [mhartid 37] Starting NoC Synch test...
# [mhartid 38] Starting NoC Synch test...
# [mhartid 39] Starting NoC Synch test...
# [mhartid 40] Starting NoC Synch test...
# [mhartid 41] Starting NoC Synch test...
# [mhartid 32] Starting NoC Synch test...
# [mhartid 33] Starting NoC Synch test...
# [mhartid 34] Starting NoC Synch test...
# [mhartid 35] Starting NoC Synch test...
# [mhartid 42] Starting NoC Synch test...
# [mhartid 43] Starting NoC Synch test...
# [mhartid 44] Starting NoC Synch test...
# [mhartid 45] Starting NoC Synch test...
# [mhartid 46] Starting NoC Synch test...
# [mhartid 47] Starting NoC Synch test...
# [mhartid 52] Starting NoC Synch test...
# [mhartid 53] Starting NoC Synch test...
# [mhartid 54] Starting NoC Synch test...
# [mhartid 55] Starting NoC Synch test...
# [mhartid 56] Starting NoC Synch test...
# [mhartid 57] Starting NoC Synch test...
# [mhartid 48] Starting NoC Synch test...
# [mhartid 49] Starting NoC Synch test...
# [mhartid 50] Starting NoC Synch test...
# [mhartid 51] Starting NoC Synch test...
# [mhartid 58] Starting NoC Synch test...
# [mhartid 59] Starting NoC Synch test...
# [mhartid 60] Starting NoC Synch test...
# [mhartid 61] Starting NoC Synch test...
# [mhartid 62] Starting NoC Synch test...
# [mhartid 63] Starting NoC Synch test...
# [mhartid 64] Starting NoC Synch test...
# [mhartid 65] Starting NoC Synch test...
# [mhartid 66] Starting NoC Synch test...
# [mhartid 67] Starting NoC Synch test...
# [mhartid 68] Starting NoC Synch test...
# [mhartid 69] Starting NoC Synch test...
# [mhartid 70] Starting NoC Synch test...
# [mhartid 71] Starting NoC Synch test...
# [mhartid 72] Starting NoC Synch test...
# [mhartid 73] Starting NoC Synch test...
# [mhartid 74] Starting NoC Synch test...
# [mhartid 75] Starting NoC Synch test...
# [mhartid 76] Starting NoC Synch test...
# [mhartid 77] Starting NoC Synch test...
# [mhartid 78] Starting NoC Synch test...
# [mhartid 79] Starting NoC Synch test...
# [mhartid 0] Running naive algorithm...
# [mhartid 1] Running naive algorithm...
# [mhartid 2] Running naive algorithm...
# [mhartid 3] Running naive algorithm...
# [mhartid 4] Running naive algorithm...
# [mhartid 5] Running naive algorithm...
# [mhartid 6] Running naive algorithm...
# [mhartid 7] Running naive algorithm...
# [mhartid 8] Running naive algorithm...
# [mhartid 9] Running naive algorithm...
# [mhartid 10] Running naive algorithm...
# [mhartid 11] Running naive algorithm...
# [mhartid 12] Running naive algorithm...
# [mhartid 13] Running naive algorithm...
# [mhartid 14] Running naive algorithm...
# [mhartid 15] Running naive algorithm...
# [mhartid 84] Starting NoC Synch test...
# [mhartid 85] Starting NoC Synch test...
# [mhartid 86] Starting NoC Synch test...
# [mhartid 87] Starting NoC Synch test...
# [mhartid 88] Starting NoC Synch test...
# [mhartid 89] Starting NoC Synch test...
# [mhartid 80] Starting NoC Synch test...
# [mhartid 81] Starting NoC Synch test...
# [mhartid 82] Starting NoC Synch test...
# [mhartid 83] Starting NoC Synch test...
# [mhartid 90] Starting NoC Synch test...
# [mhartid 91] Starting NoC Synch test...
# [mhartid 92] Starting NoC Synch test...
# [mhartid 93] Starting NoC Synch test...
# [mhartid 94] Starting NoC Synch test...
# [mhartid 95] Starting NoC Synch test...
# [mhartid 96] Starting NoC Synch test...
# [mhartid 97] Starting NoC Synch test...
# [mhartid 98] Starting NoC Synch test...
# [mhartid 99] Starting NoC Synch test...
# [mhartid 100] Starting NoC Synch test...
# [mhartid 101] Starting NoC Synch test...
# [mhartid 102] Starting NoC Synch test...
# [mhartid 103] Starting NoC Synch test...
# [mhartid 104] Starting NoC Synch test...
# [mhartid 105] Starting NoC Synch test...
# [mhartid 106] Starting NoC Synch test...
# [mhartid 107] Starting NoC Synch test...
# [mhartid 108] Starting NoC Synch test...
# [mhartid 109] Starting NoC Synch test...
# [mhartid 110] Starting NoC Synch test...
# [mhartid 111] Starting NoC Synch test...
# [mhartid 16] Running naive algorithm...
# [mhartid 17] Running naive algorithm...
# [mhartid 18] Running naive algorithm...
# [mhartid 19] Running naive algorithm...
# [mhartid 26] Running naive algorithm...
# [mhartid 27] Running naive algorithm...
# [mhartid 28] Running naive algorithm...
# [mhartid 29] Running naive algorithm...
# [mhartid 30] Running naive algorithm...
# [mhartid 31] Running naive algorithm...
# [mhartid 20] Running naive algorithm...
# [mhartid 21] Running naive algorithm...
# [mhartid 22] Running naive algorithm...
# [mhartid 23] Running naive algorithm...
# [mhartid 24] Running naive algorithm...
# [mhartid 25] Running naive algorithm...
# [mhartid 116] Starting NoC Synch test...
# [mhartid 117] Starting NoC Synch test...
# [mhartid 118] Starting NoC Synch test...
# [mhartid 119] Starting NoC Synch test...
# [mhartid 120] Starting NoC Synch test...
# [mhartid 121] Starting NoC Synch test...
# [mhartid 122] Starting NoC Synch test...
# [mhartid 123] Starting NoC Synch test...
# [mhartid 124] Starting NoC Synch test...
# [mhartid 125] Starting NoC Synch test...
# [mhartid 126] Starting NoC Synch test...
# [mhartid 127] Starting NoC Synch test...
# [mhartid 112] Starting NoC Synch test...
# [mhartid 113] Starting NoC Synch test...
# [mhartid 114] Starting NoC Synch test...
# [mhartid 115] Starting NoC Synch test...
# [mhartid 36] Running naive algorithm...
# [mhartid 37] Running naive algorithm...
# [mhartid 38] Running naive algorithm...
# [mhartid 39] Running naive algorithm...
# [mhartid 40] Running naive algorithm...
# [mhartid 41] Running naive algorithm...
# [mhartid 138] Starting NoC Synch test...
# [mhartid 139] Starting NoC Synch test...
# [mhartid 140] Starting NoC Synch test...
# [mhartid 141] Starting NoC Synch test...
# [mhartid 142] Starting NoC Synch test...
# [mhartid 143] Starting NoC Synch test...
# [mhartid 132] Starting NoC Synch test...
# [mhartid 133] Starting NoC Synch test...
# [mhartid 134] Starting NoC Synch test...
# [mhartid 135] Starting NoC Synch test...
# [mhartid 136] Starting NoC Synch test...
# [mhartid 137] Starting NoC Synch test...
# [mhartid 32] Running naive algorithm...
# [mhartid 33] Running naive algorithm...
# [mhartid 34] Running naive algorithm...
# [mhartid 35] Running naive algorithm...
# [mhartid 42] Running naive algorithm...
# [mhartid 43] Running naive algorithm...
# [mhartid 44] Running naive algorithm...
# [mhartid 45] Running naive algorithm...
# [mhartid 46] Running naive algorithm...
# [mhartid 47] Running naive algorithm...
# [mhartid 128] Starting NoC Synch test...
# [mhartid 129] Starting NoC Synch test...
# [mhartid 130] Starting NoC Synch test...
# [mhartid 131] Starting NoC Synch test...
# [mhartid 154] Starting NoC Synch test...
# [mhartid 155] Starting NoC Synch test...
# [mhartid 156] Starting NoC Synch test...
# [mhartid 157] Starting NoC Synch test...
# [mhartid 158] Starting NoC Synch test...
# [mhartid 159] Starting NoC Synch test...
# [mhartid 144] Starting NoC Synch test...
# [mhartid 145] Starting NoC Synch test...
# [mhartid 146] Starting NoC Synch test...
# [mhartid 147] Starting NoC Synch test...
# [mhartid 148] Starting NoC Synch test...
# [mhartid 149] Starting NoC Synch test...
# [mhartid 150] Starting NoC Synch test...
# [mhartid 151] Starting NoC Synch test...
# [mhartid 152] Starting NoC Synch test...
# [mhartid 153] Starting NoC Synch test...
# [mhartid 52] Running naive algorithm...
# [mhartid 53] Running naive algorithm...
# [mhartid 54] Running naive algorithm...
# [mhartid 55] Running naive algorithm...
# [mhartid 56] Running naive algorithm...
# [mhartid 57] Running naive algorithm...
# [mhartid 58] Running naive algorithm...
# [mhartid 59] Running naive algorithm...
# [mhartid 60] Running naive algorithm...
# [mhartid 61] Running naive algorithm...
# [mhartid 62] Running naive algorithm...
# [mhartid 63] Running naive algorithm...
# [mhartid 48] Running naive algorithm...
# [mhartid 49] Running naive algorithm...
# [mhartid 50] Running naive algorithm...
# [mhartid 51] Running naive algorithm...
# [mhartid 164] Starting NoC Synch test...
# [mhartid 165] Starting NoC Synch test...
# [mhartid 166] Starting NoC Synch test...
# [mhartid 167] Starting NoC Synch test...
# [mhartid 168] Starting NoC Synch test...
# [mhartid 169] Starting NoC Synch test...
# [mhartid 160] Starting NoC Synch test...
# [mhartid 161] Starting NoC Synch test...
# [mhartid 162] Starting NoC Synch test...
# [mhartid 163] Starting NoC Synch test...
# [mhartid 170] Starting NoC Synch test...
# [mhartid 171] Starting NoC Synch test...
# [mhartid 172] Starting NoC Synch test...
# [mhartid 173] Starting NoC Synch test...
# [mhartid 174] Starting NoC Synch test...
# [mhartid 175] Starting NoC Synch test...
# [mhartid 186] Starting NoC Synch test...
# [mhartid 187] Starting NoC Synch test...
# [mhartid 188] Starting NoC Synch test...
# [mhartid 189] Starting NoC Synch test...
# [mhartid 190] Starting NoC Synch test...
# [mhartid 191] Starting NoC Synch test...
# [mhartid 180] Starting NoC Synch test...
# [mhartid 181] Starting NoC Synch test...
# [mhartid 182] Starting NoC Synch test...
# [mhartid 183] Starting NoC Synch test...
# [mhartid 184] Starting NoC Synch test...
# [mhartid 185] Starting NoC Synch test...
# [mhartid 176] Starting NoC Synch test...
# [mhartid 177] Starting NoC Synch test...
# [mhartid 178] Starting NoC Synch test...
# [mhartid 179] Starting NoC Synch test...
# [mhartid 64] Running naive algorithm...
# [mhartid 65] Running naive algorithm...
# [mhartid 66] Running naive algorithm...
# [mhartid 67] Running naive algorithm...
# [mhartid 68] Running naive algorithm...
# [mhartid 69] Running naive algorithm...
# [mhartid 70] Running naive algorithm...
# [mhartid 71] Running naive algorithm...
# [mhartid 72] Running naive algorithm...
# [mhartid 73] Running naive algorithm...
# [mhartid 74] Running naive algorithm...
# [mhartid 75] Running naive algorithm...
# [mhartid 76] Running naive algorithm...
# [mhartid 77] Running naive algorithm...
# [mhartid 78] Running naive algorithm...
# [mhartid 79] Running naive algorithm...
# [mhartid 196] Starting NoC Synch test...
# [mhartid 197] Starting NoC Synch test...
# [mhartid 198] Starting NoC Synch test...
# [mhartid 199] Starting NoC Synch test...
# [mhartid 200] Starting NoC Synch test...
# [mhartid 201] Starting NoC Synch test...
# [mhartid 202] Starting NoC Synch test...
# [mhartid 203] Starting NoC Synch test...
# [mhartid 204] Starting NoC Synch test...
# [mhartid 205] Starting NoC Synch test...
# [mhartid 206] Starting NoC Synch test...
# [mhartid 207] Starting NoC Synch test...
# [mhartid 192] Starting NoC Synch test...
# [mhartid 193] Starting NoC Synch test...
# [mhartid 194] Starting NoC Synch test...
# [mhartid 195] Starting NoC Synch test...
# [mhartid 212] Starting NoC Synch test...
# [mhartid 213] Starting NoC Synch test...
# [mhartid 214] Starting NoC Synch test...
# [mhartid 215] Starting NoC Synch test...
# [mhartid 216] Starting NoC Synch test...
# [mhartid 217] Starting NoC Synch test...
# [mhartid 208] Starting NoC Synch test...
# [mhartid 209] Starting NoC Synch test...
# [mhartid 210] Starting NoC Synch test...
# [mhartid 211] Starting NoC Synch test...
# [mhartid 218] Starting NoC Synch test...
# [mhartid 219] Starting NoC Synch test...
# [mhartid 220] Starting NoC Synch test...
# [mhartid 221] Starting NoC Synch test...
# [mhartid 222] Starting NoC Synch test...
# [mhartid 223] Starting NoC Synch test...
# [mhartid 84] Running naive algorithm...
# [mhartid 85] Running naive algorithm...
# [mhartid 86] Running naive algorithm...
# [mhartid 87] Running naive algorithm...
# [mhartid 88] Running naive algorithm...
# [mhartid 89] Running naive algorithm...
# [mhartid 90] Running naive algorithm...
# [mhartid 91] Running naive algorithm...
# [mhartid 92] Running naive algorithm...
# [mhartid 93] Running naive algorithm...
# [mhartid 94] Running naive algorithm...
# [mhartid 95] Running naive algorithm...
# [mhartid 80] Running naive algorithm...
# [mhartid 81] Running naive algorithm...
# [mhartid 82] Running naive algorithm...
# [mhartid 83] Running naive algorithm...
# [mhartid 234] Starting NoC Synch test...
# [mhartid 235] Starting NoC Synch test...
# [mhartid 236] Starting NoC Synch test...
# [mhartid 237] Starting NoC Synch test...
# [mhartid 238] Starting NoC Synch test...
# [mhartid 239] Starting NoC Synch test...
# [mhartid 228] Starting NoC Synch test...
# [mhartid 229] Starting NoC Synch test...
# [mhartid 230] Starting NoC Synch test...
# [mhartid 231] Starting NoC Synch test...
# [mhartid 232] Starting NoC Synch test...
# [mhartid 233] Starting NoC Synch test...
# [mhartid 224] Starting NoC Synch test...
# [mhartid 225] Starting NoC Synch test...
# [mhartid 226] Starting NoC Synch test...
# [mhartid 227] Starting NoC Synch test...
# [mhartid 250] Starting NoC Synch test...
# [mhartid 251] Starting NoC Synch test...
# [mhartid 252] Starting NoC Synch test...
# [mhartid 253] Starting NoC Synch test...
# [mhartid 254] Starting NoC Synch test...
# [mhartid 255] Starting NoC Synch test...
# [mhartid 244] Starting NoC Synch test...
# [mhartid 245] Starting NoC Synch test...
# [mhartid 246] Starting NoC Synch test...
# [mhartid 247] Starting NoC Synch test...
# [mhartid 248] Starting NoC Synch test...
# [mhartid 249] Starting NoC Synch test...
# [mhartid 240] Starting NoC Synch test...
# [mhartid 241] Starting NoC Synch test...
# [mhartid 242] Starting NoC Synch test...
# [mhartid 243] Starting NoC Synch test...
# [mhartid 96] Running naive algorithm...
# [mhartid 97] Running naive algorithm...
# [mhartid 98] Running naive algorithm...
# [mhartid 99] Running naive algorithm...
# [mhartid 100] Running naive algorithm...
# [mhartid 101] Running naive algorithm...
# [mhartid 102] Running naive algorithm...
# [mhartid 103] Running naive algorithm...
# [mhartid 104] Running naive algorithm...
# [mhartid 105] Running naive algorithm...
# [mhartid 106] Running naive algorithm...
# [mhartid 107] Running naive algorithm...
# [mhartid 108] Running naive algorithm...
# [mhartid 109] Running naive algorithm...
# [mhartid 110] Running naive algorithm...
# [mhartid 111] Running naive algorithm...
# [mhartid 116] Running naive algorithm...
# [mhartid 117] Running naive algorithm...
# [mhartid 118] Running naive algorithm...
# [mhartid 119] Running naive algorithm...
# [mhartid 120] Running naive algorithm...
# [mhartid 121] Running naive algorithm...
# [mhartid 122] Running naive algorithm...
# [mhartid 123] Running naive algorithm...
# [mhartid 124] Running naive algorithm...
# [mhartid 125] Running naive algorithm...
# [mhartid 126] Running naive algorithm...
# [mhartid 127] Running naive algorithm...
# [mhartid 112] Running naive algorithm...
# [mhartid 113] Running naive algorithm...
# [mhartid 114] Running naive algorithm...
# [mhartid 115] Running naive algorithm...
# [mhartid 132] Running naive algorithm...
# [mhartid 133] Running naive algorithm...
# [mhartid 134] Running naive algorithm...
# [mhartid 135] Running naive algorithm...
# [mhartid 136] Running naive algorithm...
# [mhartid 137] Running naive algorithm...
# [mhartid 138] Running naive algorithm...
# [mhartid 139] Running naive algorithm...
# [mhartid 140] Running naive algorithm...
# [mhartid 141] Running naive algorithm...
# [mhartid 142] Running naive algorithm...
# [mhartid 143] Running naive algorithm...
# [mhartid 128] Running naive algorithm...
# [mhartid 129] Running naive algorithm...
# [mhartid 130] Running naive algorithm...
# [mhartid 131] Running naive algorithm...
# [mhartid 154] Running naive algorithm...
# [mhartid 155] Running naive algorithm...
# [mhartid 156] Running naive algorithm...
# [mhartid 157] Running naive algorithm...
# [mhartid 158] Running naive algorithm...
# [mhartid 159] Running naive algorithm...
# [mhartid 144] Running naive algorithm...
# [mhartid 145] Running naive algorithm...
# [mhartid 146] Running naive algorithm...
# [mhartid 147] Running naive algorithm...
# [mhartid 148] Running naive algorithm...
# [mhartid 149] Running naive algorithm...
# [mhartid 150] Running naive algorithm...
# [mhartid 151] Running naive algorithm...
# [mhartid 152] Running naive algorithm...
# [mhartid 153] Running naive algorithm...
# [mhartid 170] Running naive algorithm...
# [mhartid 171] Running naive algorithm...
# [mhartid 172] Running naive algorithm...
# [mhartid 173] Running naive algorithm...
# [mhartid 174] Running naive algorithm...
# [mhartid 175] Running naive algorithm...
# [mhartid 164] Running naive algorithm...
# [mhartid 165] Running naive algorithm...
# [mhartid 166] Running naive algorithm...
# [mhartid 167] Running naive algorithm...
# [mhartid 168] Running naive algorithm...
# [mhartid 169] Running naive algorithm...
# [mhartid 160] Running naive algorithm...
# [mhartid 161] Running naive algorithm...
# [mhartid 162] Running naive algorithm...
# [mhartid 163] Running naive algorithm...
# [mhartid 186] Running naive algorithm...
# [mhartid 187] Running naive algorithm...
# [mhartid 188] Running naive algorithm...
# [mhartid 189] Running naive algorithm...
# [mhartid 190] Running naive algorithm...
# [mhartid 191] Running naive algorithm...
# [mhartid 176] Running naive algorithm...
# [mhartid 177] Running naive algorithm...
# [mhartid 178] Running naive algorithm...
# [mhartid 179] Running naive algorithm...
# [mhartid 180] Running naive algorithm...
# [mhartid 181] Running naive algorithm...
# [mhartid 182] Running naive algorithm...
# [mhartid 183] Running naive algorithm...
# [mhartid 184] Running naive algorithm...
# [mhartid 185] Running naive algorithm...
# [mhartid 202] Running naive algorithm...
# [mhartid 203] Running naive algorithm...
# [mhartid 204] Running naive algorithm...
# [mhartid 205] Running naive algorithm...
# [mhartid 206] Running naive algorithm...
# [mhartid 207] Running naive algorithm...
# [mhartid 196] Running naive algorithm...
# [mhartid 197] Running naive algorithm...
# [mhartid 198] Running naive algorithm...
# [mhartid 199] Running naive algorithm...
# [mhartid 200] Running naive algorithm...
# [mhartid 201] Running naive algorithm...
# [mhartid 192] Running naive algorithm...
# [mhartid 193] Running naive algorithm...
# [mhartid 194] Running naive algorithm...
# [mhartid 195] Running naive algorithm...
# [mhartid 212] Running naive algorithm...
# [mhartid 213] Running naive algorithm...
# [mhartid 214] Running naive algorithm...
# [mhartid 215] Running naive algorithm...
# [mhartid 216] Running naive algorithm...
# [mhartid 217] Running naive algorithm...
# [mhartid 208] Running naive algorithm...
# [mhartid 209] Running naive algorithm...
# [mhartid 210] Running naive algorithm...
# [mhartid 211] Running naive algorithm...
# [mhartid 218] Running naive algorithm...
# [mhartid 219] Running naive algorithm...
# [mhartid 220] Running naive algorithm...
# [mhartid 221] Running naive algorithm...
# [mhartid 222] Running naive algorithm...
# [mhartid 223] Running naive algorithm...
# [mhartid 224] Running naive algorithm...
# [mhartid 225] Running naive algorithm...
# [mhartid 226] Running naive algorithm...
# [mhartid 227] Running naive algorithm...
# [mhartid 234] Running naive algorithm...
# [mhartid 235] Running naive algorithm...
# [mhartid 236] Running naive algorithm...
# [mhartid 237] Running naive algorithm...
# [mhartid 238] Running naive algorithm...
# [mhartid 239] Running naive algorithm...
# [mhartid 228] Running naive algorithm...
# [mhartid 229] Running naive algorithm...
# [mhartid 230] Running naive algorithm...
# [mhartid 231] Running naive algorithm...
# [mhartid 232] Running naive algorithm...
# [mhartid 233] Running naive algorithm...
# [mhartid 244] Running naive algorithm...
# [mhartid 245] Running naive algorithm...
# [mhartid 246] Running naive algorithm...
# [mhartid 247] Running naive algorithm...
# [mhartid 248] Running naive algorithm...
# [mhartid 249] Running naive algorithm...
# [mhartid 240] Running naive algorithm...
# [mhartid 241] Running naive algorithm...
# [mhartid 242] Running naive algorithm...
# [mhartid 243] Running naive algorithm...
# [mhartid 250] Running naive algorithm...
# [mhartid 251] Running naive algorithm...
# [mhartid 252] Running naive algorithm...
# [mhartid 253] Running naive algorithm...
# [mhartid 254] Running naive algorithm...
# [mhartid 255] Running naive algorithm...
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 349165ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 349185ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 349225ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 349235ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 349245ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 349245ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 349265ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 349265ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 349275ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 349285ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 349295ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 349305ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 349305ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 349315ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 349325ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 349335ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 349345ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 349345ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 349365ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 349365ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 349375ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 349385ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 349405ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 349405ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 349415ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 349415ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 349425ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 349425ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 349450ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 349450ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 349455ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 349455ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 349475ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 349485ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 349505ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 349505ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 349515ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 349515ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 349525ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 349535ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 349575ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 349595ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 349595ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 349665ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 349665ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 349695ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 349695ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 349705ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 349890ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 350035ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 350045ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 350085ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 350215ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 350235ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 350270ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 350470ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 350520ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 350750ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 350800ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 350820ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 350915ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 351000ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 351020ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 351040ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 351050ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 351110ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 351115ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 351155ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 351185ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 351270ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 351270ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 351360ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 351365ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 351370ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 351425ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 351500ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 351560ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 351580ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 351645ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 351655ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 351760ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 351785ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 351795ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 351815ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 351825ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 351855ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 351880ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 351935ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 351935ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 352030ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 352030ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 352070ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 352175ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 352230ns
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 352260ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 352270ns
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 352270ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 352280ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 352320ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 352330ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 352365ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 352390ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 352415ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 352435ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 352520ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 352690ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 352710ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 352830ns
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 352850ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 352890ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 352890ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 352940ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 352970ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 352970ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 352980ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 353025ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 353030ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 353090ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 353150ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 353305ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 353305ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 353645ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 353800ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 353835ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 353910ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 354005ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 354080ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 354090ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 354125ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 354250ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 354260ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 354360ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 354390ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 354810ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 354870ns
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 355100ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 355120ns
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 355220ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 355260ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 355260ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 355275ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 355305ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 355400ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 359020ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 359020ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 359020ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 359040ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 359060ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 359060ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 359090ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 359090ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 359130ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 359135ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 359135ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 359140ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 359155ns
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 359175ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 359185ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 359195ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 362850ns
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 362870ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 362870ns
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 362910ns
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 362935ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 362955ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 363290ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 363300ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 363320ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 363330ns
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 363350ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 363380ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 363380ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 363405ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 363500ns
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 363510ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 366630ns
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 366640ns
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 366665ns
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 366665ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 366670ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 366685ns
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 366695ns
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 366745ns
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 366765ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 366765ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 367150ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 367170ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 367190ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 367195ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 367305ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 367460ns
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 370465ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 370475ns
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 370485ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 370505ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 370540ns
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 370555ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 370560ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 370560ns
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 370570ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 370580ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 370585ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 370620ns
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 370905ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 370945ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 370945ns
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 370995ns
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 374280ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 374325ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 374325ns
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 374335ns
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 374335ns
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 374340ns
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 374370ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 374390ns
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 374400ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 374410ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 374410ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 374420ns
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 374420ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 374430ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 374480ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 374490ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 377615ns
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 377660ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 377665ns
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 377670ns
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 377670ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 377695ns
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 377695ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 377735ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 377755ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 377755ns
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 377765ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 377765ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 377765ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 377775ns
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 377805ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 377835ns
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 380035ns
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 380080ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 380080ns
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 380110ns
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 380110ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 380115ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 380130ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 380145ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 380230ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 380275ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 380565ns
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 380565ns
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 380620ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 380630ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 380640ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 380650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 381275ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 381590ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 381665ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 381980ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 382045ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 382360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 382395ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 382700ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 382725ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 382950ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383035ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 383285ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383335ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 383525ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 383855ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 383875ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 384060ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 384125ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 384375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 384425ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 384675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 384735ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 384955ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 385065ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 385355ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 385415ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 385695ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 385785ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 386095ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 386175ns
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 386495ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 386585ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 386910ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 386955ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 387230ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387310ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 387620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387640ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 387885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 387950ns
# [mhartid 7] sync_count: 1
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 388210ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 388240ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 388445ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 388510ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 388715ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 388760ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 388955ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 388990ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 389170ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 389240ns
# [mhartid 10] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 389510ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 389520ns
# [mhartid 11] sync_count: 1
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 389720ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 389800ns
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 390010ns
# [mhartid 12] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 390110ns
# [mhartid 13] sync_count: 1
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 390425ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 390445ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 390750ns
# [mhartid 14] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 390805ns
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 391075ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 391175ns
# [mhartid 15] sync_count: 1
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 391425ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 391565ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 391860ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 391915ns
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 392165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 392245ns
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 392460ns
# [mhartid 16] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 392555ns
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 392840ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 392845ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 393120ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 393130ns
# [mhartid 18] sync_count: 1
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 393340ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 393370ns
# [mhartid 19] sync_count: 1
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 393590ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 393610ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 393775ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 393820ns
# [mhartid 20] sync_count: 1
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 394010ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 394050ns
# [mhartid 21] sync_count: 1
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 394290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 394300ns
# [mhartid 22] sync_count: 1
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 394525ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 394570ns
# [mhartid 23] sync_count: 1
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 394785ns
# [mhartid 24] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 394860ns
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 395115ns
# [mhartid 25] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 395175ns
# [mhartid 26] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 395435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 395505ns
# [mhartid 27] sync_count: 1
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 395795ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 395855ns
# [mhartid 28] sync_count: 1
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 396180ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 396225ns
# [mhartid 29] sync_count: 1
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 396465ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 396555ns
# [mhartid 30] sync_count: 1
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 396840ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 396875ns
# [mhartid 31] sync_count: 1
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 397150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 397175ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 397425ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 397445ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 397640ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 397695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 397925ns
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 397950ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 398145ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 398185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 398335ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 398385ns
# [mhartid 32] sync_count: 1
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 398495ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 398545ns
# [mhartid 33] sync_count: 1
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 398745ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 398775ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 399030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 399035ns
# [mhartid 34] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 399305ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 399315ns
# [mhartid 35] sync_count: 1
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 399555ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 399605ns
# [mhartid 36] sync_count: 1
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 399875ns
# [mhartid 37] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 399915ns
# [mhartid 38] sync_count: 1
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 400165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 400245ns
# [mhartid 39] sync_count: 1
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 400505ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 400595ns
# [mhartid 41] sync_count: 1
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 400865ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 400905ns
# [mhartid 42] sync_count: 1
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 401120ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 401195ns
# [mhartid 43] sync_count: 1
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 401430ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 401470ns
# [mhartid 44] sync_count: 1
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 401695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 401725ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 401955ns
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 401980ns
# [mhartid 45] sync_count: 1
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 402165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 402175ns
# [mhartid 46] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 402365ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 402415ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 402535ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 402545ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 402720ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 402725ns
# [mhartid 47] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 402935ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 402975ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 403165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 403165ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 403345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 403415ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 403605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 403685ns
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 403920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 403975ns
# [mhartid 48] sync_count: 1
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 404185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 404285ns
# [mhartid 49] sync_count: 1
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 404595ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 404615ns
# [mhartid 50] sync_count: 1
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 404880ns
# [mhartid 51] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 404905ns
# [mhartid 52] sync_count: 1
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 405170ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 405185ns
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 405375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 405435ns
# [mhartid 53] sync_count: 1
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 405645ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 405665ns
# [mhartid 54] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 405875ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 405885ns
# [mhartid 55] sync_count: 1
# [mhartid 56] sync_count: 1
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 406065ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 406065ns
# [mhartid 57] sync_count: 1
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 406215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 406235ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 406385ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 406450ns
# [mhartid 58] sync_count: 1
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 406550ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 406555ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 406745ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 406765ns
# [mhartid 59] sync_count: 1
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 406950ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 406960ns
# [mhartid 60] sync_count: 1
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 407135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 407190ns
# [mhartid 61] sync_count: 1
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 407430ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 407440ns
# [mhartid 62] sync_count: 1
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 407695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 407710ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 407955ns
# [mhartid 63] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 408005ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 408265ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 408325ns
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 408560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 408600ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 408780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 408850ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 409080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 409080ns
# [mhartid 64] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 409290ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 409305ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 409490ns
# [mhartid 65] sync_count: 1
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 409540ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 409665ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 409675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 409825ns
# [mhartid 66] sync_count: 1
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 409845ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 409955ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 410005ns
# [mhartid 67] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 410105ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 410150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 410275ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 410305ns
# [mhartid 68] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 410470ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 410520ns
# [mhartid 69] sync_count: 1
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 410635ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 410680ns
# [mhartid 70] sync_count: 1
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 410885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 410910ns
# [mhartid 71] sync_count: 1
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 411125ns
# [mhartid 72] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411160ns
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 411400ns
# [mhartid 73] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411440ns
# [mhartid 74] sync_count: 1
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 411725ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411730ns
# [mhartid 75] sync_count: 1
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 411910ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 411980ns
# [mhartid 76] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412215ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 412220ns
# [mhartid 77] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412425ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 412460ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 412615ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412615ns
# [mhartid 78] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412785ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 412820ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 412935ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 412935ns
# [mhartid 79] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413065ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 413095ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413115ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413245ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 413295ns
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 413375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413395ns
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 413540ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413565ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413755ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 413805ns
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 413945ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 413965ns
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 414185ns
# [mhartid 80] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 414205ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 414455ns
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 414470ns
# [mhartid 81] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 414680ns
# [mhartid 82] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 414725ns
# [mhartid 83] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 414985ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415000ns
# [mhartid 84] sync_count: 1
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 415225ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415255ns
# [mhartid 85] sync_count: 1
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 415470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415490ns
# [mhartid 86] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415705ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 415720ns
# [mhartid 87] sync_count: 1
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 415855ns
# [mhartid 88] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 415895ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 416035ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416065ns
# [mhartid 89] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416215ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 416215ns
# [mhartid 90] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416345ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 416395ns
# [mhartid 91] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416495ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 416535ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 416640ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416665ns
# [mhartid 92] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 416865ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 416865ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 417050ns
# [mhartid 93] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 417075ns
# [mhartid 94] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 417310ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 417315ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 417560ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 417580ns
# [mhartid 95] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 417835ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 417845ns
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 418070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 418125ns
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 418325ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 418415ns
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 418605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 418685ns
# [mhartid 96] sync_count: 1
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 418895ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 418935ns
# [mhartid 97] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 419175ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 419205ns
# [mhartid 98] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 419385ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 419420ns
# [mhartid 99] sync_count: 1
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 419555ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 419575ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 419715ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 419745ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 419895ns
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 419895ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 420070ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 420105ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 420235ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 420260ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 420470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 420480ns
# [mhartid 100] sync_count: 1
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 420670ns
# [mhartid 101] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 420710ns
# [mhartid 102] sync_count: 1
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 420960ns
# [mhartid 103] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 420965ns
# [mhartid 104] sync_count: 1
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 421195ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 421235ns
# [mhartid 105] sync_count: 1
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 421435ns
# [mhartid 106] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 421525ns
# [mhartid 107] sync_count: 1
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 421805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 421840ns
# [mhartid 108] sync_count: 1
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 422075ns
# [mhartid 109] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 422150ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 422365ns
# [mhartid 110] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 422440ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 422645ns
# [mhartid 111] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 422710ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 422960ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 422975ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 423140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 423190ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 423400ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 423435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 423590ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 423610ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 423765ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 423825ns
# [mhartid 112] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 423955ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 424005ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 424140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 424165ns
# [mhartid 113] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 424405ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 424435ns
# [mhartid 114] sync_count: 1
# [mhartid 115] sync_count: 1
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 424620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 424655ns
# [mhartid 116] sync_count: 1
# [mhartid 117] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 424925ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 424930ns
# [mhartid 118] sync_count: 1
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 425200ns
# [mhartid 120] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 425225ns
# [mhartid 121] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 425445ns
# [mhartid 122] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 425535ns
# [mhartid 123] sync_count: 1
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 425850ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 425870ns
# [mhartid 124] sync_count: 1
# [mhartid 125] sync_count: 1
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 426140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 426210ns
# [mhartid 126] sync_count: 1
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 426510ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 426520ns
# [mhartid 127] sync_count: 1
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 426790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 426815ns
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 427005ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 427085ns
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 427315ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 427345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 427575ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 427605ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 427780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 427790ns
# [mhartid 128] sync_count: 1
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 427970ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 427980ns
# [mhartid 129] sync_count: 1
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 428140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 428190ns
# [mhartid 130] sync_count: 1
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 428410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 428430ns
# [mhartid 131] sync_count: 1
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 428685ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 428690ns
# [mhartid 132] sync_count: 1
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 428945ns
# [mhartid 133] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 428960ns
# [mhartid 134] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 429160ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 429250ns
# [mhartid 135] sync_count: 1
# [mhartid 136] sync_count: 1
# [mhartid 137] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 429545ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 429560ns
# [mhartid 138] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 429845ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 429890ns
# [mhartid 139] sync_count: 1
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 430130ns
# [mhartid 140] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 430240ns
# [mhartid 141] sync_count: 1
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 430495ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 430590ns
# [mhartid 142] sync_count: 1
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 430875ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 430920ns
# [mhartid 143] sync_count: 1
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 431195ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 431230ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 431450ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 431520ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 431750ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 431790ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 432045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 432050ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 432250ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 432280ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 432440ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 432490ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 432730ns
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 432760ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 432970ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 432980ns
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 433185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 433250ns
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 433450ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 433540ns
# [mhartid 150] sync_count: 1
# [mhartid 151] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 433770ns
# [mhartid 149] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 433850ns
# [mhartid 152] sync_count: 1
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 434155ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 434180ns
# [mhartid 148] sync_count: 1
# [mhartid 146] sync_count: 1
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 434445ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 434530ns
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 434855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 434900ns
# [mhartid 147] sync_count: 1
# [mhartid 144] sync_count: 1
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 435230ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 435270ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 435585ns
# [mhartid 154] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 435620ns
# [mhartid 159] sync_count: 1
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 435865ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 435950ns
# [mhartid 155] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 436185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 436260ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 436535ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 436560ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 436795ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 436835ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 437085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437090ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437325ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 437355ns
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 437575ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437580ns
# [mhartid 156] sync_count: 1
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 437790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 437850ns
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 438085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438140ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 438365ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438450ns
# [mhartid 166] sync_count: 1
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 438715ns
# [mhartid 167] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 438785ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 439110ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 439140ns
# [mhartid 168] sync_count: 1
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 439410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 439510ns
# [mhartid 165] sync_count: 1
# [mhartid 145] sync_count: 1
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 439760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 439900ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 440245ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 440295ns
# [mhartid 169] sync_count: 1
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 440610ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 440675ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 441000ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441030ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 441295ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441365ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 441635ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441675ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 441900ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 441965ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 442240ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 442250ns
# [mhartid 164] sync_count: 1
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 442470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 442500ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 442690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 442770ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 443065ns
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 443065ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 443335ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 443375ns
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 443660ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 443705ns
# [mhartid 157] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 444035ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 444065ns
# [mhartid 183] sync_count: 1
# [mhartid 182] sync_count: 1
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 444355ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 444445ns
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 444770ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 444845ns
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 445190ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 445255ns
# [mhartid 184] sync_count: 1
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 445565ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 445675ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 445955ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 446065ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 446320ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 446435ns
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 446730ns
# [mhartid 163] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 446785ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 447065ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 447115ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 447415ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 447425ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 447670ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 447720ns
# [mhartid 171] sync_count: 1
# [mhartid 181] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 447995ns
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 448005ns
# [mhartid 185] sync_count: 1
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 448280ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 448285ns
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 448520ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 448595ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 448865ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 448935ns
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 449250ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 449285ns
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 449620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 449660ns
# [mhartid 199] sync_count: 1
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 449930ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 450050ns
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 450310ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 450460ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 450800ns
# [mhartid 162] sync_count: 1
# [mhartid 198] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 451115ns
# [mhartid 200] sync_count: 1
# [mhartid 215] sync_count: 1
# [mhartid 197] sync_count: 1
# [mhartid 180] sync_count: 1
# [mhartid 214] sync_count: 1
# [mhartid 216] sync_count: 1
# [mhartid 201] sync_count: 1
# [mhartid 186] sync_count: 1
# [mhartid 172] sync_count: 1
# [mhartid 231] sync_count: 1
# [mhartid 119] sync_count: 256
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 465300ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 465310ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 465330ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 465340ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 465340ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 465360ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 465390ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 465410ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 465420ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 465450ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 465450ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 465450ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 465480ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 465490ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 465500ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 465520ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 465550ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 465550ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 465550ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 465570ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 465590ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 465590ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 465600ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 465600ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 465630ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 465640ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 465650ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 465680ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 465680ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 465700ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 465700ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 465730ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 465730ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 465740ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 465805ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 465880ns
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 465925ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 465940ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 465955ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 466015ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 466050ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 466075ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 466080ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 466140ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 466155ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 466310ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 466310ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 466310ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 466330ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 466350ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 466370ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 466395ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 466400ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 466405ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 466455ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 466465ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 466510ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 466570ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 466640ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 466770ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 466810ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 466930ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 466950ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 467030ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 467100ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 467190ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 467210ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 467290ns
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 467370ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 467420ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 467470ns
# [mhartid 232] sync_count: 1
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 467480ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 467480ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 467510ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 467510ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 467550ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 467555ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 467570ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 467590ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 467620ns
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 467620ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 467630ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 467725ns
# [mhartid 230] sync_count: 1
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 467795ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 467875ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 467945ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 467995ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 468035ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 468190ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 468250ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 468385ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 468415ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 468435ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 468465ns
# [mhartid 161] sync_count: 1
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 468510ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 468510ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 468570ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 468570ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 468600ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 468610ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 468620ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 468630ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 468640ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 468680ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 468695ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 468725ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 468735ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 468745ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 468755ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 468840ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 468930ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 468970ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 468990ns
# [mhartid 213] sync_count: 1
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 469040ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 469185ns
# [mhartid 247] sync_count: 1
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 469215ns
# [mhartid 217] sync_count: 1
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 469380ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 469420ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 469480ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 469500ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 469545ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 469565ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 469595ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 469605ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 469605ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 469625ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 469700ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 469710ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 469760ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 469760ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 469790ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 469845ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 469845ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 469905ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 469965ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 469965ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 469975ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 469985ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 470110ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 470180ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 470180ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 470225ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 470290ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 470290ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 470300ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 470320ns
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 470350ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 470460ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 470470ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 470490ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 470575ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 470585ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 470595ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 470595ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 470640ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 470700ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 470710ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 470840ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 470890ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 470945ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 470995ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 471095ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 471095ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 471115ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 471125ns
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 471135ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 471155ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 471185ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 471310ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 471330ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 471340ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 471340ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 471350ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 471370ns
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 471420ns
# [mhartid 179] sync_count: 1
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 471450ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 471510ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 471540ns
# [mhartid 202] sync_count: 1
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 471650ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 471660ns
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 471740ns
# [mhartid 196] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 471780ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 471820ns
# [mhartid 187] sync_count: 1
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 471935ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 471950ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 472075ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 472205ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 472230ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 472290ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 472365ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 472620ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 472660ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 472725ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 472735ns
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 472920ns
# [mhartid 158] sync_count: 1
# [mhartid 248] sync_count: 1
# [mhartid 178] sync_count: 1
# [mhartid 188] sync_count: 1
# [mhartid 246] sync_count: 1
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 473800ns
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 473960ns
# [mhartid 160] sync_count: 1
# [mhartid 173] sync_count: 1
# [mhartid 229] sync_count: 1
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 474210ns
# [mhartid 233] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 474330ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 474545ns
# [mhartid 177] sync_count: 1
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 474690ns
# [mhartid 195] sync_count: 1
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 474840ns
# [mhartid 212] sync_count: 1
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 474925ns
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 475040ns
# [mhartid 175] sync_count: 1
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 475300ns
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 475445ns
# [mhartid 218] sync_count: 1
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 475625ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 475765ns
# [mhartid 204] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 476240ns
# [mhartid 194] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 476600ns
# [mhartid 203] sync_count: 1
# [mhartid 193] sync_count: 1
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 477240ns
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 477415ns
# [mhartid 209] sync_count: 1
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 478010ns
# [mhartid 174] sync_count: 1
# [mhartid 228] sync_count: 1
# [mhartid 245] sync_count: 1
# [mhartid 249] sync_count: 1
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 478730ns
# [mhartid 176] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 479045ns
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 479235ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 479305ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 479415ns
# [mhartid 234] sync_count: 1
# [mhartid 211] sync_count: 1
# [mhartid 189] sync_count: 1
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 479560ns
# [mhartid 219] sync_count: 1
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 480195ns
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 480225ns
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 480245ns
# [mhartid 191] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 480650ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 481030ns
# [mhartid 220] sync_count: 1
# [mhartid 210] sync_count: 1
# [mhartid 244] sync_count: 1
# [mhartid 226] sync_count: 1
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 481840ns
# [mhartid 192] sync_count: 1
# [mhartid 205] sync_count: 1
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 481945ns
# [mhartid 250] sync_count: 1
# [mhartid 236] sync_count: 1
# [mhartid 221] sync_count: 1
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 482605ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 482625ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 482645ns
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 482650ns
# [mhartid 227] sync_count: 1
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 482830ns
# [mhartid 252] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 482985ns
# [mhartid 225] sync_count: 1
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 483345ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 483470ns
# [mhartid 190] sync_count: 1
# [mhartid 242] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 483715ns
# [mhartid 241] sync_count: 1
# [mhartid 235] sync_count: 1
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 484125ns
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 484330ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 484460ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 484850ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 484855ns
# [mhartid 206] sync_count: 1
# [mhartid 243] sync_count: 1
# [mhartid 207] sync_count: 1
# [mhartid 251] sync_count: 1
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 486750ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 486795ns
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 486795ns
# [mhartid 222] sync_count: 1
# [mhartid 208] sync_count: 1
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 487245ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 487605ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 487740ns
# [mhartid 238] sync_count: 1
# [mhartid 237] sync_count: 1
# [mhartid 223] sync_count: 1
# [mhartid 224] sync_count: 1
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 488730ns
# [mhartid 254] sync_count: 1
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 488810ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 488905ns
# [mhartid 253] sync_count: 1
# [mhartid 239] sync_count: 1
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 489145ns
# [mhartid 240] sync_count: 1
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 489660ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 489970ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 489990ns
# [mhartid 255] sync_count: 1
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 490150ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 491045ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 491430ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 491745ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 491820ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 492110ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 492200ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 492525ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 492555ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 492790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 492885ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 493190ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 493200ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 493435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 493490ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 493705ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 493760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 494010ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 494025ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 494200ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 494280ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 494555ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 494580ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 494840ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 494900ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 495150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 495230ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 495475ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 495580ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 495820ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 495950ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 496285ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 496340ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 496675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 496760ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 497060ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 497130ns
# [mhartid 5] sync_count: 1
# [mhartid 6] sync_count: 1
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 497450ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 497480ns
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 497735ns
# [mhartid 7] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 497810ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 498120ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 498130ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 498380ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 498430ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 498690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 498705ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 498955ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 498970ns
# [mhartid 10] sync_count: 1
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 499140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 499185ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 499395ns
# [mhartid 11] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 499435ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 499645ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 499705ns
# [mhartid 12] sync_count: 1
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 499965ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 499995ns
# [mhartid 13] sync_count: 1
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 500275ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 500310ns
# [mhartid 14] sync_count: 1
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 500545ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 500640ns
# [mhartid 15] sync_count: 1
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 500955ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 500990ns
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 501305ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 501370ns
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 501650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 501760ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 502030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 502110ns
# [mhartid 16] sync_count: 1
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 502330ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 502440ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 502670ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 502750ns
# [mhartid 18] sync_count: 1
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 503010ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 503040ns
# [mhartid 19] sync_count: 1
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 503255ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 503310ns
# [mhartid 20] sync_count: 1
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 503555ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 503560ns
# [mhartid 21] sync_count: 1
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 503790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 503790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 504000ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 504040ns
# [mhartid 22] sync_count: 1
# [mhartid 23] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 504235ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 504265ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 504485ns
# [mhartid 24] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 504490ns
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 504715ns
# [mhartid 25] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 504760ns
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 505050ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 505050ns
# [mhartid 26] sync_count: 1
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 505300ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 505360ns
# [mhartid 27] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 505625ns
# [mhartid 28] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 505695ns
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 505945ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 506045ns
# [mhartid 29] sync_count: 1
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 506345ns
# [mhartid 30] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 506415ns
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 506705ns
# [mhartid 31] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 506750ns
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 506960ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 507060ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 507285ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 507350ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 507585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 507625ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 507825ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 507875ns
# [mhartid 32] sync_count: 1
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 508095ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 508115ns
# [mhartid 33] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 508325ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 508335ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 508500ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 508515ns
# [mhartid 34] sync_count: 1
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 508695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 508725ns
# [mhartid 35] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 508955ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 508980ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 509185ns
# [mhartid 36] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 509215ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 509420ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 509485ns
# [mhartid 37] sync_count: 1
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 509700ns
# [mhartid 38] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 509775ns
# [mhartid 39] sync_count: 1
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 510070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 510085ns
# [mhartid 40] sync_count: 1
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 510305ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 510415ns
# [mhartid 41] sync_count: 1
# [mhartid 42] sync_count: 1
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 510740ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 510770ns
# [mhartid 43] sync_count: 1
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 511040ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 511080ns
# [mhartid 44] sync_count: 1
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 511310ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 511370ns
# [mhartid 45] sync_count: 1
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 511625ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 511640ns
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 511835ns
# [mhartid 46] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 511890ns
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 512105ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 512125ns
# [mhartid 47] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 512335ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 512370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 512525ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 512570ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 512705ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 512740ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 512905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 512905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 513120ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 513135ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 513350ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 513350ns
# [mhartid 48] sync_count: 1
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 513530ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 513600ns
# [mhartid 49] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 513870ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 513880ns
# [mhartid 50] sync_count: 1
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 514070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 514160ns
# [mhartid 51] sync_count: 1
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 514385ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 514470ns
# [mhartid 52] sync_count: 1
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 514775ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 514800ns
# [mhartid 53] sync_count: 1
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 515085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 515090ns
# [mhartid 54] sync_count: 1
# [mhartid 55] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 515360ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 515365ns
# [mhartid 56] sync_count: 1
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 515550ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 515610ns
# [mhartid 57] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 515850ns
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 515855ns
# [mhartid 58] sync_count: 1
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 516020ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 516060ns
# [mhartid 59] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 516250ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 516295ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 516420ns
# [mhartid 60] sync_count: 1
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 516480ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 516580ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 516600ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 516720ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 516750ns
# [mhartid 61] sync_count: 1
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 516950ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 516950ns
# [mhartid 62] sync_count: 1
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 517125ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 517160ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 517370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 517390ns
# [mhartid 63] sync_count: 1
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 517585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 517640ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 517860ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 517910ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 518130ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 518200ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 518415ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 518510ns
# [mhartid 64] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 518790ns
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 518800ns
# [mhartid 65] sync_count: 1
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 519030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 519040ns
# [mhartid 66] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 519270ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 519300ns
# [mhartid 67] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 519480ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 519495ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 519680ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 519680ns
# [mhartid 68] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 519860ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 519920ns
# [mhartid 69] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 520010ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 520075ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 520150ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 520180ns
# [mhartid 70] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 520300ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 520340ns
# [mhartid 71] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 520470ns
# [mhartid 72] sync_count: 1
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 520530ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 520660ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 520705ns
# [mhartid 73] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 520870ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 520880ns
# [mhartid 74] sync_count: 1
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 521080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 521100ns
# [mhartid 75] sync_count: 1
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 521305ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 521350ns
# [mhartid 76] sync_count: 1
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 521600ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 521620ns
# [mhartid 77] sync_count: 1
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 521895ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 521920ns
# [mhartid 78] sync_count: 1
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 522135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 522170ns
# [mhartid 79] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 522410ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 522415ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 522570ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 522620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 522810ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 522855ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 522960ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 522980ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 523135ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 523155ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 523270ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 523315ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 523350ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 523455ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 523535ns
# [mhartid 80] sync_count: 1
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 523600ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 523605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 523775ns
# [mhartid 81] sync_count: 1
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 523835ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 523930ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 523965ns
# [mhartid 82] sync_count: 1
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 524155ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 524175ns
# [mhartid 83] sync_count: 1
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 524370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 524405ns
# [mhartid 84] sync_count: 1
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 524645ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 524655ns
# [mhartid 85] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 524895ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 524935ns
# [mhartid 86] sync_count: 1
# [mhartid 87] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 525125ns
# [mhartid 88] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 525205ns
# [mhartid 89] sync_count: 1
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 525445ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 525455ns
# [mhartid 90] sync_count: 1
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 525635ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 525685ns
# [mhartid 91] sync_count: 1
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 525845ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 525895ns
# [mhartid 92] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526090ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 526140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526260ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 526290ns
# [mhartid 93] sync_count: 1
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 526405ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526540ns
# [mhartid 94] sync_count: 1
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 526595ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526700ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 526770ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 526840ns
# [mhartid 95] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 526870ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527070ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 527070ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 527280ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527520ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 527550ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 527715ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527770ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 528000ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528040ns
# [mhartid 96] sync_count: 1
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 528325ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528330ns
# [mhartid 97] sync_count: 1
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 528550ns
# [mhartid 98] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528620ns
# [mhartid 99] sync_count: 1
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 528840ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528890ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 529130ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529140ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 529330ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529580ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 529590ns
# [mhartid 100] sync_count: 1
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 529740ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529770ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 529910ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529940ns
# [mhartid 101] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530095ns
# [mhartid 102] sync_count: 1
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 530165ns
# [mhartid 103] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530265ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 530320ns
# [mhartid 104] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530465ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 530515ns
# [mhartid 105] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530675ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 530685ns
# [mhartid 106] sync_count: 1
# [mhartid 107] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530915ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 530945ns
# [mhartid 108] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531165ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 531180ns
# [mhartid 109] sync_count: 1
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 531415ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531435ns
# [mhartid 110] sync_count: 1
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 531695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531725ns
# [mhartid 111] sync_count: 1
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 532005ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532040ns
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 532260ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532350ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 532570ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532640ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 532835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532910ns
# [mhartid 112] sync_count: 1
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 533130ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533160ns
# [mhartid 113] sync_count: 1
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 533370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533390ns
# [mhartid 114] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533600ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 533640ns
# [mhartid 115] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533790ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 533835ns
# [mhartid 116] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533970ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 534030ns
# [mhartid 117] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 534160ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 534210ns
# [mhartid 118] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 534375ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 534415ns
# [mhartid 120] sync_count: 1
# [mhartid 121] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 534615ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 534620ns
# [mhartid 122] sync_count: 1
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 534825ns
# [mhartid 123] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 534865ns
# [mhartid 124] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 535140ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 535150ns
# [mhartid 125] sync_count: 1
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 535360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 535430ns
# [mhartid 126] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 535640ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 535740ns
# [mhartid 127] sync_count: 1
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 535995ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 536070ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 536380ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 536400ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 536615ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 536710ns
# [mhartid 128] sync_count: 1
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 536930ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537000ns
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 537190ns
# [mhartid 129] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537270ns
# [mhartid 130] sync_count: 1
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 537475ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537520ns
# [mhartid 131] sync_count: 1
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 537710ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537750ns
# [mhartid 132] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 537960ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 538000ns
# [mhartid 133] sync_count: 1
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 538125ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 538150ns
# [mhartid 134] sync_count: 1
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 538360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 538370ns
# [mhartid 135] sync_count: 1
# [mhartid 136] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 538600ns
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 538605ns
# [mhartid 137] sync_count: 1
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 538780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 538850ns
# [mhartid 138] sync_count: 1
# [mhartid 139] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 539130ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 539140ns
# [mhartid 140] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 539360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 539420ns
# [mhartid 141] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 539675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 539735ns
# [mhartid 142] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 540050ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 540070ns
# [mhartid 143] sync_count: 1
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 540400ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 540430ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 540680ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 540780ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 541100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541120ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 541415ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541430ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 541690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541720ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 541920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 541990ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 542170ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 542240ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 542435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 542470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 542680ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 542690ns
# [mhartid 150] sync_count: 1
# [mhartid 151] sync_count: 1
# [mhartid 149] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 542920ns
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 542950ns
# [mhartid 152] sync_count: 1
# [mhartid 147] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 543170ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 543190ns
# [mhartid 148] sync_count: 1
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 543395ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 543440ns
# [mhartid 146] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 543655ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 543730ns
# [mhartid 154] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 543960ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 544040ns
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 544335ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 544380ns
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 544695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 544730ns
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 545000ns
# [mhartid 155] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 545100ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 545370ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 545470ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 545800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 545830ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 546135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 546160ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 546420ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 546480ns
# [mhartid 145] sync_count: 1
# [mhartid 156] sync_count: 1
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 546715ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 546770ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 547020ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 547040ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 547245ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 547290ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 547465ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 547520ns
# [mhartid 167] sync_count: 1
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 547760ns
# [mhartid 166] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 547770ns
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 547990ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 548040ns
# [mhartid 168] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 548315ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 548340ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 548560ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 548650ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 548890ns
# [mhartid 165] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 548980ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 549210ns
# [mhartid 144] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 549330ns
# [mhartid 169] sync_count: 1
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 549635ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 549700ns
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 549970ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 550090ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 550425ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 550480ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 550780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 550850ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 551100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 551200ns
# [mhartid 164] sync_count: 1
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 551510ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 551530ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 551765ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 551840ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 552055ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 552130ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 552345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 552400ns
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 552580ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 552650ns
# [mhartid 183] sync_count: 1
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 552860ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 552920ns
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 553160ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553210ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 553495ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553530ns
# [mhartid 184] sync_count: 1
# [mhartid 163] sync_count: 1
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 553775ns
# [mhartid 182] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 553860ns
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 554130ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 554210ns
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 554470ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 554580ns
# [mhartid 157] sync_count: 1
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 554855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 554970ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 555255ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 555380ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 555740ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 555800ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 556050ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556190ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 556505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556570ns
# [mhartid 185] sync_count: 1
# [mhartid 171] sync_count: 1
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 556835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 556920ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 557140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 557250ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 557555ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 557565ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 557835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 557860ns
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 558080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 558130ns
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 558360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 558420ns
# [mhartid 199] sync_count: 1
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 558655ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 558730ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 559010ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559060ns
# [mhartid 162] sync_count: 1
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 559375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559410ns
# [mhartid 198] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 559715ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 559780ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 560050ns
# [mhartid 200] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 560170ns
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 560530ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 560590ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 560945ns
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 561005ns
# [mhartid 172] sync_count: 1
# [mhartid 215] sync_count: 1
# [mhartid 197] sync_count: 1
# [mhartid 214] sync_count: 1
# [mhartid 216] sync_count: 1
# [mhartid 201] sync_count: 1
# [mhartid 180] sync_count: 1
# [mhartid 186] sync_count: 1
# [mhartid 231] sync_count: 1
# [mhartid 119] sync_count: 256
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 574130ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 574150ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 574150ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 574160ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 574190ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 574240ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 574250ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 574250ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 574280ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 574280ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 574300ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 574310ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 574320ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 574340ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 574350ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 574360ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 574360ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 574370ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 574380ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 574390ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 574410ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 574420ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 574440ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 574450ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 574470ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 574480ns
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 574500ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 574510ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 574510ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 574530ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 574530ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 574550ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 574570ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 574590ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 574640ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 574665ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 574725ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 574730ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 574740ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 574795ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 574860ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 574865ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 574925ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 574950ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 575000ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 575150ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 575150ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 575160ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 575170ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 575190ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 575200ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 575240ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 575260ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 575290ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 575300ns
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 575300ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 575375ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 575435ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 575495ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 575585ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 575665ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 575705ns
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 575815ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 575875ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 576060ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 576070ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 576160ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 576190ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 576195ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 576235ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 576245ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 576255ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 576305ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 576315ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 576315ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 576340ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 576390ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 576400ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 576425ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 576430ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 576465ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 576485ns
# [mhartid 232] sync_count: 1
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 576575ns
# [mhartid 230] sync_count: 1
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 576595ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 576705ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 576755ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 576860ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 576870ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 577035ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 577065ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 577085ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 577115ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 577190ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 577220ns
# [mhartid 247] sync_count: 1
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 577305ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 577335ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 577355ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 577375ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 577405ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 577415ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 577415ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 577435ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 577490ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 577500ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 577530ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 577550ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 577605ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 577635ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 577645ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 577700ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 577720ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 577790ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 577925ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 577965ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 578000ns
# [mhartid 213] sync_count: 1
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 578090ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 578130ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 578280ns
# [mhartid 217] sync_count: 1
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 578395ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 578445ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 578460ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 578490ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 578500ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 578550ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 578550ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 578590ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 578620ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 578640ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 578660ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 578700ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 578720ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 578730ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 578770ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 578830ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 578870ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 578875ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 578885ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 578990ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 578995ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 579025ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 579075ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 579105ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 579105ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 579115ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 579135ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 579135ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 579145ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 579175ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 579185ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 579230ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 579260ns
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 579260ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 579320ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 579350ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 579420ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 579525ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 579575ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 579625ns
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 579755ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 579805ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 579805ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 579925ns
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 579970ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 579980ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 580010ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 580010ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 580070ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 580090ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 580140ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 580190ns
# [mhartid 179] sync_count: 1
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 580220ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 580230ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 580230ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 580260ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 580345ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 580360ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 580390ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 580420ns
# [mhartid 196] sync_count: 1
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 580570ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 580660ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 580690ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 580775ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 580800ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 580835ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 580840ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 580930ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 580935ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 580945ns
# [mhartid 202] sync_count: 1
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 581060ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 581280ns
# [mhartid 187] sync_count: 1
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 581475ns
# [mhartid 248] sync_count: 1
# [mhartid 178] sync_count: 1
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 582040ns
# [mhartid 246] sync_count: 1
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 582120ns
# [mhartid 173] sync_count: 1
# [mhartid 229] sync_count: 1
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 582360ns
# [mhartid 188] sync_count: 1
# [mhartid 160] sync_count: 1
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 582670ns
# [mhartid 212] sync_count: 1
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 582780ns
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 582850ns
# [mhartid 233] sync_count: 1
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 582980ns
# [mhartid 161] sync_count: 1
# [mhartid 158] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 583125ns
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 583290ns
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 583375ns
# [mhartid 159] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 583615ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 583645ns
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 583720ns
# [mhartid 218] sync_count: 1
# [mhartid 195] sync_count: 1
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 584210ns
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 584560ns
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 584675ns
# [mhartid 203] sync_count: 1
# [mhartid 204] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 585340ns
# [mhartid 194] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 585815ns
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 586230ns
# [mhartid 249] sync_count: 1
# [mhartid 245] sync_count: 1
# [mhartid 228] sync_count: 1
# [mhartid 234] sync_count: 1
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 587270ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 587290ns
# [mhartid 176] sync_count: 1
# [mhartid 189] sync_count: 1
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 587535ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 587665ns
# [mhartid 211] sync_count: 1
# [mhartid 177] sync_count: 1
# [mhartid 219] sync_count: 1
# [mhartid 174] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 588160ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 588180ns
# [mhartid 205] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 588415ns
# [mhartid 175] sync_count: 1
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 588440ns
# [mhartid 244] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 588640ns
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 588690ns
# [mhartid 220] sync_count: 1
# [mhartid 210] sync_count: 1
# [mhartid 221] sync_count: 1
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 589055ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 589095ns
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 589205ns
# [mhartid 192] sync_count: 1
# [mhartid 193] sync_count: 1
# [mhartid 250] sync_count: 1
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 589625ns
# [mhartid 227] sync_count: 1
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 589680ns
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 589780ns
# [mhartid 226] sync_count: 1
# [mhartid 208] sync_count: 1
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 590175ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 590210ns
# [mhartid 236] sync_count: 1
# [mhartid 235] sync_count: 1
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 590340ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 590395ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 590695ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 590845ns
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 590970ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 590975ns
# [mhartid 252] sync_count: 1
# [mhartid 242] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 592015ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 592435ns
# [mhartid 190] sync_count: 1
# [mhartid 191] sync_count: 1
# [mhartid 209] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 593825ns
# [mhartid 243] sync_count: 1
# [mhartid 237] sync_count: 1
# [mhartid 206] sync_count: 1
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 594255ns
# [mhartid 251] sync_count: 1
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 594365ns
# [mhartid 207] sync_count: 1
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 594675ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 594830ns
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 594835ns
# [mhartid 222] sync_count: 1
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 595120ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 595280ns
# [mhartid 223] sync_count: 1
# [mhartid 224] sync_count: 1
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 595630ns
# [mhartid 225] sync_count: 1
# [mhartid 238] sync_count: 1
# [mhartid 253] sync_count: 1
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 596080ns
# [mhartid 239] sync_count: 1
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 596355ns
# [mhartid 240] sync_count: 1
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 596430ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 596450ns
# [mhartid 241] sync_count: 1
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 596650ns
# [mhartid 254] sync_count: 1
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 596990ns
# [mhartid 255] sync_count: 1
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 597210ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 597320ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 597555ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 597965ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 598305ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 598585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 598695ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 598970ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 599065ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 599315ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 599415ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 599695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 599745ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 599970ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 600055ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 600260ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 600345ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 600600ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 600615ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 600865ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 600885ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 601080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 601135ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 601350ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 601425ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 601645ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 601735ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 602050ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 602070ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 602360ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 602420ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 602690ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 602790ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 603085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 603185ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 603445ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 603595ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 603930ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 603970ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 604250ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 604330ns
# [mhartid 7] sync_count: 1
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 604650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 604670ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 604885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 604980ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 605245ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 605270ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 605505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 605545ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 605790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 605795ns
# [mhartid 10] sync_count: 1
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 606005ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 606025ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 606220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 606275ns
# [mhartid 11] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 606545ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 606555ns
# [mhartid 12] sync_count: 1
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 606745ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 606835ns
# [mhartid 13] sync_count: 1
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 607055ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 607145ns
# [mhartid 0] NoC Synch test finished...
# [mhartid 14] sync_count: 1
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 607435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 607480ns
# [mhartid 1] NoC Synch test finished...
# [mhartid 15] sync_count: 1
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 607810ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 607840ns
# [mhartid 2] NoC Synch test finished...
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 608085ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 608210ns
# [mhartid 3] NoC Synch test finished...
# [mhartid 4] NoC Synch test finished...
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 608555ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 608605ns
# [mhartid 5] NoC Synch test finished...
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 608835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 608955ns
# [mhartid 16] sync_count: 1
# [mhartid 6] NoC Synch test finished...
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 609220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 609290ns
# [mhartid 17] sync_count: 1
# [mhartid 7] NoC Synch test finished...
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 609530ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 609600ns
# [mhartid 8] NoC Synch test finished...
# [mhartid 18] sync_count: 1
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 609800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 609890ns
# [mhartid 9] NoC Synch test finished...
# [mhartid 19] sync_count: 1
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 610125ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 610165ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 610380ns
# [mhartid 20] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 610415ns
# [mhartid 21] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 610645ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 610670ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 610865ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 610905ns
# [mhartid 22] sync_count: 1
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 611095ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 611095ns
# [mhartid 23] sync_count: 1
# [mhartid 10] NoC Synch test finished...
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 611335ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 611345ns
# [mhartid 24] sync_count: 1
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 611575ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 611615ns
# [mhartid 11] NoC Synch test finished...
# [mhartid 25] sync_count: 1
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 611905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 611905ns
# [mhartid 26] sync_count: 1
# [mhartid 12] NoC Synch test finished...
# [mhartid 27] sync_count: 1
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 612210ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 612220ns
# [mhartid 13] NoC Synch test finished...
# [mhartid 28] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 612540ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 612560ns
# [mhartid 14] NoC Synch test finished...
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 612855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 612910ns
# [mhartid 29] sync_count: 1
# [mhartid 15] NoC Synch test finished...
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 613190ns
# [mhartid 30] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 613280ns
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 613550ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 613620ns
# [mhartid 31] sync_count: 1
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 613900ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 613935ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 614135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 614225ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 614485ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 614500ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 614680ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 614750ns
# [mhartid 32] sync_count: 1
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 614920ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 614980ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 615155ns
# [mhartid 33] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 615190ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 615365ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 615380ns
# [mhartid 34] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 615590ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 615630ns
# [mhartid 35] sync_count: 1
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 615765ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 615820ns
# [mhartid 16] NoC Synch test finished...
# [mhartid 36] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 616070ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 616085ns
# [mhartid 17] NoC Synch test finished...
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 616270ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 616340ns
# [mhartid 37] sync_count: 1
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 616540ns
# [mhartid 18] NoC Synch test finished...
# [mhartid 38] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 616630ns
# [mhartid 19] NoC Synch test finished...
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 616850ns
# [mhartid 39] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 616940ns
# [mhartid 40] sync_count: 1
# [mhartid 20] NoC Synch test finished...
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 617175ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 617270ns
# [mhartid 41] sync_count: 1
# [mhartid 21] NoC Synch test finished...
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 617510ns
# [mhartid 42] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 617620ns
# [mhartid 22] NoC Synch test finished...
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 617835ns
# [mhartid 43] sync_count: 1
# [mhartid 23] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 617930ns
# [mhartid 24] NoC Synch test finished...
# [mhartid 44] sync_count: 1
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 618215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 618220ns
# [mhartid 25] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 618490ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 618495ns
# [mhartid 45] sync_count: 1
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 618670ns
# [mhartid 26] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 618740ns
# [mhartid 46] sync_count: 1
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 618910ns
# [mhartid 27] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 618970ns
# [mhartid 47] sync_count: 1
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 619175ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 619185ns
# [mhartid 28] NoC Synch test finished...
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 619355ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 619375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 619545ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 619605ns
# [mhartid 29] NoC Synch test finished...
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 619730ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 619735ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 619905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 619945ns
# [mhartid 30] NoC Synch test finished...
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 620135ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 620175ns
# [mhartid 48] sync_count: 1
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 620405ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 620435ns
# [mhartid 31] NoC Synch test finished...
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 620675ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 620715ns
# [mhartid 49] sync_count: 1
# [mhartid 50] sync_count: 1
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 620975ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 621005ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 621240ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 621315ns
# [mhartid 51] sync_count: 1
# [mhartid 52] sync_count: 1
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 621605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 621650ns
# [mhartid 53] sync_count: 1
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 621925ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 621950ns
# [mhartid 54] sync_count: 1
# [mhartid 55] sync_count: 1
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 622215ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 622230ns
# [mhartid 56] sync_count: 1
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 622460ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 622490ns
# [mhartid 57] sync_count: 1
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 622690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 622720ns
# [mhartid 58] sync_count: 1
# [mhartid 32] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 622930ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 622970ns
# [mhartid 59] sync_count: 1
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 623100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 623120ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 623290ns
# [mhartid 33] NoC Synch test finished...
# [mhartid 60] sync_count: 1
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 623345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 623445ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 623515ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 623615ns
# [mhartid 61] sync_count: 1
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 623645ns
# [mhartid 34] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 623805ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 623825ns
# [mhartid 35] NoC Synch test finished...
# [mhartid 62] sync_count: 1
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 623985ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 624015ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 624200ns
# [mhartid 36] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 624245ns
# [mhartid 63] sync_count: 1
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 624475ns
# [mhartid 37] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 624505ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 624725ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 624775ns
# [mhartid 38] NoC Synch test finished...
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 625000ns
# [mhartid 39] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 625065ns
# [mhartid 40] NoC Synch test finished...
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 625350ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 625385ns
# [mhartid 41] NoC Synch test finished...
# [mhartid 64] sync_count: 1
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 625590ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 625655ns
# [mhartid 42] NoC Synch test finished...
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 625865ns
# [mhartid 65] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 625905ns
# [mhartid 43] NoC Synch test finished...
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 626075ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 626135ns
# [mhartid 66] sync_count: 1
# [mhartid 44] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 626345ns
# [mhartid 67] sync_count: 1
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 626385ns
# [mhartid 68] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 626540ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 626565ns
# [mhartid 45] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 626715ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 626775ns
# [mhartid 69] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 626875ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 626895ns
# [mhartid 46] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 627005ns
# [mhartid 70] sync_count: 1
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 627030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 627155ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 627225ns
# [mhartid 71] sync_count: 1
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 627305ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 627325ns
# [mhartid 47] NoC Synch test finished...
# [mhartid 72] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 627515ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 627540ns
# [mhartid 73] sync_count: 1
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 627690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 627725ns
# [mhartid 74] sync_count: 1
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 627895ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 627955ns
# [mhartid 75] sync_count: 1
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 628155ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 628205ns
# [mhartid 76] sync_count: 1
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 628440ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 628480ns
# [mhartid 77] sync_count: 1
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 628755ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 628780ns
# [mhartid 78] sync_count: 1
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 628960ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 629030ns
# [mhartid 79] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 629265ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 629295ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 629435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 629475ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 629665ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 629685ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 629845ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 629855ns
# [mhartid 48] NoC Synch test finished...
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 629975ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 629995ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 630115ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 630125ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 630165ns
# [mhartid 49] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 630295ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 630370ns
# [mhartid 80] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 630445ns
# [mhartid 50] NoC Synch test finished...
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 630485ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 630615ns
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 630645ns
# [mhartid 81] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 630810ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 630860ns
# [mhartid 51] NoC Synch test finished...
# [mhartid 82] sync_count: 1
# [mhartid 52] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 631020ns
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 631060ns
# [mhartid 83] sync_count: 1
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 631205ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 631250ns
# [mhartid 53] NoC Synch test finished...
# [mhartid 84] sync_count: 1
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 631495ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 631500ns
# [mhartid 54] NoC Synch test finished...
# [mhartid 85] sync_count: 1
# [mhartid 55] NoC Synch test finished...
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 631750ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 631770ns
# [mhartid 86] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 631995ns
# [mhartid 87] sync_count: 1
# [mhartid 56] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 632040ns
# [mhartid 88] sync_count: 1
# [mhartid 57] NoC Synch test finished...
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 632290ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 632295ns
# [mhartid 89] sync_count: 1
# [mhartid 58] NoC Synch test finished...
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 632465ns
# [mhartid 90] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 632525ns
# [mhartid 59] NoC Synch test finished...
# [mhartid 91] sync_count: 1
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 632710ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 632735ns
# [mhartid 60] NoC Synch test finished...
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 632895ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 632925ns
# [mhartid 92] sync_count: 1
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 633080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 633095ns
# [mhartid 61] NoC Synch test finished...
# [mhartid 93] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 633245ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 633310ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 633380ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 633460ns
# [mhartid 94] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 633530ns
# [mhartid 62] NoC Synch test finished...
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 633540ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 633695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 633700ns
# [mhartid 95] sync_count: 1
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 633885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 633890ns
# [mhartid 63] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 634100ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 634110ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 634270ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 634330ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 634510ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 634580ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 634770ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 634850ns
# [mhartid 96] sync_count: 1
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 635060ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 635140ns
# [mhartid 97] sync_count: 1
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 635385ns
# [mhartid 98] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 635435ns
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 635665ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 635705ns
# [mhartid 99] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 635955ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 635970ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 636150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 636185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 636405ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 636420ns
# [mhartid 64] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 636595ns
# [mhartid 100] sync_count: 1
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 636645ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 636765ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 636800ns
# [mhartid 65] NoC Synch test finished...
# [mhartid 101] sync_count: 1
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 636905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 636915ns
# [mhartid 102] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 637085ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 637095ns
# [mhartid 66] NoC Synch test finished...
# [mhartid 103] sync_count: 1
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 637250ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 637275ns
# [mhartid 67] NoC Synch test finished...
# [mhartid 104] sync_count: 1
# [mhartid 105] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 637490ns
# [mhartid 68] NoC Synch test finished...
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 637530ns
# [mhartid 106] sync_count: 1
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 637700ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 637720ns
# [mhartid 107] sync_count: 1
# [mhartid 69] NoC Synch test finished...
# [mhartid 108] sync_count: 1
# [mhartid 70] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 637975ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 637995ns
# [mhartid 71] NoC Synch test finished...
# [mhartid 109] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 638250ns
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 638260ns
# [mhartid 72] NoC Synch test finished...
# [mhartid 73] NoC Synch test finished...
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 638525ns
# [mhartid 110] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 638550ns
# [mhartid 74] NoC Synch test finished...
# [mhartid 111] sync_count: 1
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 638820ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 638860ns
# [mhartid 75] NoC Synch test finished...
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 639115ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 639175ns
# [mhartid 76] NoC Synch test finished...
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 639440ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 639465ns
# [mhartid 77] NoC Synch test finished...
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 639670ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 639735ns
# [mhartid 78] NoC Synch test finished...
# [mhartid 112] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 639995ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 640015ns
# [mhartid 79] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 640235ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 640240ns
# [mhartid 113] sync_count: 1
# [mhartid 114] sync_count: 1
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 640395ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 640445ns
# [mhartid 115] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 640645ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 640670ns
# [mhartid 116] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 640815ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 640870ns
# [mhartid 117] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 641010ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 641035ns
# [mhartid 118] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 641220ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 641260ns
# [mhartid 120] sync_count: 1
# [mhartid 121] sync_count: 1
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 641415ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 641450ns
# [mhartid 122] sync_count: 1
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 641630ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 641700ns
# [mhartid 123] sync_count: 1
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 641890ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 641970ns
# [mhartid 124] sync_count: 1
# [mhartid 125] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 642270ns
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 642270ns
# [mhartid 126] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 642580ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 642590ns
# [mhartid 127] sync_count: 1
# [mhartid 80] NoC Synch test finished...
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 642840ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 642920ns
# [mhartid 81] NoC Synch test finished...
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 643140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 643250ns
# [mhartid 82] NoC Synch test finished...
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 643500ns
# [mhartid 83] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 643560ns
# [mhartid 84] NoC Synch test finished...
# [mhartid 128] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 643855ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 643855ns
# [mhartid 85] NoC Synch test finished...
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 644085ns
# [mhartid 129] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 644125ns
# [mhartid 86] NoC Synch test finished...
# [mhartid 130] sync_count: 1
# [mhartid 87] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 644375ns
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 644390ns
# [mhartid 88] NoC Synch test finished...
# [mhartid 131] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 644605ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 644605ns
# [mhartid 132] sync_count: 1
# [mhartid 89] NoC Synch test finished...
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 644780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 644815ns
# [mhartid 90] NoC Synch test finished...
# [mhartid 133] sync_count: 1
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 644990ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645005ns
# [mhartid 91] NoC Synch test finished...
# [mhartid 134] sync_count: 1
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 645185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645215ns
# [mhartid 135] sync_count: 1
# [mhartid 92] NoC Synch test finished...
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 645405ns
# [mhartid 136] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645445ns
# [mhartid 93] NoC Synch test finished...
# [mhartid 137] sync_count: 1
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 645675ns
# [mhartid 138] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645705ns
# [mhartid 94] NoC Synch test finished...
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 645920ns
# [mhartid 139] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 645975ns
# [mhartid 140] sync_count: 1
# [mhartid 95] NoC Synch test finished...
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 646190ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 646265ns
# [mhartid 141] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 646500ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 646575ns
# [mhartid 142] sync_count: 1
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 646805ns
# [mhartid 143] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 646905ns
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 647145ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 647255ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 647570ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 647605ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 647825ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 647935ns
# [mhartid 144] sync_count: 1
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 648210ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 648245ns
# [mhartid 145] sync_count: 1
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 648505ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 648535ns
# [mhartid 146] sync_count: 1
# [mhartid 96] NoC Synch test finished...
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 648790ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 648805ns
# [mhartid 147] sync_count: 1
# [mhartid 97] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649065ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 649085ns
# [mhartid 98] NoC Synch test finished...
# [mhartid 148] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649300ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 649330ns
# [mhartid 149] sync_count: 1
# [mhartid 99] NoC Synch test finished...
# [mhartid 150] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649510ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 649550ns
# [mhartid 151] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649745ns
# [mhartid 152] sync_count: 1
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 649775ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 649945ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 649995ns
# [mhartid 154] sync_count: 1
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 650245ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 650265ns
# [mhartid 155] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 650485ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 650555ns
# [mhartid 156] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 650865ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 650875ns
# [mhartid 157] sync_count: 1
# [mhartid 100] NoC Synch test finished...
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 651165ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 651210ns
# [mhartid 158] sync_count: 1
# [mhartid 101] NoC Synch test finished...
# [mhartid 102] NoC Synch test finished...
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 651465ns
# [mhartid 159] sync_count: 1
# [mhartid 103] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 651560ns
# [mhartid 104] NoC Synch test finished...
# [mhartid 105] NoC Synch test finished...
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 651810ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 651930ns
# [mhartid 106] NoC Synch test finished...
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 652215ns
# [mhartid 107] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 652305ns
# [mhartid 108] NoC Synch test finished...
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 652535ns
# [mhartid 109] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 652655ns
# [mhartid 160] sync_count: 1
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 652880ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 652985ns
# [mhartid 161] sync_count: 1
# [mhartid 110] NoC Synch test finished...
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 653245ns
# [mhartid 162] sync_count: 1
# [mhartid 111] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 653305ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 653575ns
# [mhartid 163] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 653600ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 653830ns
# [mhartid 164] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 653870ns
# [mhartid 165] sync_count: 1
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 654110ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 654120ns
# [mhartid 166] sync_count: 1
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 654330ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 654350ns
# [mhartid 167] sync_count: 1
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 654590ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 654600ns
# [mhartid 168] sync_count: 1
# [mhartid 169] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 654870ns
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 654875ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 655100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 655160ns
# [mhartid 171] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 655390ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 655470ns
# [mhartid 172] sync_count: 1
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 655690ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 655800ns
# [mhartid 112] NoC Synch test finished...
# [mhartid 173] sync_count: 1
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 656080ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 656160ns
# [mhartid 174] sync_count: 1
# [mhartid 113] NoC Synch test finished...
# [mhartid 114] NoC Synch test finished...
# [mhartid 175] sync_count: 1
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 656450ns
# [mhartid 115] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 656540ns
# [mhartid 116] NoC Synch test finished...
# [mhartid 117] NoC Synch test finished...
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 656810ns
# [mhartid 118] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 656930ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 657200ns
# [mhartid 120] NoC Synch test finished...
# [mhartid 121] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 657320ns
# [mhartid 122] NoC Synch test finished...
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 657580ns
# [mhartid 176] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 657690ns
# [mhartid 123] NoC Synch test finished...
# [mhartid 124] NoC Synch test finished...
# [mhartid 177] sync_count: 1
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 657985ns
# [mhartid 125] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 658040ns
# [mhartid 178] sync_count: 1
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 658325ns
# [mhartid 126] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 658370ns
# [mhartid 179] sync_count: 1
# [mhartid 127] NoC Synch test finished...
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 658645ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 658680ns
# [mhartid 180] sync_count: 1
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 658900ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 658970ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 659165ns
# [mhartid 182] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 659240ns
# [mhartid 183] sync_count: 1
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 659440ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 659490ns
# [mhartid 184] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 659765ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 659775ns
# [mhartid 185] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 659975ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 660055ns
# [mhartid 186] sync_count: 1
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 660305ns
# [mhartid 187] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 660365ns
# [mhartid 188] sync_count: 1
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 660670ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 660695ns
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 660940ns
# [mhartid 189] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 661045ns
# [mhartid 128] NoC Synch test finished...
# [mhartid 190] sync_count: 1
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 661300ns
# [mhartid 129] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 661415ns
# [mhartid 130] NoC Synch test finished...
# [mhartid 191] sync_count: 1
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 661695ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 661805ns
# [mhartid 131] NoC Synch test finished...
# [mhartid 132] NoC Synch test finished...
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 662140ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 662225ns
# [mhartid 133] NoC Synch test finished...
# [mhartid 134] NoC Synch test finished...
# [mhartid 135] NoC Synch test finished...
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 662580ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 662640ns
# [mhartid 136] NoC Synch test finished...
# [mhartid 137] NoC Synch test finished...
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 662890ns
# [mhartid 192] sync_count: 1
# [mhartid 138] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 663030ns
# [mhartid 193] sync_count: 1
# [mhartid 139] NoC Synch test finished...
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 663270ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 663400ns
# [mhartid 140] NoC Synch test finished...
# [mhartid 194] sync_count: 1
# [mhartid 141] NoC Synch test finished...
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 663725ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 663755ns
# [mhartid 195] sync_count: 1
# [mhartid 142] NoC Synch test finished...
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 664065ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664085ns
# [mhartid 143] NoC Synch test finished...
# [mhartid 196] sync_count: 1
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 664345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664405ns
# [mhartid 197] sync_count: 1
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 664640ns
# [mhartid 198] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664695ns
# [mhartid 199] sync_count: 1
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 664960ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 664975ns
# [mhartid 200] sync_count: 1
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 665210ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 665265ns
# [mhartid 201] sync_count: 1
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 665520ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 665580ns
# [mhartid 202] sync_count: 1
# [mhartid 203] sync_count: 1
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 665865ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 665910ns
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 666150ns
# [mhartid 204] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 666260ns
# [mhartid 205] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 666585ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 666630ns
# [mhartid 144] NoC Synch test finished...
# [mhartid 206] sync_count: 1
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 666950ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 667025ns
# [mhartid 207] sync_count: 1
# [mhartid 145] NoC Synch test finished...
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 667325ns
# [mhartid 146] NoC Synch test finished...
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 667435ns
# [mhartid 147] NoC Synch test finished...
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 667755ns
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 667860ns
# [mhartid 148] NoC Synch test finished...
# [mhartid 149] NoC Synch test finished...
# [mhartid 151] NoC Synch test finished...
# [mhartid 150] NoC Synch test finished...
# [mhartid 208] sync_count: 1
# [mhartid 152] NoC Synch test finished...
# [mhartid 153] NoC Synch test finished...
# [mhartid 209] sync_count: 1
# [mhartid 154] NoC Synch test finished...
# [mhartid 155] NoC Synch test finished...
# [mhartid 210] sync_count: 1
# [mhartid 156] NoC Synch test finished...
# [mhartid 211] sync_count: 1
# [mhartid 157] NoC Synch test finished...
# [mhartid 212] sync_count: 1
# [mhartid 158] NoC Synch test finished...
# [mhartid 213] sync_count: 1
# [mhartid 159] NoC Synch test finished...
# [mhartid 214] sync_count: 1
# [mhartid 215] sync_count: 1
# [mhartid 216] sync_count: 1
# [mhartid 217] sync_count: 1
# [mhartid 218] sync_count: 1
# [mhartid 219] sync_count: 1
# [mhartid 220] sync_count: 1
# [mhartid 221] sync_count: 1
# [mhartid 222] sync_count: 1
# [mhartid 160] NoC Synch test finished...
# [mhartid 223] sync_count: 1
# [mhartid 161] NoC Synch test finished...
# [mhartid 162] NoC Synch test finished...
# [mhartid 163] NoC Synch test finished...
# [mhartid 164] NoC Synch test finished...
# [mhartid 165] NoC Synch test finished...
# [mhartid 224] sync_count: 1
# [mhartid 166] NoC Synch test finished...
# [mhartid 167] NoC Synch test finished...
# [mhartid 225] sync_count: 1
# [mhartid 168] NoC Synch test finished...
# [mhartid 169] NoC Synch test finished...
# [mhartid 226] sync_count: 1
# [mhartid 170] NoC Synch test finished...
# [mhartid 171] NoC Synch test finished...
# [mhartid 227] sync_count: 1
# [mhartid 172] NoC Synch test finished...
# [mhartid 228] sync_count: 1
# [mhartid 173] NoC Synch test finished...
# [mhartid 229] sync_count: 1
# [mhartid 230] sync_count: 1
# [mhartid 174] NoC Synch test finished...
# [mhartid 175] NoC Synch test finished...
# [mhartid 231] sync_count: 1
# [mhartid 232] sync_count: 1
# [mhartid 233] sync_count: 1
# [mhartid 234] sync_count: 1
# [mhartid 235] sync_count: 1
# [mhartid 236] sync_count: 1
# [mhartid 237] sync_count: 1
# [mhartid 238] sync_count: 1
# [mhartid 176] NoC Synch test finished...
# [mhartid 239] sync_count: 1
# [mhartid 177] NoC Synch test finished...
# [mhartid 178] NoC Synch test finished...
# [mhartid 179] NoC Synch test finished...
# [mhartid 119] sync_count: 256
# [mhartid 180] NoC Synch test finished...
# [mhartid 181] NoC Synch test finished...
# [mhartid 240] sync_count: 1
# [mhartid 182] NoC Synch test finished...
# [mhartid 241] sync_count: 1
# [mhartid 183] NoC Synch test finished...
# [mhartid 184] NoC Synch test finished...
# [mhartid 242] sync_count: 1
# [mhartid 185] NoC Synch test finished...
# [mhartid 186] NoC Synch test finished...
# [mhartid 243] sync_count: 1
# [mhartid 187] NoC Synch test finished...
# [mhartid 244] sync_count: 1
# [mhartid 188] NoC Synch test finished...
# [mhartid 245] sync_count: 1
# [mhartid 189] NoC Synch test finished...
# [mhartid 246] sync_count: 1
# [mhartid 190] NoC Synch test finished...
# [mhartid 247] sync_count: 1
# [mhartid 191] NoC Synch test finished...
# [mhartid 248] sync_count: 1
# [mhartid 249] sync_count: 1
# [mhartid 250] sync_count: 1
# [mhartid 251] sync_count: 1
# [mhartid 252] sync_count: 1
# [mhartid 253] sync_count: 1
# [mhartid 254] sync_count: 1
# [mhartid 255] sync_count: 1
# [mhartid 192] NoC Synch test finished...
# [mhartid 193] NoC Synch test finished...
# [mhartid 194] NoC Synch test finished...
# [mhartid 195] NoC Synch test finished...
# [mhartid 196] NoC Synch test finished...
# [mhartid 197] NoC Synch test finished...
# [mhartid 198] NoC Synch test finished...
# [mhartid 199] NoC Synch test finished...
# [mhartid 200] NoC Synch test finished...
# [mhartid 201] NoC Synch test finished...
# [mhartid 202] NoC Synch test finished...
# [mhartid 203] NoC Synch test finished...
# [mhartid 204] NoC Synch test finished...
# [mhartid 205] NoC Synch test finished...
# [mhartid 206] NoC Synch test finished...
# [mhartid 207] NoC Synch test finished...
# [mhartid 208] NoC Synch test finished...
# [mhartid 209] NoC Synch test finished...
# [mhartid 210] NoC Synch test finished...
# [mhartid 211] NoC Synch test finished...
# [mhartid 212] NoC Synch test finished...
# [mhartid 213] NoC Synch test finished...
# [mhartid 214] NoC Synch test finished...
# [mhartid 215] NoC Synch test finished...
# [mhartid 216] NoC Synch test finished...
# [mhartid 217] NoC Synch test finished...
# [mhartid 218] NoC Synch test finished...
# [mhartid 219] NoC Synch test finished...
# [mhartid 220] NoC Synch test finished...
# [mhartid 119] NoC Synch test finished...
# [mhartid 221] NoC Synch test finished...
# [mhartid 222] NoC Synch test finished...
# [mhartid 223] NoC Synch test finished...
# [mhartid 224] NoC Synch test finished...
# [mhartid 225] NoC Synch test finished...
# [mhartid 226] NoC Synch test finished...
# [mhartid 227] NoC Synch test finished...
# [mhartid 228] NoC Synch test finished...
# [mhartid 229] NoC Synch test finished...
# [mhartid 230] NoC Synch test finished...
# [mhartid 231] NoC Synch test finished...
# [mhartid 232] NoC Synch test finished...
# [mhartid 233] NoC Synch test finished...
# [mhartid 234] NoC Synch test finished...
# [mhartid 235] NoC Synch test finished...
# [mhartid 236] NoC Synch test finished...
# [mhartid 237] NoC Synch test finished...
# [mhartid 238] NoC Synch test finished...
# [mhartid 239] NoC Synch test finished...
# [mhartid 240] NoC Synch test finished...
# [mhartid 241] NoC Synch test finished...
# [mhartid 242] NoC Synch test finished...
# [mhartid 243] NoC Synch test finished...
# [mhartid 244] NoC Synch test finished...
# [mhartid 245] NoC Synch test finished...
# [mhartid 246] NoC Synch test finished...
# [mhartid 247] NoC Synch test finished...
# [mhartid 248] NoC Synch test finished...
# [mhartid 249] NoC Synch test finished...
# [mhartid 250] NoC Synch test finished...
# [mhartid 251] NoC Synch test finished...
# [mhartid 252] NoC Synch test finished...
# SIMULATION FINISHED WITH EXIT CODE: 7cdede7d7ddede7e7edede7f7fdede8080dede8181dede8282dede8383dede8484dede8585dede8686dede8787dede8888dede8989dede8a8adede8b8bdede8c8cdede8d8ddede8e8edede8f8fdede9090dede9191dede9292dede9393dede9494dede9595dede9696dede9797dede9898dede9999dede9a9adede9b9bdede9c9cdede9d9ddede9e9edede9f9fdedea0a0dedea1a1dedea2a2dedea3a3dedea4a4dedea5a5dedea6a6dedea7a7dedea8a8dedea9a9dedeaaaadedeababdedeacacdedeadaddedeaeaededeafafdedeb0b0dedeb1b1dedeb2b2dedeb3b3dedeb4b4dedeb5b5dedeb6b6dedeb7b7dedeb8b8dedeb9b9dedebabadedebbbbdedebcbcdedebdbddedebebededebfbfdedec0c0dedec1c1dedec2c2dedec3c3dedec4c4dedec5c5dedec6c6dedec7c7dedec8c8dedec9c9dedecacadedecbcbdedeccccdedecdcddedececededecfcfdeded0d0deded1d1deded2d2deded3d3deded4d4deded5d5deded6d6deded7d7deded8d8deded9d9dededadadededbdbdededcdcdededddddededededededfdfdedee0e0dedee1e1dedee2e2dedee3e3dedee4e4dedee5e5dedee6e6dedee7e7dedee8e8dedee9e9dedeeaeadedeebebdedeececdedeededdedeeeeededeefefdedef0f0dedef1f1dedef2f2dedef3f3dedef4f4dedef5f5dedef6f6dedef7f7dedef8f8dedef9f9dedefafadedefbfbdedefc
# 
# ** Note: $finish    : /scratch/visachi/redmule_perf/redmule-mesh/target/src/mesh/redmule_mesh_tb.sv(51)
#    Time: 712030 ns  Iteration: 0  Instance: /redmule_mesh_tb
# End time: 13:46:54 on Jan 16,2025, Elapsed time: 1:44:09
# Errors: 0, Warnings: 256
