--------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4

ID.nop: False
ID.Instr: 00000000010000000000000100000011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 4
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 4
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000101
--------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8

ID.nop: False
ID.Instr: 00000000100000000000000110000011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 8
EX.Rs: 0
EX.Rt: 8
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000001000
MEM.Store_data: 8
MEM.Rs: 0
MEM.Rt: 8
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 8
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000001010
--------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12

ID.nop: False
ID.Instr: 00000000000100100000001000010011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 1
EX.Rs: 4
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 1
MEM.Rs: 4
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16

ID.nop: False
ID.Instr: 00000000010100100000001010110011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000001
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 0
EX.Rs: 4
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 5
MEM.Rs: 4
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 24

ID.nop: False
ID.Instr: 00000000010100011001010001100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000001010
EX.Read_data2: 00000000000000000000000000000001
EX.Imm: 8
EX.Rs: 3
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 5
MEM.Rs: 3
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 3
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 8

ID.nop: False
ID.Instr: 11111110010000010001100011100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000001
EX.Imm: -16
EX.Rs: 2
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 4
MEM.Rs: 2
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 12

ID.nop: False
ID.Instr: 00000000000100100000001000010011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000001
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 1
EX.Rs: 4
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 1
MEM.Rs: 4
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000010
--------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 16

ID.nop: False
ID.Instr: 00000000010100100000001010110011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000001
EX.Imm: 0
EX.Rs: 4
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000011
MEM.Store_data: 5
MEM.Rs: 4
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000011
--------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 24

ID.nop: False
ID.Instr: 00000000010100011001010001100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000001010
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 8
EX.Rs: 3
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 5
MEM.Rs: 3
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 3
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 8

ID.nop: False
ID.Instr: 11111110010000010001100011100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000010
EX.Imm: -16
EX.Rs: 2
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 4
MEM.Rs: 2
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 12

ID.nop: False
ID.Instr: 00000000000100100000001000010011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 1
EX.Rs: 4
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000011
MEM.Store_data: 1
MEM.Rs: 4
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000011
--------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 16

ID.nop: False
ID.Instr: 00000000010100100000001010110011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 0
EX.Rs: 4
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000110
MEM.Store_data: 5
MEM.Rs: 4
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000110
--------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 24

ID.nop: False
ID.Instr: 00000000010100011001010001100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000001010
EX.Read_data2: 00000000000000000000000000000110
EX.Imm: 8
EX.Rs: 3
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 5
MEM.Rs: 3
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 3
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 8

ID.nop: False
ID.Instr: 11111110010000010001100011100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: -16
EX.Rs: 2
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 4
MEM.Rs: 2
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 12

ID.nop: False
ID.Instr: 00000000000100100000001000010011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 1
EX.Rs: 4
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 1
MEM.Rs: 4
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000100
--------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 16

ID.nop: False
ID.Instr: 00000000010100100000001010110011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000100
EX.Read_data2: 00000000000000000000000000000110
EX.Imm: 0
EX.Rs: 4
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000001010
MEM.Store_data: 5
MEM.Rs: 4
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000001010
--------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 20

ID.nop: False
ID.Instr: 00000000010100011001010001100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000001010
EX.Read_data2: 00000000000000000000000000001010
EX.Imm: 8
EX.Rs: 3
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 5
MEM.Rs: 3
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 3
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000000
--------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 32

ID.nop: False
ID.Instr: 00000000110000000000010101101111

EX.nop: False
EX.Read_data1: 00000000000000000000000000010100
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 12
EX.Rs: 0
EX.Rt: 12
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000011000
MEM.Store_data: 12
MEM.Rs: 0
MEM.Rt: 12
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 12
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000011000
--------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 36

ID.nop: False
ID.Instr: 00000000010000000010100000100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 16
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000010000
MEM.Store_data: 4
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000010000
--------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 40

ID.nop: False
ID.Instr: 00000000101000000010101000100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000011000
EX.Imm: 20
EX.Rs: 0
EX.Rt: 10
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000010100
MEM.Store_data: 10
MEM.Rs: 0
MEM.Rt: 10
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 10
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000010100
--------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 24

ID.nop: False
ID.Instr: 11111110000000000000100011100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: -16
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 8

ID.nop: False
ID.Instr: 11111110010000010001100011100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: -16
EX.Rs: 2
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 4
MEM.Rs: 2
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 12

ID.nop: False
ID.Instr: 00000000000100100000001000010011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 1
EX.Rs: 4
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000101
MEM.Store_data: 1
MEM.Rs: 4
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000101
--------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16

ID.nop: False
ID.Instr: 00000000010100100000001010110011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000001010
EX.Imm: 0
EX.Rs: 4
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000001111
MEM.Store_data: 5
MEM.Rs: 4
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 4
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000001111
--------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 24

ID.nop: False
ID.Instr: 00000000010100011001010001100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000001010
EX.Read_data2: 00000000000000000000000000001111
EX.Imm: 8
EX.Rs: 3
EX.Rt: 5
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 5
MEM.Rs: 3
MEM.Rt: 5
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 3
WB.Rt: 5
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 28

ID.nop: False
ID.Instr: 11111110010000010001100011100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: -16
EX.Rs: 2
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 4
MEM.Rs: 2
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000000
--------------------------------------------------
State after executing cycle: 26
IF.nop: True
IF.PC: 28

ID.nop: True
ID.Instr: 11111111111111111111111111111111

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: True
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 31
MEM.Rs: 31
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: True
WB.Wrt_data: 0
WB.Rs: 31
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000000
