<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>sch4.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>sch4.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="11- 7-2023" design="sch4" device="XC9572XL" eqnType="1" pkg="PC44" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time="  9:24AM" version="1.0"/><inputs id="A1_SPECSIG" userloc="P40"/><inputs id="B1_SPECSIG" userloc="P38"/><inputs id="A0_SPECSIG" userloc="P42"/><inputs id="B0_SPECSIG" userloc="P43"/><pin id="FB1_MC2_PIN1" pinnum="1"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC8_PIN4" pinnum="4"/><pin id="FB1_MC9_PIN5" pinnum="5"/><pin id="FB1_MC11_PIN6" pinnum="6"/><pin id="FB1_MC14_PIN7" pinnum="7"/><pin id="FB1_MC15_PIN8" pinnum="8"/><pin id="FB1_MC17_PIN9" pinnum="9"/><pin id="FB2_MC2_PIN35" pinnum="35" signal="greater" use="O"/><pin id="FB2_MC5_PIN36" pinnum="36"/><pin id="FB2_MC6_PIN37" pinnum="37"/><pin id="FB2_MC8_PIN38" pinnum="38" signal="B1_SPECSIG" use="I"/><pin id="FB2_MC9_PIN39" pinnum="39"/><pin id="FB2_MC11_PIN40" pinnum="40" signal="A1_SPECSIG" use="I"/><pin id="FB2_MC14_PIN42" pinnum="42" signal="A0_SPECSIG" use="I"/><pin id="FB2_MC15_PIN43" pinnum="43" signal="B0_SPECSIG" use="I"/><pin id="FB2_MC17_PIN44" pinnum="44"/><pin id="FB3_MC2_PIN11" pinnum="11"/><pin id="FB3_MC5_PIN12" pinnum="12"/><pin id="FB3_MC8_PIN13" pinnum="13"/><pin id="FB3_MC9_PIN14" pinnum="14"/><pin id="FB3_MC11_PIN18" pinnum="18"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN20" pinnum="20"/><pin id="FB3_MC16_PIN24" pinnum="24"/><pin id="FB3_MC17_PIN22" pinnum="22"/><pin id="FB4_MC2_PIN25" pinnum="25"/><pin id="FB4_MC5_PIN26" pinnum="26"/><pin id="FB4_MC8_PIN27" pinnum="27"/><pin id="FB4_MC11_PIN28" pinnum="28"/><pin id="FB4_MC14_PIN29" pinnum="29" signal="lower" use="O"/><pin id="FB4_MC15_PIN33" pinnum="33" signal="equal" use="O"/><pin id="FB4_MC17_PIN34" pinnum="34"/><fblock id="FB1" inputUse="0" pinUse="0"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1"/><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN4"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN6"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN8"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN9"/><macrocell id="FB1_MC18"/></fblock><fblock id="FB2" inputUse="4" pinUse="5"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN35" sigUse="4" signal="greater"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3"/></macrocell><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN36"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN37"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN38"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN39"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN40"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN42"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN43"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN44"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="A0_SPECSIG"/><fbinput id="FB2_I2" signal="A1_SPECSIG"/><fbinput id="FB2_I3" signal="B0_SPECSIG"/><fbinput id="FB2_I4" signal="B1_SPECSIG"/><pterm id="FB2_2_1"><signal id="B1_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/></pterm><pterm id="FB2_2_2"><signal id="B1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB2_2_3"><signal id="B0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><equation id="greater" userloc="P35"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/><eq_pterm ptindx="FB2_2_3"/></d2></equation></fblock><fblock id="FB3" inputUse="0" pinUse="0"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN11"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN12"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN13"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN14"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN18"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN20"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN24"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN22"/><macrocell id="FB3_MC18"/></fblock><fblock id="FB4" inputUse="4" pinUse="2"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN25"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN26"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN27"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN28"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN29" sigUse="4" signal="lower"><pterms pt1="FB4_14_1" pt2="FB4_14_2" pt3="FB4_14_3"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN33" sigUse="4" signal="equal"><pterms pt1="FB4_15_1" pt2="FB4_15_2" pt3="FB4_15_3" pt4="FB4_15_4"/></macrocell><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN34"/><macrocell id="FB4_MC18"/><fbinput id="FB4_I1" signal="A0_SPECSIG"/><fbinput id="FB4_I2" signal="A1_SPECSIG"/><fbinput id="FB4_I3" signal="B0_SPECSIG"/><fbinput id="FB4_I4" signal="B1_SPECSIG"/><pterm id="FB4_14_1"><signal id="B1_SPECSIG"/><signal id="A1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_14_2"><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB4_14_3"><signal id="B0_SPECSIG"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_1"><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB4_15_2"><signal id="B1_SPECSIG"/><signal id="B0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG"/><signal id="A0_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_3"><signal id="B1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG"/></pterm><pterm id="FB4_15_4"><signal id="B1_SPECSIG" negated="ON"/><signal id="B0_SPECSIG" negated="ON"/><signal id="A1_SPECSIG" negated="ON"/><signal id="A0_SPECSIG" negated="ON"/></pterm><equation id="lower" userloc="P29"><d2><eq_pterm ptindx="FB4_14_1"/><eq_pterm ptindx="FB4_14_2"/><eq_pterm ptindx="FB4_14_3"/></d2></equation><equation id="equal" userloc="P33"><d2><eq_pterm ptindx="FB4_15_1"/><eq_pterm ptindx="FB4_15_2"/><eq_pterm ptindx="FB4_15_3"/><eq_pterm ptindx="FB4_15_4"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'sch4.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-PC44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="A1_SPECSIG" value="A&lt;1&gt;"/><specSig signal="B1_SPECSIG" value="B&lt;1&gt;"/><specSig signal="A0_SPECSIG" value="A&lt;0&gt;"/><specSig signal="B0_SPECSIG" value="B&lt;0&gt;"/></document>
