module teste (A, B, C, D, clk, sec_out, milsec_out)

input A;
input B;
input C;
input D;
input clk;

output[9:0] sec_out;
output[3:0] milsec_out;

wire A;
wire B;
wire C;
wire D;
wire clk;

reg[9:0] sec_out;
reg[3:0] milsec_out;
reg[1:0] curr_state;
parameter A = 0, B = 1, C = 2, D = 3;

always @ (posedge clk) begin : COUNTER

	case (curr_state)
	A: begin
		sec_out = 0'b0000000000;
		milsec_out = 0'b0000;
	end
	milsec_out <= #1ms 
	B: begin
		
	end
	
	

end

endmodule;