commit_index,author_name,author_email,date,commit_hash,commit_link,commit_message,files_changed,are_we_interested,has_test_file,unittest_in_code,unittest_in_added_diffs,unittest_in_removed_diffs,pytest_in_code,pytest_in_added_diffs,pytest_in_removed_diffs,Mig: assert,Mig: fixture,Mig: import,Mig: skip,Mig: failure,Mig: testcase,Mig: add Param,tags,u_added_count_testcase_subclass,u_added_count_self_assert,u_added_count_setup,u_added_count_setupClass,u_added_count_teardown,u_added_count_teardownClass,u_added_count_unittest_skip,u_added_count_unittest_self_skip,u_added_count_unittest_expected_failure,u_added_count_unittest_mock_pattern,u_added_count_import_unittest,u_removed_count_testcase_subclass,u_removed_count_self_assert,u_removed_count_setup,u_removed_count_setupClass,u_removed_count_teardown,u_removed_count_teardownClass,u_removed_count_unittest_skip,u_removed_count_unittest_self_skip,u_removed_count_unittest_expected_failure,u_removed_count_unittest_mock_pattern,u_removed_count_import_unittest,p_added_count_native_assert,p_added_count_pytest_raises,p_added_count_simple_skip,p_added_count_mark_skip,p_added_count_pytest_expected_failure,p_added_count_fixture,p_added_count_usefixtures,p_added_count_parametrize,p_added_count_generic_mark,p_added_count_generic_pytest,p_added_count_monkeypatch,p_added_count_pytest_mock,p_added_count_import_pytest,p_removed_count_native_assert,p_removed_count_pytest_raises,p_removed_count_simple_skip,p_removed_count_mark_skip,p_removed_count_pytest_expected_failure,p_removed_count_fixture,p_removed_count_usefixtures,p_removed_count_parametrize,p_removed_count_generic_mark,p_removed_count_generic_pytest,p_removed_count_monkeypatch,p_removed_count_pytest_mock,p_removed_count_import_pytest,u_added_matches_testcase_subclass,u_added_matches_self_assert,u_added_matches_setup,u_added_matches_setupClass,u_added_matches_teardown,u_added_matches_teardownClass,u_added_matches_unittest_skip,u_added_matches_unittest_self_skip,u_added_matches_unittest_expected_failure,u_added_matches_unittest_mock_pattern,u_added_matches_import_unittest,u_removed_matches_testcase_subclass,u_removed_matches_self_assert,u_removed_matches_setup,u_removed_matches_setupClass,u_removed_matches_teardown,u_removed_matches_teardownClass,u_removed_matches_unittest_skip,u_removed_matches_unittest_self_skip,u_removed_matches_unittest_expected_failure,u_removed_matches_unittest_mock_pattern,u_removed_matches_import_unittest,p_added_matches_native_assert,p_added_matches_pytest_raises,p_added_matches_simple_skip,p_added_matches_mark_skip,p_added_matches_pytest_expected_failure,p_added_matches_fixture,p_added_matches_usefixtures,p_added_matches_parametrize,p_added_matches_generic_mark,p_added_matches_generic_pytest,p_added_matches_monkeypatch,p_added_matches_pytest_mock,p_added_matches_import_pytest,p_removed_matches_native_assert,p_removed_matches_pytest_raises,p_removed_matches_simple_skip,p_removed_matches_mark_skip,p_removed_matches_pytest_expected_failure,p_removed_matches_fixture,p_removed_matches_usefixtures,p_removed_matches_parametrize,p_removed_matches_generic_mark,p_removed_matches_generic_pytest,p_removed_matches_monkeypatch,p_removed_matches_pytest_mock,p_removed_matches_import_pytest
0,Till Bungert,tillbungert@gmail.com,2018-09-07 12:42:52+02:00,f3d6d8d427b22a3f31a1b2b9513446015f0c5562,https://github.com/VLL-HD/FrEIA/commit/f3d6d8d427b22a3f31a1b2b9513446015f0c5562,Initial commit,27,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
1,Till Bungert,tillbungert@gmail.com,2018-09-07 13:08:45+02:00,f10f1f3cd494285b0c54ebf8d09437e98b488b75,https://github.com/VLL-HD/FrEIA/commit/f10f1f3cd494285b0c54ebf8d09437e98b488b75,Fix links,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
2,Till Bungert,tillbungert@gmail.com,2018-09-07 13:57:56+02:00,3a4143be9f1dc546d2ffd060679272acffbe7b43,https://github.com/VLL-HD/FrEIA/commit/3a4143be9f1dc546d2ffd060679272acffbe7b43,Fix jacobian computation,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
3,Till Bungert,tillbungert@gmail.com,2018-09-24 17:46:40+02:00,379639ad1716b4a046873005f3f8c492f5b0bef3,https://github.com/VLL-HD/FrEIA/commit/379639ad1716b4a046873005f3f8c492f5b0bef3,Add batch norm option to fully connected layer,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
4,Till Bungert,tillbungert@gmail.com,2018-09-26 17:04:08+02:00,a79a2ac9d17b6885e6c4e5fbc6018dd0da5e425d,https://github.com/VLL-HD/FrEIA/commit/a79a2ac9d17b6885e6c4e5fbc6018dd0da5e425d,"Fix typo in fc layer

Fixes #1",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
5,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-04 17:42:37+02:00,81c0171a22c1b27cfb040a966bff45e69100da37,https://github.com/VLL-HD/FrEIA/commit/81c0171a22c1b27cfb040a966bff45e69100da37,release 0.2 with new paper,78,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
6,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-04 17:43:28+02:00,838bae06de80b14c516c9e9f30e327b62fef8a72,https://github.com/VLL-HD/FrEIA/commit/838bae06de80b14c516c9e9f30e327b62fef8a72,removed duplicate example,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
7,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-04 17:50:05+02:00,2b725533045058e647bab4c7c4382a94db5025ca,https://github.com/VLL-HD/FrEIA/commit/2b725533045058e647bab4c7c4382a94db5025ca,fixed readme formatting,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
8,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-05 13:38:29+02:00,6ed4e62a7b96cdabc12af6d1daf0de03a84f9b22,https://github.com/VLL-HD/FrEIA/commit/6ed4e62a7b96cdabc12af6d1daf0de03a84f9b22,added arxiv link for cINN paper,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
9,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-08 17:20:28+02:00,4a5955da55c11efa2a28ebaee2be12dd2443d9d8,https://github.com/VLL-HD/FrEIA/commit/4a5955da55c11efa2a28ebaee2be12dd2443d9d8,added some clarifications/corrections for the 8-modes example,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
10,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-12 16:46:37+02:00,e6bc8fd27638c620e7857726026b15591818f2af,https://github.com/VLL-HD/FrEIA/commit/e6bc8fd27638c620e7857726026b15591818f2af,corrected the wrong noise augmentation level (and tweaked some other parameters),3,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
11,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-16 13:10:55+02:00,8ea0165e0ecdce0e21ca0846d0803baea9a6b6ae,https://github.com/VLL-HD/FrEIA/commit/8ea0165e0ecdce0e21ca0846d0803baea9a6b6ae,added research code for mnist task,15,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
12,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-16 13:12:59+02:00,4ae0d2d50853de6d05551f2c7c98fa959a233f39,https://github.com/VLL-HD/FrEIA/commit/4ae0d2d50853de6d05551f2c7c98fa959a233f39,corrected readme,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
13,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-07-17 12:37:02+02:00,537287bdfa141e22ac450a1fc35db95516ba81ee,https://github.com/VLL-HD/FrEIA/commit/537287bdfa141e22ac450a1fc35db95516ba81ee,fixed crash at end of training if config.live_visualization = False,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
14,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-09-24 12:26:49+02:00,64a04cb784e19bdff69546657f602fd31835c21f,https://github.com/VLL-HD/FrEIA/commit/64a04cb784e19bdff69546657f602fd31835c21f,removed unnecessary (and missing) imports,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
15,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-12-03 15:52:51+01:00,b5d2a1ee363e8afd5c6b9435db5efa165e9ca9e4,https://github.com/VLL-HD/FrEIA/commit/b5d2a1ee363e8afd5c6b9435db5efa165e9ca9e4,"added readme for model checkpoints, and made pretrained model weights optional",3,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
16,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2019-12-04 15:27:40+01:00,dd51f4fa5897e017527c682a8c3508c29e507259,https://github.com/VLL-HD/FrEIA/commit/dd51f4fa5897e017527c682a8c3508c29e507259,corrected wrong jacobian for the reshape node,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
17,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2020-01-20 13:43:38+01:00,4a6e3c6e33ec4acd90a625483fcbe6acc43c1ebc,https://github.com/VLL-HD/FrEIA/commit/4a6e3c6e33ec4acd90a625483fcbe6acc43c1ebc,newest paper in README,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
18,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2020-02-19 17:29:10+01:00,3b2979c63a0b8ce17efb0786d394ad003143eaaa,https://github.com/VLL-HD/FrEIA/commit/3b2979c63a0b8ce17efb0786d394ad003143eaaa,moved all experiments to separate repositories,62,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
19,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2020-02-19 17:31:24+01:00,ec47c412ae3cd25277ee1019de8247ad4b4c5db2,https://github.com/VLL-HD/FrEIA/commit/ec47c412ae3cd25277ee1019de8247ad4b4c5db2,Links to new repositories in README,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
20,Johnson yue,Johnson-yue@users.noreply.github.com,2020-02-26 11:52:19+08:00,61d6aeec0038d76bf4ea3eaf0c428e3caafcc574,https://github.com/VLL-HD/FrEIA/commit/61d6aeec0038d76bf4ea3eaf0c428e3caafcc574,Correct paper links,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
21,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2020-03-02 17:15:53+01:00,83ca60e011fd4fe4bc5bf63ac77ea2028de62a45,https://github.com/VLL-HD/FrEIA/commit/83ca60e011fd4fe4bc5bf63ac77ea2028de62a45,GLOWCouplingBlock consistent forward/reverse Jacobian with other modules,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
22,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2020-03-02 17:16:23+01:00,ed952d0185f5fc973ab52a097bc550b832f5b201,https://github.com/VLL-HD/FrEIA/commit/ed952d0185f5fc973ab52a097bc550b832f5b201,Use torch.slogdet instead of Cholesky decomposition,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
23,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2020-03-04 18:07:17+01:00,7889b6c41d72115504c6989fd8e48ce1501d9dce,https://github.com/VLL-HD/FrEIA/commit/7889b6c41d72115504c6989fd8e48ce1501d9dce,Added GaussianMixtureModel module,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
24,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2020-03-04 18:17:19+01:00,8f43a24e06f2698577be6369e0a9109075749ce4,https://github.com/VLL-HD/FrEIA/commit/8f43a24e06f2698577be6369e0a9109075749ce4,Test scripts for some of the modules,17,False,True,True,True,False,False,False,False,False,False,False,False,False,False,False,[],5,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,"['class ConditioningTest(unittest.TestCase):', 'class GMMTest(unittest.TestCase):', 'class ActNormTest(unittest.TestCase):', 'class IResNetTest(unittest.TestCase):', 'class OrthogonalTest(unittest.TestCase):']","[('True', '(torch.max(torch.abs(x - x_re)) < self.tol)'), ('Raises', '(Exception) as context:'), ('Raises', '(Exception) as context:'), ('Raises', '(Exception) as context:'), ('True', '(torch.allclose(logdet, logdet_num, atol=0.01, rtol=0.01))'), ('True', '(torch.max(torch.abs(x - x_re)) < self.tol)'), ('True', '(torch.max(torch.abs(x - x_re)) < self.tol)'), ('True', '(torch.max(torch.abs(x - x_re)) < self.tol)'), ('True', '(torch.max(torch.abs(x - x_re[:,comp_idx,:])) < self.tol)'), ('True', '(torch.allclose(logdet, logdet_num, atol=0.01, rtol=0.01))'), ('True', '(torch.allclose(y.transpose(0,1).contiguous().view(self.inp_size_linear[0], -1).mean(dim=-1),'), ('True', '(torch.allclose(y.transpose(0,1).contiguous().view(self.inp_size_linear[0], -1).std(dim=-1),'), ('True', '(torch.allclose(y.transpose(0,1).contiguous().view(self.inp_size_conv[0], -1).mean(dim=-1),'), ('True', '(torch.allclose(y.transpose(0,1).contiguous().view(self.inp_size_conv[0], -1).std(dim=-1),'), ('True', '(torch.allclose(x, x_hat, atol=self.tol))'), ('True', '(torch.allclose(x, x_hat, atol=self.tol))'), ('True', '(torch.allclose(logdet, logdet_num, atol=1.5, rtol=0.15))'), ('True', '(torch.allclose(logdet, logdet_num, atol=1.5, rtol=0.1))'), ('True', '(torch.max(torch.abs(x - x_re)) < self.tol)'), ('True', '(torch.max(torch.abs(x - x_re)) < self.tol)')]",[],[],[],[],[],[],[],[],"['import unittest', 'import unittest', 'import unittest', 'import unittest']",[],[],[],[],[],[],[],[],[],[],[],"['len(input_dims) == 1', 'len(input_dims) == 2', 'len(input_dims) == 1', 'ch*w*h == input_dims[0][0] * input_dims[0][1] * input_dims[0][2]', 'isinstance(inputs, Node), \\', 'len(self.outputs) > 0, ', 'len(self.ind_in) > 0, ', 'len(self.ind_out) > 0, ', 'len(x) == len(input_vars), (', 'len(input_vars) == 1, (f', 'len(self.cond_vars) == 0', 'len(c) == len(self.cond_vars), f', 'len(self.cond_vars) == 1', 'all([dims_c[i][1:] == dims_in[0][1:] for i in range(len(dims_c))]), \\', 'len(input_dims) == 1, ', 'all([dims_c[i][1:] == dims_in[0][1:] for i in range(len(dims_c))]), \\', 'len(input_dims) == 1, ', 'all([tuple(dims_c[i][1:]) == tuple(dims_in[0][1:]) for i in range(len(dims_c))]), \\', 'all([dims_c[i][1:] == dims_in[0][1:] for i in range(len(dims_c))]), \\', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(dims_in) == 1, ', 'len(input_dims) == 1, ', 'len(dims_in) == 2, ', 'len(input_dims) == 2, ', 'len(dims_in) == 1, ', 'len(dims_in[0]) >= dim, ', 'dims_in[0][dim] % split_size_or_sections == 0, (', 'isinstance(split_size_or_sections, (list, tuple)), (', 'dims_in[0][dim] == sum(split_size_or_sections), (', 'len(input_dims) == 1, (', 'len(dims_in) > 1, (', 'len(dims_in[0]) >= dim, ', 'all(len(dims_in[i]) == len(dims_in[0])', 'all(dims_in[i][j] == dims_in[0][j] for i in range(len(dims_in))', 'len(input_dims) > 1, (', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'all([data.shape[i+1] == self.dims_in[i] for i in range(len(self.dims_in))]),\\', 'len(input_dims) == 1, ', '0 < spectral_norm_max <= 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(dims_c) == 1, ', 'not self.fixed, ', 'prod(dims_c[0]) == self.width * self.n_reflections,\\', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'c*h*w == c2*h2*w2, ', 'len(input_dims) == 1, ', 'c*h*w == c2*h2*w2, ', 'len(input_dims) == 1, ', 'c*h*w == c2*h2*w2, ', 'len(input_dims) == 1, ', 'c*h*w == c2*h2*w2, ', 'int(np.prod(dims_in[0])) == int(np.prod(self.target_dim)), ']",[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
25,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2020-03-04 18:21:50+01:00,2b4f9cb0afc71ceb89027b4964d1b222cdd90b9a,https://github.com/VLL-HD/FrEIA/commit/2b4f9cb0afc71ceb89027b4964d1b222cdd90b9a,Fixed test scripts,18,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],"['len(input_dims) == 1', 'len(input_dims) == 2', 'len(input_dims) == 1', 'ch*w*h == input_dims[0][0] * input_dims[0][1] * input_dims[0][2]', 'isinstance(inputs, Node), \\', 'len(self.outputs) > 0, ', 'len(self.ind_in) > 0, ', 'len(self.ind_out) > 0, ', 'len(x) == len(input_vars), (', 'len(input_vars) == 1, (f', 'len(self.cond_vars) == 0', 'len(c) == len(self.cond_vars), f', 'len(self.cond_vars) == 1', 'all([dims_c[i][1:] == dims_in[0][1:] for i in range(len(dims_c))]), \\', 'len(input_dims) == 1, ', 'all([dims_c[i][1:] == dims_in[0][1:] for i in range(len(dims_c))]), \\', 'len(input_dims) == 1, ', 'all([tuple(dims_c[i][1:]) == tuple(dims_in[0][1:]) for i in range(len(dims_c))]), \\', 'all([dims_c[i][1:] == dims_in[0][1:] for i in range(len(dims_c))]), \\', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(dims_in) == 1, ', 'len(input_dims) == 1, ', 'len(dims_in) == 2, ', 'len(input_dims) == 2, ', 'len(dims_in) == 1, ', 'len(dims_in[0]) >= dim, ', 'dims_in[0][dim] % split_size_or_sections == 0, (', 'isinstance(split_size_or_sections, (list, tuple)), (', 'dims_in[0][dim] == sum(split_size_or_sections), (', 'len(input_dims) == 1, (', 'len(dims_in) > 1, (', 'len(dims_in[0]) >= dim, ', 'all(len(dims_in[i]) == len(dims_in[0])', 'all(dims_in[i][j] == dims_in[0][j] for i in range(len(dims_in))', 'len(input_dims) > 1, (', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'all([data.shape[i+1] == self.dims_in[i] for i in range(len(self.dims_in))]),\\', 'len(input_dims) == 1, ', '0 < spectral_norm_max <= 1, ', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'len(dims_c) == 1, ', 'not self.fixed, ', 'prod(dims_c[0]) == self.width * self.n_reflections,\\', 'len(input_dims) == 1, ', 'len(input_dims) == 1, ', 'c*h*w == c2*h2*w2, ', 'len(input_dims) == 1, ', 'c*h*w == c2*h2*w2, ', 'len(input_dims) == 1, ', 'c*h*w == c2*h2*w2, ', 'len(input_dims) == 1, ', 'c*h*w == c2*h2*w2, ', 'int(np.prod(dims_in[0])) == int(np.prod(self.target_dim)), ']",[],[],[],[],[],[],[],[],[],[],[],[]
26,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2020-03-04 18:22:47+01:00,cc01c6efa5c996ef8990c56268bf2ae2031e78bf,https://github.com/VLL-HD/FrEIA/commit/cc01c6efa5c996ef8990c56268bf2ae2031e78bf,Removed unnecessary link,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
27,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2020-03-04 18:26:33+01:00,e74b5ec7a10c4f668742de7d639deadfb954ee47,https://github.com/VLL-HD/FrEIA/commit/e74b5ec7a10c4f668742de7d639deadfb954ee47,Transparent logo,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
28,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2020-05-01 12:50:32+02:00,17faa829ecab2548d949558f92c79a142a7e9b96,https://github.com/VLL-HD/FrEIA/commit/17faa829ecab2548d949558f92c79a142a7e9b96,Added functions to the graph class for fetching nodes and modules by name,3,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
29,Tin Lai,tin.lai@sydney.edu.au,2020-05-02 18:49:09+10:00,bd79e3ab566a67a1d58c7c08957ce38774604a4a,https://github.com/VLL-HD/FrEIA/commit/bd79e3ab566a67a1d58c7c08957ce38774604a4a,"fix a broken changes, and make super consistent",3,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
30,Tin Lai,tin.lai@sydney.edu.au,2020-05-02 19:23:28+10:00,4c76c72641a5bd7e629ab3d8928ad7f60503bba7,https://github.com/VLL-HD/FrEIA/commit/4c76c72641a5bd7e629ab3d8928ad7f60503bba7,fix LearnedElementwiseScaling forward func,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
31,Tin Lai,tin.lai@sydney.edu.au,2020-05-21 23:30:00+10:00,10789c4a61909a89b0b64e68555bd31042119fc4,https://github.com/VLL-HD/FrEIA/commit/10789c4a61909a89b0b64e68555bd31042119fc4,disable init with data when loading from state_dict,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
32,Peter Sorrenson,peter.sorrenson@gmail.com,2020-06-04 14:52:21+02:00,e26b95638316ecb0bf28611ed216a4262a3ab324,https://github.com/VLL-HD/FrEIA/commit/e26b95638316ecb0bf28611ed216a4262a3ab324,Added GIN coupling block,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
33,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2020-06-23 18:08:20+02:00,06a61b77aa2ee80a362abcc334f3801043f428d0,https://github.com/VLL-HD/FrEIA/commit/06a61b77aa2ee80a362abcc334f3801043f428d0,Updated paper title in README,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
34,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2020-08-14 15:28:49+02:00,b884268d8a7d0ef4360bf8e811f3aa0b50e251cc,https://github.com/VLL-HD/FrEIA/commit/b884268d8a7d0ef4360bf8e811f3aa0b50e251cc,"added the all-in-one block that combines coupling, permutation, scaling",2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
35,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2020-09-01 17:00:19+02:00,e5694e596503a930395cde843f6523da09b6b6e7,https://github.com/VLL-HD/FrEIA/commit/e5694e596503a930395cde843f6523da09b6b6e7,Typo in 'Requirements',1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
36,paulhfu,hiltpa@gmail.com,2020-09-13 17:05:03+02:00,8938410473e9339dda724d986418f346c99d82e3,https://github.com/VLL-HD/FrEIA/commit/8938410473e9339dda724d986418f346c99d82e3,include fasth2,2,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
37,Peter Sorrenson,peter.sorrenson@gmail.com,2020-11-12 18:56:09+01:00,a09fe7a0bea7eea3a65f2c34695f0ca186758bde,https://github.com/VLL-HD/FrEIA/commit/a09fe7a0bea7eea3a65f2c34695f0ca186758bde,Fixed error and added GIN paper info in README,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
38,Peter Sorrenson,peter.sorrenson@gmail.com,2020-11-12 18:58:17+01:00,c5fe1af0de8ce9122b5b61924ad75a19b9dc2473,https://github.com/VLL-HD/FrEIA/commit/c5fe1af0de8ce9122b5b61924ad75a19b9dc2473,Added GINCouplingBlock to __init__.py,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
39,Peter Steinbach,p.steinbach@hzdr.de,2020-12-09 18:11:18+01:00,ad2f5a261a2fc0002fb4c9adeff7a62b0e9dd4e1,https://github.com/VLL-HD/FrEIA/commit/ad2f5a261a2fc0002fb4c9adeff7a62b0e9dd4e1,"refactored unit test for conditioning

- replaced deprecated layer classes
- made unit test CUDA/CPU aware (whatever is available)
- refactored assertions
- moved unit test input data into test case constructor
- set manual seed to something != 0 to make tests reproducible
  + with seed=0, the test_jacobian gave errors sometimes and sometimes
  + I guess, randn calls yielded illconditioned jacobians",1,False,True,True,True,False,False,False,False,False,False,False,False,False,False,False,[],0,6,0,0,0,0,1,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],"[('True', '(isinstance(y, type(self.x) ), f)'), ('Equal', '(y.shape, exp , f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs, f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs < self.tol, f)')]",[],[],[],[],"['not torch.cuda.is_available(),']",[],[],[],[],[],"[('True', '(torch.max(torch.abs(x - x_re)) < self.tol)'), ('True', '(torch.allclose(logdet, logdet_num, atol=0.01, rtol=0.01))'), ('True', '(torch.max(torch.abs(x - x_re)) < self.tol)')]",[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
40,Samuel von Baussnern,savoba@protonmail.ch,2021-01-18 23:37:56+01:00,cfef46d3c5965ba63f11c828f77e9db1389d3a5e,https://github.com/VLL-HD/FrEIA/commit/cfef46d3c5965ba63f11c828f77e9db1389d3a5e,removes unnecessary reseeding and makes it optional altogether,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
41,Jiawei Yu(联通上海市上海市分公司),yujw60@chinaunicom.cn,2021-01-28 10:33:55+08:00,4a5c590248bc4926935ba57de98ba1d309d5ee82,https://github.com/VLL-HD/FrEIA/commit/4a5c590248bc4926935ba57de98ba1d309d5ee82,'fix_a_bug',1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
42,Jiawei Yu(联通上海市上海市分公司),yujw60@chinaunicom.cn,2021-01-28 19:24:11+08:00,550257b10af7d8772b08d4aa9b18772e2c0225f9,https://github.com/VLL-HD/FrEIA/commit/550257b10af7d8772b08d4aa9b18772e2c0225f9,'fix_dims_mismatching',1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
43,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-02 15:47:37+01:00,cf4e8850cffb636dedb253751ceaaf0ce19860af,https://github.com/VLL-HD/FrEIA/commit/cf4e8850cffb636dedb253751ceaaf0ce19860af,added ReversibleSequential net (simpler than RevGraphNet for sequential architectures). See docstring.,5,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
44,Alexandre René,alexandre.rene@freeneurons.ca,2020-10-27 17:26:21+01:00,ad96dcab11953cfe2b2f1b38b83c9a2da152d6f4,https://github.com/VLL-HD/FrEIA/commit/ad96dcab11953cfe2b2f1b38b83c9a2da152d6f4,"Fix typo in one of the asserts in `framework.parse_input`

Assert text was using 'name' instead of 'self.name', causing an 
AttributeError to be raised and hiding the useful error message.",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
45,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-09 15:32:26+01:00,4efc67a5d963b596194b003fd4db2df491427438,https://github.com/VLL-HD/FrEIA/commit/4efc67a5d963b596194b003fd4db2df491427438,Small fix to dimension check in AffineCouplingOneSided,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
46,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-09 18:54:33+01:00,213ecf9926eb3a73e62c13ca1b3659a3ab098334,https://github.com/VLL-HD/FrEIA/commit/213ecf9926eb3a73e62c13ca1b3659a3ab098334,Proposal for module base class,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
47,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-09 18:53:22+01:00,4f90359b386affa8041f95d4a0632a522b650466,https://github.com/VLL-HD/FrEIA/commit/4f90359b386affa8041f95d4a0632a522b650466,Jacobian of modules at beginning of computation graph can be non-tensor 0 (like split node),1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
48,Peter Steinbach,p.steinbach@hzdr.de,2021-02-09 20:34:56+01:00,a5d2f7ee6cbac14af03a6cfe5c42009088d09970,https://github.com/VLL-HD/FrEIA/commit/a5d2f7ee6cbac14af03a6cfe5c42009088d09970,github actions style CI setup,1,False,False,True,True,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
49,Peter Steinbach,p.steinbach@hzdr.de,2021-02-09 20:40:50+01:00,43d13b90b40e6727f661eec1555e535c66940f3d,https://github.com/VLL-HD/FrEIA/commit/43d13b90b40e6727f661eec1555e535c66940f3d,comment about unittest package and more torchnative asserts,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
50,Till Bungert,tillbungert@gmail.com,2021-02-09 22:12:30+01:00,ccaa694f81326e1f9fa1bb01e696213cb59b5225,https://github.com/VLL-HD/FrEIA/commit/ccaa694f81326e1f9fa1bb01e696213cb59b5225,Small fix replacing nonexistent function call,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
51,fdraxler,fdraxler@users.noreply.github.com,2021-02-10 10:35:09+01:00,5cc2d3a544348f00ab497bacf74a4c5524d3b854,https://github.com/VLL-HD/FrEIA/commit/5cc2d3a544348f00ab497bacf74a4c5524d3b854,"Add doctoring to forward pass

Co-authored-by: Peter Steinbach <p.steinbach@hzdr.de>",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
52,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 11:29:53+01:00,e86171890063d491f0b74f43e1d14ea673a70088,https://github.com/VLL-HD/FrEIA/commit/e86171890063d491f0b74f43e1d14ea673a70088,"InvertibleOperator -> InvertibleModule rename.
Invertible modules must accept tuples and output tuples.
Docstrings.",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
53,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 11:32:56+01:00,c18a151c20733f5614665e145b60563f7c3d5600,https://github.com/VLL-HD/FrEIA/commit/c18a151c20733f5614665e145b60563f7c3d5600,Jacobian convention,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
54,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 11:46:14+01:00,7222dfb31004c7dd42da0cf2e484efaf5a806675,https://github.com/VLL-HD/FrEIA/commit/7222dfb31004c7dd42da0cf2e484efaf5a806675,Make Jacobian convention more clear,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
55,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 11:47:23+01:00,78da1e6648105c25dd7dcea730301571b84b0ec6,https://github.com/VLL-HD/FrEIA/commit/78da1e6648105c25dd7dcea730301571b84b0ec6,… and fix more documentation,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
56,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 12:42:36+01:00,9226e907fefaef0ae8021bac087fa2ee708a19dd,https://github.com/VLL-HD/FrEIA/commit/9226e907fefaef0ae8021bac087fa2ee708a19dd,Compute topological computation order of nodes,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
57,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 13:15:35+01:00,c6963f6654ebcc6f4b2c6859d6539fa8b5cde3ff,https://github.com/VLL-HD/FrEIA/commit/c6963f6654ebcc6f4b2c6859d6539fa8b5cde3ff,Basic structure for topological ReversibleGraphNet,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
58,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 13:23:06+01:00,4e3e8e3d4d4d6d22eb289f59fa7465299b7de364,https://github.com/VLL-HD/FrEIA/commit/4e3e8e3d4d4d6d22eb289f59fa7465299b7de364,"AllInOneBlock: follows new interface, docstrings & comments, minor code improvements",2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
59,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 11:32:56+01:00,ccf90bd0402a826889c1b9456dbb123c75daef78,https://github.com/VLL-HD/FrEIA/commit/ccf90bd0402a826889c1b9456dbb123c75daef78,Jacobian convention,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
60,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 11:46:14+01:00,dcaf6a25f98c20c8c31fec56edfba95d78271185,https://github.com/VLL-HD/FrEIA/commit/dcaf6a25f98c20c8c31fec56edfba95d78271185,Make Jacobian convention more clear,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
61,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 11:47:23+01:00,5d67a0373703e708669411214394ad7c72a504d8,https://github.com/VLL-HD/FrEIA/commit/5d67a0373703e708669411214394ad7c72a504d8,… and fix more documentation,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
62,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 13:31:49+01:00,b4ebb3ecb16730d8873a8d8a6d4d15e0c19cfe15,https://github.com/VLL-HD/FrEIA/commit/b4ebb3ecb16730d8873a8d8a6d4d15e0c19cfe15,removed ancient code for subnetwork templates. should be redone in a utils module or something.,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
63,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 15:39:08+01:00,924427b6c2561190902a3714b80883f7782d877d,https://github.com/VLL-HD/FrEIA/commit/924427b6c2561190902a3714b80883f7782d877d,"With the topological order of nodes, we can get rid of the recursive nightmare",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
64,Peter Steinbach,p.steinbach@hzdr.de,2021-02-10 15:41:09+01:00,5dfdb7cdc16d3ade19bb5eb500701362f5034a10,https://github.com/VLL-HD/FrEIA/commit/5dfdb7cdc16d3ade19bb5eb500701362f5034a10,starting to test new base class implementation,1,False,True,True,True,False,False,False,False,False,False,False,False,False,False,False,[],1,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,['class BaseLayerTest(unittest.TestCase):'],"[('True', '(isinstance(b, InvertibleModule))')]",[],[],[],[],[],[],[],[],['import unittest'],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
65,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 16:19:25+01:00,3b58bbaa9a5ff573c456a34d2f5addcee1b8c753,https://github.com/VLL-HD/FrEIA/commit/3b58bbaa9a5ff573c456a34d2f5addcee1b8c753,Improved error message for Reshape module,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
66,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 16:20:09+01:00,d9aad43b2cda15df8dd704b4e6a56a27a5b80097,https://github.com/VLL-HD/FrEIA/commit/d9aad43b2cda15df8dd704b4e6a56a27a5b80097,Small fix for dimensionality check in conditional RNVPCouplingBlock,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
67,Peter Steinbach,p.steinbach@hzdr.de,2021-02-10 16:21:55+01:00,3bdd101b7d01271f03ada5b3e1d1b596e1ff14c9,https://github.com/VLL-HD/FrEIA/commit/3bdd101b7d01271f03ada5b3e1d1b596e1ff14c9,expose base class in init file to make it testable,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
68,Peter Steinbach,p.steinbach@hzdr.de,2021-02-10 16:40:46+01:00,321bb32d32b10eea147f7aa1e8bd2bc10b15068b,https://github.com/VLL-HD/FrEIA/commit/321bb32d32b10eea147f7aa1e8bd2bc10b15068b,print pwd and ls before running unittest,2,False,True,True,True,True,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
69,Peter Steinbach,p.steinbach@hzdr.de,2021-02-10 16:59:17+01:00,2895fb42bb57dd1b013fc949dd01e8ce351adf9d,https://github.com/VLL-HD/FrEIA/commit/2895fb42bb57dd1b013fc949dd01e8ce351adf9d,"listening on events, not on events for specific branches",1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
70,Peter Steinbach,p.steinbach@hzdr.de,2021-02-10 17:04:48+01:00,9a610820b9150fe382f16dd543e9d34d500cf200,https://github.com/VLL-HD/FrEIA/commit/9a610820b9150fe382f16dd543e9d34d500cf200,"rename unit tests to execute by wildcard statement

this may help in the future, if dedicated fixture is needed which is
reused inside tests",5,False,True,True,True,True,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
71,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 17:24:21+01:00,05a416e075ef78bdf430ddf4d05c1f9b5864f7eb,https://github.com/VLL-HD/FrEIA/commit/05a416e075ef78bdf430ddf4d05c1f9b5864f7eb,"Consolidation and documentation of the splitting and concatenation blocks, now called Split and Concat.",2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
72,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 17:48:53+01:00,3eea904dce6fddbf9d97e484769cb7964ac1f632,https://github.com/VLL-HD/FrEIA/commit/3eea904dce6fddbf9d97e484769cb7964ac1f632,fixed missing scipy requirement,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
73,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 17:51:25+01:00,873bc03427e1f8da34d5476b64ccc2a46d7728e0,https://github.com/VLL-HD/FrEIA/commit/873bc03427e1f8da34d5476b64ccc2a46d7728e0,Clean up Nodes and (probably) build the graph right.,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
74,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 17:51:34+01:00,bca4794d603180db3c7fe1279b79c1132b6fe9df,https://github.com/VLL-HD/FrEIA/commit/bca4794d603180db3c7fe1279b79c1132b6fe9df,Fix for clean inheriting from InvertibleModule base class,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
75,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 18:01:23+01:00,ef98489e04bbc3d23498339ece3eeb1d75f59ed2,https://github.com/VLL-HD/FrEIA/commit/ef98489e04bbc3d23498339ece3eeb1d75f59ed2,"Added a unit test for ReversibleGraphNet, combining a few interesting modules into a complex graph.",1,False,True,True,True,False,False,False,False,False,False,False,False,False,False,False,[],1,6,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,['class ComplexComputeGraph(unittest.TestCase):'],"[('True', '(isinstance(y, type(self.x) ), f)'), ('Equal', '(y.shape, exp , f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs, f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs < self.tol, f)')]",[],[],[],[],"['not torch.cuda.is_available(),']",[],[],[],['import unittest'],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
76,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-10 18:01:41+01:00,b692391896e0db0e63a4fefcda93e4b14a6a0ce6,https://github.com/VLL-HD/FrEIA/commit/b692391896e0db0e63a4fefcda93e4b14a6a0ce6,Ignore PyCharm files,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
77,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 18:50:09+01:00,730ac599498fbef9d6ef4dbf9e25e3f705e2b856,https://github.com/VLL-HD/FrEIA/commit/730ac599498fbef9d6ef4dbf9e25e3f705e2b856,pep8-proofed the AllInOne coupling block,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
78,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 18:50:32+01:00,c8fc85e3b47114a38fc4caad4ec45ed73109f104,https://github.com/VLL-HD/FrEIA/commit/c8fc85e3b47114a38fc4caad4ec45ed73109f104,removed non-existing imports of old modules,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
79,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 20:03:28+01:00,7854f2325fc3313c3d93b7cd3f40d9afd446b15e,https://github.com/VLL-HD/FrEIA/commit/7854f2325fc3313c3d93b7cd3f40d9afd446b15e,"redid the rest of the coupling blocks (DRY, docs, linting, comments, ...)",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
80,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 10:17:19+01:00,8d7be75ed27b7a3886165176863f2725c1a0ec3c,https://github.com/VLL-HD/FrEIA/commit/8d7be75ed27b7a3886165176863f2725c1a0ec3c,"ditching python 3.9 due to know pytorch segfault

also separated install-build and tests phase",1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
81,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 10:21:40+01:00,fd4f2fc8f9719d119676a7da621839a5ed8108cc,https://github.com/VLL-HD/FrEIA/commit/fd4f2fc8f9719d119676a7da621839a5ed8108cc,install package based on setup.py setup,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
82,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 10:30:42+01:00,3ea7be4099666a0ca2d354ce1d30834476366e5b,https://github.com/VLL-HD/FrEIA/commit/3ea7be4099666a0ca2d354ce1d30834476366e5b,"turned on spellchekcing, fixed myriad spelling mistakes",2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
83,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 10:34:15+01:00,194426bf2f0a67281d58df35c17e447e04b45c59,https://github.com/VLL-HD/FrEIA/commit/194426bf2f0a67281d58df35c17e447e04b45c59,removed imports of modules that have been removed for v0.3 (deprecated since 0.2),1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
84,Peter Steinbach,p.steinbach@hzdr.de,2021-02-10 16:21:55+01:00,83770d40e0a0d6a51b0d4c259482e4f2aa694656,https://github.com/VLL-HD/FrEIA/commit/83770d40e0a0d6a51b0d4c259482e4f2aa694656,expose base class in init file to make it testable,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
85,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 17:51:34+01:00,387313ce5971cd85f72a2b607c9555c9950293da,https://github.com/VLL-HD/FrEIA/commit/387313ce5971cd85f72a2b607c9555c9950293da,Fix for clean inheriting from InvertibleModule base class,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
86,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 10:48:35+01:00,acff85a6e3d48c2165f24ca291944e2af86d623b,https://github.com/VLL-HD/FrEIA/commit/acff85a6e3d48c2165f24ca291944e2af86d623b,"fixed tests for the removed modules (still fail, but not by fault)",4,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
87,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 10:53:25+01:00,acf7169be1965d0caa2b43fe0491e7b851e94486,https://github.com/VLL-HD/FrEIA/commit/acf7169be1965d0caa2b43fe0491e7b851e94486,filled setup.py with content to rely on it for installation,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
88,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 10:54:39+01:00,d17be442d09ad010071da3e383c5715762ee1992,https://github.com/VLL-HD/FrEIA/commit/d17be442d09ad010071da3e383c5715762ee1992,formatting and cosmetics that I did wrong in the merge,2,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
89,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 11:01:26+01:00,b8f28c8e9161087b765f0e8868a6c2cf189b2382,https://github.com/VLL-HD/FrEIA/commit/b8f28c8e9161087b765f0e8868a6c2cf189b2382,include package build in first job,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
90,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 11:01:36+01:00,f82c4279b6ed8d7d674ca5c150ac325a763ac106,https://github.com/VLL-HD/FrEIA/commit/f82c4279b6ed8d7d674ca5c150ac325a763ac106,fixing wrong text format of README,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
91,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 11:11:57+01:00,d26c3c2a5fe1d61b0c2e48ed0eb140594ed8b3cd,https://github.com/VLL-HD/FrEIA/commit/d26c3c2a5fe1d61b0c2e48ed0eb140594ed8b3cd,enforcing torch on CPUs for running the unit tests,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
92,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 13:23:06+01:00,627e40406077188bcbb89a8063f88c9a9c43c820,https://github.com/VLL-HD/FrEIA/commit/627e40406077188bcbb89a8063f88c9a9c43c820,"AllInOneBlock: follows new interface, docstrings & comments, minor code improvements",2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
93,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 13:31:49+01:00,cdac9f78c7a95686f48780ff1160353b7fc9dc19,https://github.com/VLL-HD/FrEIA/commit/cdac9f78c7a95686f48780ff1160353b7fc9dc19,removed ancient code for subnetwork templates. should be redone in a utils module or something.,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
94,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 18:50:09+01:00,a98a50f7cb77f2cf56dbd72cde0fc455c663c919,https://github.com/VLL-HD/FrEIA/commit/a98a50f7cb77f2cf56dbd72cde0fc455c663c919,pep8-proofed the AllInOne coupling block,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
95,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 18:50:32+01:00,15a45189dfefd9df402daa6163db050fef1236ca,https://github.com/VLL-HD/FrEIA/commit/15a45189dfefd9df402daa6163db050fef1236ca,removed non-existing imports of old modules,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
96,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 16:19:25+01:00,835a4e2a4fdfc16ba3fad427dd1ad8b0fd742fb4,https://github.com/VLL-HD/FrEIA/commit/835a4e2a4fdfc16ba3fad427dd1ad8b0fd742fb4,Improved error message for Reshape module,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
97,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 16:20:09+01:00,3d87d23087643f2844bd858454fb2f188e630462,https://github.com/VLL-HD/FrEIA/commit/3d87d23087643f2844bd858454fb2f188e630462,Small fix for dimensionality check in conditional RNVPCouplingBlock,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
98,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 17:24:21+01:00,63f0ac28b9c9d2eefa7adbc5258a388d3200ae3e,https://github.com/VLL-HD/FrEIA/commit/63f0ac28b9c9d2eefa7adbc5258a388d3200ae3e,"Consolidation and documentation of the splitting and concatenation blocks, now called Split and Concat.",2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
99,Peter Steinbach,p.steinbach@hzdr.de,2021-02-10 16:21:55+01:00,b597f6b4e78d2c5cc03c3184982a2058fd5a66a3,https://github.com/VLL-HD/FrEIA/commit/b597f6b4e78d2c5cc03c3184982a2058fd5a66a3,expose base class in init file to make it testable,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
100,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 17:51:34+01:00,c12573a414efd803f31bee5b88cc9e6bd95071a7,https://github.com/VLL-HD/FrEIA/commit/c12573a414efd803f31bee5b88cc9e6bd95071a7,Fix for clean inheriting from InvertibleModule base class,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
101,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 17:48:53+01:00,fe879ed975aed9d2b59596ee3fbb5b1e12032ea9,https://github.com/VLL-HD/FrEIA/commit/fe879ed975aed9d2b59596ee3fbb5b1e12032ea9,fixed missing scipy requirement,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
102,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 18:01:23+01:00,1e90651285f31b4caa2a7e47bcd8a824143ee536,https://github.com/VLL-HD/FrEIA/commit/1e90651285f31b4caa2a7e47bcd8a824143ee536,"Added a unit test for ReversibleGraphNet, combining a few interesting modules into a complex graph.",1,False,True,True,True,False,False,False,False,False,False,False,False,False,False,False,[],1,6,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,['class ComplexComputeGraph(unittest.TestCase):'],"[('True', '(isinstance(y, type(self.x) ), f)'), ('Equal', '(y.shape, exp , f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs, f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs < self.tol, f)')]",[],[],[],[],"['not torch.cuda.is_available(),']",[],[],[],['import unittest'],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
103,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-10 20:03:28+01:00,7e6cb53a33598beacf9e364e468ff8665f67dbed,https://github.com/VLL-HD/FrEIA/commit/7e6cb53a33598beacf9e364e468ff8665f67dbed,"redid the rest of the coupling blocks (DRY, docs, linting, comments, ...)",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
104,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 10:30:42+01:00,d81a8fc3a3cb3092af62165a538b63ad4897e676,https://github.com/VLL-HD/FrEIA/commit/d81a8fc3a3cb3092af62165a538b63ad4897e676,"turned on spellchekcing, fixed myriad spelling mistakes",2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
105,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 10:34:15+01:00,92af4f986a71e067f860d1e2e35ec50a7026c2df,https://github.com/VLL-HD/FrEIA/commit/92af4f986a71e067f860d1e2e35ec50a7026c2df,removed imports of modules that have been removed for v0.3 (deprecated since 0.2),1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
106,Peter Steinbach,p.steinbach@hzdr.de,2021-02-10 16:21:55+01:00,5a50de409f7abf4ba0433adb854766130da2b660,https://github.com/VLL-HD/FrEIA/commit/5a50de409f7abf4ba0433adb854766130da2b660,expose base class in init file to make it testable,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
107,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-10 17:51:34+01:00,419d2d91e448662a452317803c17bc8f29a7fade,https://github.com/VLL-HD/FrEIA/commit/419d2d91e448662a452317803c17bc8f29a7fade,Fix for clean inheriting from InvertibleModule base class,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
108,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 10:48:35+01:00,c14de40fe8b865845fefe813e9a91dd08a51e953,https://github.com/VLL-HD/FrEIA/commit/c14de40fe8b865845fefe813e9a91dd08a51e953,"fixed tests for the removed modules (still fail, but not by fault)",4,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
109,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-11 11:22:30+01:00,2d465ff8fa8c6f973773f2de406b25aac0a4e755,https://github.com/VLL-HD/FrEIA/commit/2d465ff8fa8c6f973773f2de406b25aac0a4e755,Draft for new tutorial section on writing custom invertible modules,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
110,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 11:52:24+01:00,fc63f361ccb76092ecd413e057242b444bc2aeea,https://github.com/VLL-HD/FrEIA/commit/fc63f361ccb76092ecd413e057242b444bc2aeea,trying to get the branch right when checking out,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
111,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-11 11:56:30+01:00,90da7cf66057c385d4bdb2ae49fab18fcb61235c,https://github.com/VLL-HD/FrEIA/commit/90da7cf66057c385d4bdb2ae49fab18fcb61235c,Draft for node-based shape inference,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
112,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 11:58:14+01:00,95f4ebc4cdd8cbfd37629eda36672a39b8d45c3b,https://github.com/VLL-HD/FrEIA/commit/95f4ebc4cdd8cbfd37629eda36672a39b8d45c3b,debugging current branch checked out from PR,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
113,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 12:11:21+01:00,97b683a3000a7b262541c3d6ffac056ef8de9e11,https://github.com/VLL-HD/FrEIA/commit/97b683a3000a7b262541c3d6ffac056ef8de9e11,print exact commit that is being processed,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
114,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 12:15:09+01:00,a5776611e316059fae1706ceb45e14faa07fb9e5,https://github.com/VLL-HD/FrEIA/commit/a5776611e316059fae1706ceb45e14faa07fb9e5,printing more than 2 commit messages,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
115,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-11 12:43:34+01:00,15f2d1ca920fc3b9eed95d6a246269dbcc3bb0d2,https://github.com/VLL-HD/FrEIA/commit/15f2d1ca920fc3b9eed95d6a246269dbcc3bb0d2,Add very simple compute graph test and fix topological order of graphs,2,False,True,True,True,False,False,False,False,False,False,False,False,False,False,False,[],1,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,['class SimpleComputeGraph(unittest.TestCase):'],"[('Equal', '(in_node.input_dims, [])'), ('Equal', '(in_node.output_dims, out_node.input_dims)'), ('Equal', '(out_node.output_dims, [])'), ('Equal', '(graph.dims_in, in_node.output_dims)')]",[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
116,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 12:56:38+01:00,bfc09cd2dbed7bfc788bf3bdf332f2a08449f83f,https://github.com/VLL-HD/FrEIA/commit/bfc09cd2dbed7bfc788bf3bdf332f2a08449f83f,being most explicit with on,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
117,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-11 13:02:55+01:00,fc7075f629d91005079730458d71491078156486,https://github.com/VLL-HD/FrEIA/commit/fc7075f629d91005079730458d71491078156486,Simplified tutorial by changing examples to use ReversibleSequential. Added Quick Start at beginning (draft).,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
118,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 13:09:15+01:00,5302518f260d6f0bbbc5e7600ddc93561a023de0,https://github.com/VLL-HD/FrEIA/commit/5302518f260d6f0bbbc5e7600ddc93561a023de0,changing order in on clause,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
119,Peter Steinbach,p.steinbach@hzdr.de,2021-02-11 13:15:35+01:00,d4e4aecdc98ce323cb935e227573b448b5be35a6,https://github.com/VLL-HD/FrEIA/commit/d4e4aecdc98ce323cb935e227573b448b5be35a6,adding missing scenario,1,False,False,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
120,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-11 14:23:49+01:00,064d365a715301f04a9133987acd8b8a94903e53,https://github.com/VLL-HD/FrEIA/commit/064d365a715301f04a9133987acd8b8a94903e53,Simple tests pass,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
121,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-11 14:34:33+01:00,38418d08fe3e2b6cd0698e881c04dd0c896bf517,https://github.com/VLL-HD/FrEIA/commit/38418d08fe3e2b6cd0698e881c04dd0c896bf517,Register ReversibleGraphNet modules,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
122,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 14:44:12+01:00,af2677496f7f1f9364dd91470779c61164d4bc19,https://github.com/VLL-HD/FrEIA/commit/af2677496f7f1f9364dd91470779c61164d4bc19,"faster implementation of the iRevNet dowsampling, docstrings, new module interface.",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
123,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 15:49:39+01:00,31d7b236ecaece9a7bcf7ecafa66e23899d13a93,https://github.com/VLL-HD/FrEIA/commit/31d7b236ecaece9a7bcf7ecafa66e23899d13a93,redid haar wavelets and reshapes,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
124,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-11 15:55:45+01:00,ef337f61ef123e2bcfd55a340a67c443fc6722b1,https://github.com/VLL-HD/FrEIA/commit/ef337f61ef123e2bcfd55a340a67c443fc6722b1,pep8 and spelling mistakes,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
125,Till Bungert,tillbungert@gmail.com,2021-02-11 18:37:06+01:00,f925343e4fef4e5d21aaba706e5ea64282aece87,https://github.com/VLL-HD/FrEIA/commit/f925343e4fef4e5d21aaba706e5ea64282aece87,Add basic sphinx documentation,13,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
126,Till Bungert,tillbungert@gmail.com,2021-02-11 18:48:48+01:00,4541319167cb68a6eaefe0aef3e7565bc5a2bfa5,https://github.com/VLL-HD/FrEIA/commit/4541319167cb68a6eaefe0aef3e7565bc5a2bfa5,Add built docs for gh pages,93,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
127,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-11 18:57:24+01:00,88fe40bb47f99dfa676a8968b6083ec97ca734be,https://github.com/VLL-HD/FrEIA/commit/88fe40bb47f99dfa676a8968b6083ec97ca734be,Tutorial: remade INN diagram with actually implemented functions and modified code example to match. Right now actually running the code throws an error on the forward pass. Still need to update parts of the tutorial text to match the changes.,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
128,Till Bungert,tillbungert@gmail.com,2021-02-11 21:10:41+01:00,8333b1c32b1903a50b5b0d974dc51caf90f581f5,https://github.com/VLL-HD/FrEIA/commit/8333b1c32b1903a50b5b0d974dc51caf90f581f5,Test workflow for docs building,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
129,Till Bungert,tillbungert@gmail.com,2021-02-11 21:14:16+01:00,237efe2e3892980eb770a522f3bd27e3e853e72f,https://github.com/VLL-HD/FrEIA/commit/237efe2e3892980eb770a522f3bd27e3e853e72f,Make docs action trigger on every push for testing,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
130,Till Bungert,tillbungert@gmail.com,2021-02-11 22:02:27+01:00,0f6ad669315e3311ea52c72321469e2ca3e981b5,https://github.com/VLL-HD/FrEIA/commit/0f6ad669315e3311ea52c72321469e2ca3e981b5,Upload docs matching repo state,20,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
131,Till Bungert,tillbungert@gmail.com,2021-02-11 22:26:34+01:00,321015683205784dd111f423849c562fc5c34c4b,https://github.com/VLL-HD/FrEIA/commit/321015683205784dd111f423849c562fc5c34c4b,Add push and move to script,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
132,github-actions[bot],41898282+github-actions[bot]@users.noreply.github.com,2021-02-11 21:29:00+00:00,153faffe4f714e4d5fad52c9738b28976a4bb22c,https://github.com/VLL-HD/FrEIA/commit/153faffe4f714e4d5fad52c9738b28976a4bb22c,Generate Python docs from 321015683205784dd111f423849c562fc5c34c4b,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
133,Till Bungert,tillbungert@gmail.com,2021-02-11 22:35:12+01:00,7cbcaf8367534d8347e0767a94ad81b553693ea5,https://github.com/VLL-HD/FrEIA/commit/7cbcaf8367534d8347e0767a94ad81b553693ea5,Do not ignore script directory,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
134,Till Bungert,tillbungert@gmail.com,2021-02-11 22:39:23+01:00,6d8f72c2b20af47cc6897f25a2fffa2917965121,https://github.com/VLL-HD/FrEIA/commit/6d8f72c2b20af47cc6897f25a2fffa2917965121,Switch docs action back to master branch,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
135,Till Bungert,tillbungert@gmail.com,2021-02-11 22:40:22+01:00,a4963a60bd4e1b563e38aeacefa2ae02b3c5fa21,https://github.com/VLL-HD/FrEIA/commit/a4963a60bd4e1b563e38aeacefa2ae02b3c5fa21,Allow manual trigger for docs action,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
136,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-12 10:43:27+01:00,44e206c0b8f9a17a4bdb1038fcfe8f65cdf2dfc6,https://github.com/VLL-HD/FrEIA/commit/44e206c0b8f9a17a4bdb1038fcfe8f65cdf2dfc6,Quick fix of Split to correctly implement InvertibleModule,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
137,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-12 11:19:02+01:00,fd9701c706cf5dfdbfae86a3228ef9a64a2868c0,https://github.com/VLL-HD/FrEIA/commit/fd9701c706cf5dfdbfae86a3228ef9a64a2868c0,Rename ReversibleGraphNet to GraphINN and ReversibleSequential to SequenceINN,13,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
138,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-12 11:21:33+01:00,0b8f49c8bd67b3373677d12a85f5a3869626b61b,https://github.com/VLL-HD/FrEIA/commit/0b8f49c8bd67b3373677d12a85f5a3869626b61b,Separate legacy code to original files in case someone did a direct export,5,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
139,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-12 11:34:06+01:00,2e689c6d585bb532b364a5b9c11b91d2b7443c57,https://github.com/VLL-HD/FrEIA/commit/2e689c6d585bb532b364a5b9c11b91d2b7443c57,Fix value passing inside GraphINN,4,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
140,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-12 11:56:50+01:00,856d33eef541e9f2e48fff07fdb045011acb017e,https://github.com/VLL-HD/FrEIA/commit/856d33eef541e9f2e48fff07fdb045011acb017e,Proposal for replacement for output_dims,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
141,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-12 12:06:54+01:00,00715baca12e48503dbd7c2cc71ab54db1bd5cef,https://github.com/VLL-HD/FrEIA/commit/00715baca12e48503dbd7c2cc71ab54db1bd5cef,"WIP: More work on Split module, tests not passing right now",2,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
142,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-12 12:27:27+01:00,f2edcb8054458f9390784f32ae52749314af1201,https://github.com/VLL-HD/FrEIA/commit/f2edcb8054458f9390784f32ae52749314af1201,Add requirement for output_dims method to InvertibleModule,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
143,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-12 12:32:30+01:00,377f7f2d030d600c24b9c9c94621f544b1912ad0,https://github.com/VLL-HD/FrEIA/commit/377f7f2d030d600c24b9c9c94621f544b1912ad0,Gracely handle non-tensor jacobians,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
144,Till Bungert,tillbungert@gmail.com,2021-02-12 13:41:48+01:00,51153d5564773157751eaa33ab50ec47da403271,https://github.com/VLL-HD/FrEIA/commit/51153d5564773157751eaa33ab50ec47da403271,Include __init__ in docs and add GMM,21,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
145,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-12 13:54:28+01:00,7d69829cd6b49a7505678b7bfbbe8c545e169726,https://github.com/VLL-HD/FrEIA/commit/7d69829cd6b49a7505678b7bfbbe8c545e169726,new call and return signatures for fixed transforms,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
146,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-12 13:56:40+01:00,d55ba7b2877a74a6e6d8c40d72c0bf847368fdb1,https://github.com/VLL-HD/FrEIA/commit/d55ba7b2877a74a6e6d8c40d72c0bf847368fdb1,added the new call and return signatures to the GMM block,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
147,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-12 14:01:46+01:00,12c996559b86cee3fbdfcb8b67b8cfdd9b57e43b,https://github.com/VLL-HD/FrEIA/commit/12c996559b86cee3fbdfcb8b67b8cfdd9b57e43b,new calls and return signatures for the invertible autoencoder layers,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
148,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-12 14:04:49+01:00,d02b9fe5ff241ecbead6d996812831fb4cc60c0d,https://github.com/VLL-HD/FrEIA/commit/d02b9fe5ff241ecbead6d996812831fb4cc60c0d,new calls and returns for the i-ResNet operations,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
149,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-12 14:07:07+01:00,c9ade1ff7590d8d44c683e4f4e2ab5d99c0343c2,https://github.com/VLL-HD/FrEIA/commit/c9ade1ff7590d8d44c683e4f4e2ab5d99c0343c2,new calls and return signatures for the orthogonal operations,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
150,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-12 14:11:17+01:00,88ee965852fdf792f89e4b8abbbf044ee44499b6,https://github.com/VLL-HD/FrEIA/commit/88ee965852fdf792f89e4b8abbbf044ee44499b6,added the jacobian to the forward() call signature,6,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
151,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-12 14:20:29+01:00,e820a0aa5098ba5d34591189d080616021163183,https://github.com/VLL-HD/FrEIA/commit/e820a0aa5098ba5d34591189d080616021163183,fixed syntax errors and the worst pep8-offenders,6,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
152,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-12 14:37:31+01:00,d2cf6a89a3d16c9d5ba06d31738c0e95b3397452,https://github.com/VLL-HD/FrEIA/commit/d2cf6a89a3d16c9d5ba06d31738c0e95b3397452,intermediate_outputs: return dictionary of Jacobians,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
153,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-15 12:03:51+01:00,72e77473675338b090627f1551759b8dd34b203a,https://github.com/VLL-HD/FrEIA/commit/72e77473675338b090627f1551759b8dd34b203a,Additions from code review by @wapu and @fdraxler,4,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
154,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-15 12:54:04+01:00,25d10cf658a88d94706c7e890e906e7b8128d050,https://github.com/VLL-HD/FrEIA/commit/25d10cf658a88d94706c7e890e906e7b8128d050,"Modify a bunch of tests to new signature of GraphINN
More expressive error messages",10,False,True,True,False,True,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,1,6,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],['class ComplexComputeGraph(unittest.TestCase):'],"[('True', '(isinstance(y, type(self.x) ), f)'), ('Equal', '(y.shape, exp , f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs, f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs < self.tol, f)')]",[],[],[],[],"['not torch.cuda.is_available(),']",[],[],[],['import unittest'],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
155,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-15 13:02:48+01:00,b562c8d30f5fa784c9fa0d1d9573058ca677a975,https://github.com/VLL-HD/FrEIA/commit/b562c8d30f5fa784c9fa0d1d9573058ca677a975,All tests pass except for some numerical approximations and a Jacobian shape for GMM,2,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
156,psorrenson,43550703+psorrenson@users.noreply.github.com,2021-02-15 13:07:43+01:00,a9999e9baf6dd69e33b3e7c403407b5466da2ca1,https://github.com/VLL-HD/FrEIA/commit/a9999e9baf6dd69e33b3e7c403407b5466da2ca1,Fixed incorrectly implemented assertion in Split,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
157,fdraxler,fdraxler@users.noreply.github.com,2021-02-15 13:17:34+01:00,7a0d543b6880b8c18a2b91a5b90fd6451203c693,https://github.com/VLL-HD/FrEIA/commit/7a0d543b6880b8c18a2b91a5b90fd6451203c693,Add GitHub build badge,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
158,psorrenson,43550703+psorrenson@users.noreply.github.com,2021-02-15 13:31:29+01:00,983ff4bb5e4a7a9e911660d90364e58ea621b21c,https://github.com/VLL-HD/FrEIA/commit/983ff4bb5e4a7a9e911660d90364e58ea621b21c,New INN diagram for tutorial,0,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
159,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-15 14:24:37+01:00,e6ca1b7358a9c1ae5a56c1b76d3b333486e83877,https://github.com/VLL-HD/FrEIA/commit/e6ca1b7358a9c1ae5a56c1b76d3b333486e83877,"fixed and improved test_conditioning (see detailed commit message)

- ALL tests are now run on both cuda (only if available) and cpu
- fixed graph_INN numerical jacobian (slogdetm instead of .det() causing inf)
- removed bugs concerning model construciton and call signatures from tests
- also tests if inverse log jac is negative forward log jac
- pep 8",2,False,True,True,True,True,False,False,False,False,False,False,False,False,False,False,[],0,5,0,0,0,0,0,3,0,0,0,0,6,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],"[('True', '(isinstance(y, type(self.x)), f)'), ('Equal', '(y.shape, exp, f)'), ('True', '(obs < self.inv_tol, f)'), ('True', '(obs_j  < self.inv_tol, f)'), ('True', '(obs, f)')]",[],[],[],[],[],"['()', '()', '()']",[],[],[],[],"[('True', '(isinstance(y, type(self.x) ), f)'), ('Equal', '(y.shape, exp , f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs, f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs < self.tol, f)')]",[],[],[],[],"['not torch.cuda.is_available(),']",[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
160,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-15 15:08:26+01:00,cc2c8bfed69dddcb6f50ee071706d7e8d7185a03,https://github.com/VLL-HD/FrEIA/commit/cc2c8bfed69dddcb6f50ee071706d7e8d7185a03,added same features as test_conditioning to test_reversible_graph_net,2,False,True,True,True,True,False,False,False,False,False,False,False,False,False,False,[],0,7,0,0,0,0,0,3,0,0,0,0,8,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],"[('Raises', '(Exception) as context:'), ('Raises', '(Exception) as context:'), ('Raises', '(Exception) as context:'), ('Equal', '(in_node.output_dims, out_node.input_dims)'), ('True', '(obs < self.inv_tol, f)'), ('True', '(obs_j  < self.inv_tol, f)'), ('True', '(obs, f)')]",[],[],[],[],[],"['()', '()', '()']",[],[],[],[],"[('Raises', '(Exception) as context:'), ('Raises', '(Exception) as context:'), ('Raises', '(Exception) as context:'), ('Equal', '(in_node.output_dims, out_node.input_dims)'), ('True', '(obs < self.tol, f)'), ('True', '(obs, f)'), ('True', '(obs < self.tol, f)'), ('True', '(obs < self.tol, f)')]",[],[],[],[],"['not torch.cuda.is_available(),']",[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
161,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-15 15:30:12+01:00,5c881aa83c41a52f51d6a51d4bd12e0be61a9410,https://github.com/VLL-HD/FrEIA/commit/5c881aa83c41a52f51d6a51d4bd12e0be61a9410,"GMM still needs work, but the test doesnt fail outright",2,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
162,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-15 15:40:54+01:00,71c697d7fa2e0fed669b17ce56b283d1521b41c3,https://github.com/VLL-HD/FrEIA/commit/71c697d7fa2e0fed669b17ce56b283d1521b41c3,"removed verbose debug messages in test_orthogonal_layer, put in TODOs",2,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,1,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],"[('True', '(torch.allclose(logdet, logdet_num, atol=1, rtol=0.03),')]",[],[],[],[],[],[],[],[],[],[],"[('True', '(torch.allclose(logdet, logdet_num, atol=0.01, rtol=0.01))')]",[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
163,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-15 15:43:18+01:00,86c41e79d8c7ade5cc90b4fef84b5205bc136bf0,https://github.com/VLL-HD/FrEIA/commit/86c41e79d8c7ade5cc90b4fef84b5205bc136bf0,"make numerical jacobian arguments the same for GMM, removed unneccessary statements",2,False,True,True,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
164,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-15 16:13:13+01:00,3e2ef46655a0a1e8318033be7d2b821370be3113,https://github.com/VLL-HD/FrEIA/commit/3e2ef46655a0a1e8318033be7d2b821370be3113,Fix some code indentation,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
165,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-15 16:14:28+01:00,1dd8347410b4cd497e5e32e020b4978d4f7d0269,https://github.com/VLL-HD/FrEIA/commit/1dd8347410b4cd497e5e32e020b4978d4f7d0269,fix more indentation,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
166,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-15 16:21:19+01:00,91cdbaf672ae8a1179c59002574fa36ac57df88d,https://github.com/VLL-HD/FrEIA/commit/91cdbaf672ae8a1179c59002574fa36ac57df88d,more indentation,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
167,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-15 16:30:53+01:00,0a74565e4d370f3f245000736bfd254ea89c9628,https://github.com/VLL-HD/FrEIA/commit/0a74565e4d370f3f245000736bfd254ea89c9628,Consistent formating for all python code blocks,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
168,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-15 16:34:54+01:00,f54502f12f21c529d023f9d46f65a5591df4b810,https://github.com/VLL-HD/FrEIA/commit/f54502f12f21c529d023f9d46f65a5591df4b810,more indentation,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
169,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-15 17:07:25+01:00,5a35a46f2ae76a97572e34792a1fe6c20d910d0d,https://github.com/VLL-HD/FrEIA/commit/5a35a46f2ae76a97572e34792a1fe6c20d910d0d,edits and fixups to beginning part of tutorial,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
170,Jakob Kruse,33481686+wapu@users.noreply.github.com,2021-02-15 18:01:12+01:00,a09a35d6d5d4a027a228f8e157641be3080cf3b2,https://github.com/VLL-HD/FrEIA/commit/a09a35d6d5d4a027a228f8e157641be3080cf3b2,"Delete dummy_modules.py, it has no use anymore",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
171,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-15 18:27:27+01:00,2bb5b7735b212e891ae53beba2b35fa5db556437,https://github.com/VLL-HD/FrEIA/commit/2bb5b7735b212e891ae53beba2b35fa5db556437,Updated to use GraphINN and SequenceINN. Tested code examples. Running as expected with a couple of exceptions.,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
172,Peter Sorrenson,peter.sorrenson@gmail.com,2021-02-15 18:33:42+01:00,047150de7012df36fff98d3d4c3f685c184a077a,https://github.com/VLL-HD/FrEIA/commit/047150de7012df36fff98d3d4c3f685c184a077a,Minor edits,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
173,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-16 14:10:16+01:00,198c47a6c2e43e6ea37498779667f6cda8dc9bfa,https://github.com/VLL-HD/FrEIA/commit/198c47a6c2e43e6ea37498779667f6cda8dc9bfa,Replace assert with ValueRror when invalid objects are passed to a Node,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
174,Till Bungert,tillbungert@gmail.com,2021-02-16 15:24:59+01:00,015d00cac4cccf88433ef74c73de7482365f0160,https://github.com/VLL-HD/FrEIA/commit/015d00cac4cccf88433ef74c73de7482365f0160,Regenerate docs with new classes,19,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
175,github-actions[bot],41898282+github-actions[bot]@users.noreply.github.com,2021-02-16 14:27:58+00:00,069d20c0543849b0da45f4bb3a2cd51296ecc4c0,https://github.com/VLL-HD/FrEIA/commit/069d20c0543849b0da45f4bb3a2cd51296ecc4c0,Generate Python docs from c1065349a7e29766730349493c086e02542fc7f9,17,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
176,Jakob Kruse,jakob.kruse@iwr.uni-heidelberg.de,2021-02-16 15:53:54+01:00,41bf18d974a46ff1b7506584895a0c4e63a21a8a,https://github.com/VLL-HD/FrEIA/commit/41bf18d974a46ff1b7506584895a0c4e63a21a8a,Copy+Paste mistake in Reshape error message,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
177,github-actions[bot],41898282+github-actions[bot]@users.noreply.github.com,2021-02-16 14:55:59+00:00,924900dc24dc972975d8f42d10fabfb451117088,https://github.com/VLL-HD/FrEIA/commit/924900dc24dc972975d8f42d10fabfb451117088,Generate Python docs from 41bf18d974a46ff1b7506584895a0c4e63a21a8a,9,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
178,Jakob Kruse,33481686+wapu@users.noreply.github.com,2021-02-16 17:08:26+01:00,45516662f14291bd26f36727114e7ae0141162b3,https://github.com/VLL-HD/FrEIA/commit/45516662f14291bd26f36727114e7ae0141162b3,fixed the conditioning for sequenceINN,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
179,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-17 08:58:08+01:00,d526018f7eefcdf19a181d85f0319c8fde1a07dc,https://github.com/VLL-HD/FrEIA/commit/d526018f7eefcdf19a181d85f0319c8fde1a07dc,fixed docstring of InvertibleModule for html rendering,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
180,github-actions[bot],41898282+github-actions[bot]@users.noreply.github.com,2021-02-17 08:01:19+00:00,f8e114e52a90e498d5a4febc78a6f036b60ead43,https://github.com/VLL-HD/FrEIA/commit/f8e114e52a90e498d5a4febc78a6f036b60ead43,Generate Python docs from d526018f7eefcdf19a181d85f0319c8fde1a07dc,5,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
181,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-17 10:07:52+01:00,edc8a3d94c101f135bbddab9834a051e2a450aa8,https://github.com/VLL-HD/FrEIA/commit/edc8a3d94c101f135bbddab9834a051e2a450aa8,"expanded on the all_in_one_block docstring, fixed minor formatting issues.",2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
182,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-17 10:26:13+01:00,fdc7fffe0afd535f8f3181279210c1957d71d6c8,https://github.com/VLL-HD/FrEIA/commit/fdc7fffe0afd535f8f3181279210c1957d71d6c8,minor fixes to latex math and html docs autogeneration options,4,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
183,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-17 10:45:45+01:00,3112f863a61fcb9cd30d9f7a0c577457fe0fc6ec,https://github.com/VLL-HD/FrEIA/commit/3112f863a61fcb9cd30d9f7a0c577457fe0fc6ec,"added the ordering of modules in the documentation, which methods appear by default, docstring for output_dims",4,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
184,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-17 11:06:54+01:00,08701112cc2df928fd8b1271e9f4f9854574b3cf,https://github.com/VLL-HD/FrEIA/commit/08701112cc2df928fd8b1271e9f4f9854574b3cf,"made docstring convention for __init__ the same for graph topology, removed deprecated classes from docs",3,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
185,Felix Draxle,felix.draxler@iwr.uni-heidelberg.de,2021-02-16 14:17:39+01:00,f7a9fd469741fcab7912425047bf9a3965876512,https://github.com/VLL-HD/FrEIA/commit/f7a9fd469741fcab7912425047bf9a3965876512,Another assert statement that should be an exception for the user,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
186,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-22 14:28:10+01:00,e179db5f0c811c5c45bc862197ea58f0d5026507,https://github.com/VLL-HD/FrEIA/commit/e179db5f0c811c5c45bc862197ea58f0d5026507,fixed transforms documentation + minor formatting fixes,4,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
187,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-24 11:45:06+01:00,f58f98a05bbf08f3f8b1a9934fae6edcc3c531f8,https://github.com/VLL-HD/FrEIA/commit/f58f98a05bbf08f3f8b1a9934fae6edcc3c531f8,invertible autoencoder activations,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
188,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-24 11:47:04+01:00,15ef1bfaf70de335d5ebc0260ce0b1ae36b2fd79,https://github.com/VLL-HD/FrEIA/commit/15ef1bfaf70de335d5ebc0260ce0b1ae36b2fd79,"bug with sequence INN jacobian, as well as minor formatting things",3,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
189,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-02-24 12:41:50+01:00,a0e377bc9135fd834b7b9a26d427ed29be9254ce,https://github.com/VLL-HD/FrEIA/commit/a0e377bc9135fd834b7b9a26d427ed29be9254ce,invertible autoencoder layers & fixed crash with fixed permutation,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
190,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-03-03 15:21:01+01:00,220a4c5e50607d5c094d7b371dd32ca8a5b21a9e,https://github.com/VLL-HD/FrEIA/commit/220a4c5e50607d5c094d7b371dd32ca8a5b21a9e,docstrings and exceptions for orthogonal transforms,2,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
191,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-03-04 15:39:01+01:00,bbfc2f70c505dd85ba27d8f787de4ac73103741e,https://github.com/VLL-HD/FrEIA/commit/bbfc2f70c505dd85ba27d8f787de4ac73103741e,documentation for ActNorm module,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
192,github-actions[bot],41898282+github-actions[bot]@users.noreply.github.com,2021-03-04 14:44:26+00:00,b192cec53f0ba9cea4f3063bfa6cc27206d1bdd4,https://github.com/VLL-HD/FrEIA/commit/b192cec53f0ba9cea4f3063bfa6cc27206d1bdd4,Generate Python docs from 70939db0b36395add33a1afb18edf6c17de09273,9,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
193,ernstklrb,33454758+ernstklrb@users.noreply.github.com,2021-03-30 10:16:35+02:00,1f587511e10f5ca9cf218b17087396ec6e8e917e,https://github.com/VLL-HD/FrEIA/commit/1f587511e10f5ca9cf218b17087396ec6e8e917e,"fix some typos in README.rst

some fixes to words.
adding some interpunction for consistency.",1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
194,Till Bungert,tillbungert@gmail.com,2021-04-01 15:57:09+02:00,a64a1daf6ac6bd6ab0d43eef9b9e9b88689b5b74,https://github.com/VLL-HD/FrEIA/commit/a64a1daf6ac6bd6ab0d43eef9b9e9b88689b5b74,Nodes now register as outputs in correct order,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
195,github-actions[bot],41898282+github-actions[bot]@users.noreply.github.com,2021-04-01 14:22:06+00:00,bb0d7fc594b21c071e68e22f9272275d79b45040,https://github.com/VLL-HD/FrEIA/commit/bb0d7fc594b21c071e68e22f9272275d79b45040,Generate Python docs from 7fe44a00efa29b981f2647bba771dc60c9facb20,13,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
196,github-actions[bot],41898282+github-actions[bot]@users.noreply.github.com,2021-04-12 11:34:11+00:00,451286ffae2bfc42f6b0baaba47f3d4583258599,https://github.com/VLL-HD/FrEIA/commit/451286ffae2bfc42f6b0baaba47f3d4583258599,Generate Python docs from 4df80dc4626c6311b037a0858c88cf5adcd940a6,14,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
197,Lynton Ardizzone,lynton.ardizzone@iwr.uni-heidelberg.de,2021-04-16 12:36:51+02:00,4e0c6ab42b26ec6e41b1ee2abb1a8b6562752b00,https://github.com/VLL-HD/FrEIA/commit/4e0c6ab42b26ec6e41b1ee2abb1a8b6562752b00,Added the CVPR 2021 paper to the list of papers,1,False,False,False,False,False,False,False,False,False,False,False,False,False,False,False,[],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[]
