{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 16:22:44 2019 " "Info: Processing started: Sun Apr 21 16:22:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MAC -c MAC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAC -c MAC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iclk " "Info: Assuming node \"iclk\" is an undefined clock" {  } { { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iclk memory fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0 register r_read_counter\[9\] 156.1 MHz 6.406 ns Internal " "Info: Clock \"iclk\" has Internal fmax of 156.1 MHz between source memory \"fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"r_read_counter\[9\]\" (period= 6.406 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.770 ns + Longest memory register " "Info: + Longest memory to register delay is 5.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M9K_X27_Y13_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X27_Y13_N0; Fanout = 11; MEM Node = 'fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_nbc1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/db/altsyncram_nbc1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.890 ns) 2.890 ns fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a9 2 MEM M9K_X27_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.890 ns) = 2.890 ns; Loc. = M9K_X27_Y13_N0; Fanout = 1; MEM Node = 'fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 } "NODE_NAME" } } { "db/altsyncram_nbc1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/db/altsyncram_nbc1.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.361 ns) 3.728 ns fifo:length_of_packet\|rArray~35 3 COMB LCCOMB_X26_Y13_N6 1 " "Info: 3: + IC(0.477 ns) + CELL(0.361 ns) = 3.728 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'fifo:length_of_packet\|rArray~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 fifo:length_of_packet|rArray~35 } "NODE_NAME" } } { "fifo.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/fifo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.155 ns) 4.584 ns fifo:length_of_packet\|rArray~36 4 COMB LCCOMB_X29_Y13_N26 2 " "Info: 4: + IC(0.701 ns) + CELL(0.155 ns) = 4.584 ns; Loc. = LCCOMB_X29_Y13_N26; Fanout = 2; COMB Node = 'fifo:length_of_packet\|rArray~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { fifo:length_of_packet|rArray~35 fifo:length_of_packet|rArray~36 } "NODE_NAME" } } { "fifo.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/fifo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.406 ns) 5.770 ns r_read_counter\[9\] 5 REG FF_X25_Y13_N19 3 " "Info: 5: + IC(0.780 ns) + CELL(0.406 ns) = 5.770 ns; Loc. = FF_X25_Y13_N19; Fanout = 3; REG Node = 'r_read_counter\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { fifo:length_of_packet|rArray~36 r_read_counter[9] } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.812 ns ( 66.07 % ) " "Info: Total cell delay = 3.812 ns ( 66.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.958 ns ( 33.93 % ) " "Info: Total interconnect delay = 1.958 ns ( 33.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 fifo:length_of_packet|rArray~35 fifo:length_of_packet|rArray~36 r_read_counter[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.770 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 {} fifo:length_of_packet|rArray~35 {} fifo:length_of_packet|rArray~36 {} r_read_counter[9] {} } { 0.000ns 0.000ns 0.477ns 0.701ns 0.780ns } { 0.000ns 2.890ns 0.361ns 0.155ns 0.406ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.391 ns - Smallest " "Info: - Smallest clock skew is -0.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.583 ns + Shortest register " "Info: + Shortest clock path from clock \"iclk\" to destination register is 2.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 185 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 185; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.613 ns) 2.583 ns r_read_counter\[9\] 4 REG FF_X25_Y13_N19 3 " "Info: 4: + IC(0.873 ns) + CELL(0.613 ns) = 2.583 ns; Loc. = FF_X25_Y13_N19; Fanout = 3; REG Node = 'r_read_counter\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { iclk~inputclkctrl r_read_counter[9] } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 58.34 % ) " "Info: Total cell delay = 1.507 ns ( 58.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 41.66 % ) " "Info: Total interconnect delay = 1.076 ns ( 41.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { iclk iclk~input iclk~inputclkctrl r_read_counter[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_read_counter[9] {} } { 0.000ns 0.000ns 0.203ns 0.873ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 2.974 ns - Longest memory " "Info: - Longest clock path from clock \"iclk\" to source memory is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 185 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 185; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(1.001 ns) 2.974 ns fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0 4 MEM M9K_X27_Y13_N0 11 " "Info: 4: + IC(0.876 ns) + CELL(1.001 ns) = 2.974 ns; Loc. = M9K_X27_Y13_N0; Fanout = 11; MEM Node = 'fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { iclk~inputclkctrl fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_nbc1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/db/altsyncram_nbc1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 63.72 % ) " "Info: Total cell delay = 1.895 ns ( 63.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 36.28 % ) " "Info: Total interconnect delay = 1.079 ns ( 36.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { iclk iclk~input iclk~inputclkctrl fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.876ns } { 0.000ns 0.894ns 0.000ns 1.001ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { iclk iclk~input iclk~inputclkctrl r_read_counter[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_read_counter[9] {} } { 0.000ns 0.000ns 0.203ns 0.873ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { iclk iclk~input iclk~inputclkctrl fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.876ns } { 0.000ns 0.894ns 0.000ns 1.001ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.263 ns + " "Info: + Micro clock to output delay of source is 0.263 ns" {  } { { "db/altsyncram_nbc1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/db/altsyncram_nbc1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 167 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 fifo:length_of_packet|rArray~35 fifo:length_of_packet|rArray~36 r_read_counter[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.770 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 {} fifo:length_of_packet|rArray~35 {} fifo:length_of_packet|rArray~36 {} r_read_counter[9] {} } { 0.000ns 0.000ns 0.477ns 0.701ns 0.780ns } { 0.000ns 2.890ns 0.361ns 0.155ns 0.406ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { iclk iclk~input iclk~inputclkctrl r_read_counter[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_read_counter[9] {} } { 0.000ns 0.000ns 0.203ns 0.873ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { iclk iclk~input iclk~inputclkctrl fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.876ns } { 0.000ns 0.894ns 0.000ns 1.001ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r_MAC_higher\[0\] iFSM_state\[2\] iclk 6.193 ns register " "Info: tsu for register \"r_MAC_higher\[0\]\" (data pin = \"iFSM_state\[2\]\", clock pin = \"iclk\") is 6.193 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.811 ns + Longest pin register " "Info: + Longest pin to register delay is 8.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iFSM_state\[2\] 1 PIN PIN_66 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_66; Fanout = 1; PIN Node = 'iFSM_state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iFSM_state[2] } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns iFSM_state\[2\]~input 2 COMB IOIBUF_X28_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOIBUF_X28_Y0_N1; Fanout = 3; COMB Node = 'iFSM_state\[2\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { iFSM_state[2] iFSM_state[2]~input } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.651 ns) + CELL(0.155 ns) 5.719 ns r_MAC_read_addr\[0\]~0 3 COMB LCCOMB_X24_Y13_N18 2 " "Info: 3: + IC(4.651 ns) + CELL(0.155 ns) = 5.719 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 2; COMB Node = 'r_MAC_read_addr\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.806 ns" { iFSM_state[2]~input r_MAC_read_addr[0]~0 } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.361 ns) 6.364 ns r_MAC_read_addr\[0\]~4 4 COMB LCCOMB_X24_Y13_N12 4 " "Info: 4: + IC(0.284 ns) + CELL(0.361 ns) = 6.364 ns; Loc. = LCCOMB_X24_Y13_N12; Fanout = 4; COMB Node = 'r_MAC_read_addr\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { r_MAC_read_addr[0]~0 r_MAC_read_addr[0]~4 } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.155 ns) 6.780 ns r_MAC_higher\[0\]~0 5 COMB LCCOMB_X24_Y13_N22 6 " "Info: 5: + IC(0.261 ns) + CELL(0.155 ns) = 6.780 ns; Loc. = LCCOMB_X24_Y13_N22; Fanout = 6; COMB Node = 'r_MAC_higher\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { r_MAC_read_addr[0]~4 r_MAC_higher[0]~0 } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.708 ns) 8.811 ns r_MAC_higher\[0\] 6 REG FF_X17_Y15_N17 1 " "Info: 6: + IC(1.323 ns) + CELL(0.708 ns) = 8.811 ns; Loc. = FF_X17_Y15_N17; Fanout = 1; REG Node = 'r_MAC_higher\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { r_MAC_higher[0]~0 r_MAC_higher[0] } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.292 ns ( 26.01 % ) " "Info: Total cell delay = 2.292 ns ( 26.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.519 ns ( 73.99 % ) " "Info: Total interconnect delay = 6.519 ns ( 73.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.811 ns" { iFSM_state[2] iFSM_state[2]~input r_MAC_read_addr[0]~0 r_MAC_read_addr[0]~4 r_MAC_higher[0]~0 r_MAC_higher[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.811 ns" { iFSM_state[2] {} iFSM_state[2]~input {} r_MAC_read_addr[0]~0 {} r_MAC_read_addr[0]~4 {} r_MAC_higher[0]~0 {} r_MAC_higher[0] {} } { 0.000ns 0.000ns 4.651ns 0.284ns 0.261ns 1.323ns } { 0.000ns 0.913ns 0.155ns 0.361ns 0.155ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 149 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"iclk\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 185 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 185; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.613 ns) 2.600 ns r_MAC_higher\[0\] 4 REG FF_X17_Y15_N17 1 " "Info: 4: + IC(0.890 ns) + CELL(0.613 ns) = 2.600 ns; Loc. = FF_X17_Y15_N17; Fanout = 1; REG Node = 'r_MAC_higher\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { iclk~inputclkctrl r_MAC_higher[0] } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 57.96 % ) " "Info: Total cell delay = 1.507 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.093 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { iclk iclk~input iclk~inputclkctrl r_MAC_higher[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_MAC_higher[0] {} } { 0.000ns 0.000ns 0.203ns 0.890ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.811 ns" { iFSM_state[2] iFSM_state[2]~input r_MAC_read_addr[0]~0 r_MAC_read_addr[0]~4 r_MAC_higher[0]~0 r_MAC_higher[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.811 ns" { iFSM_state[2] {} iFSM_state[2]~input {} r_MAC_read_addr[0]~0 {} r_MAC_read_addr[0]~4 {} r_MAC_higher[0]~0 {} r_MAC_higher[0] {} } { 0.000ns 0.000ns 4.651ns 0.284ns 0.261ns 1.323ns } { 0.000ns 0.913ns 0.155ns 0.361ns 0.155ns 0.708ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { iclk iclk~input iclk~inputclkctrl r_MAC_higher[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_MAC_higher[0] {} } { 0.000ns 0.000ns 0.203ns 0.890ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iclk o_FIFO\[9\] fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0 12.419 ns memory " "Info: tco from clock \"iclk\" to destination pin \"o_FIFO\[9\]\" through memory \"fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0\" is 12.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 2.974 ns + Longest memory " "Info: + Longest clock path from clock \"iclk\" to source memory is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 185 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 185; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(1.001 ns) 2.974 ns fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0 4 MEM M9K_X27_Y13_N0 11 " "Info: 4: + IC(0.876 ns) + CELL(1.001 ns) = 2.974 ns; Loc. = M9K_X27_Y13_N0; Fanout = 11; MEM Node = 'fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { iclk~inputclkctrl fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_nbc1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/db/altsyncram_nbc1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 63.72 % ) " "Info: Total cell delay = 1.895 ns ( 63.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.079 ns ( 36.28 % ) " "Info: Total interconnect delay = 1.079 ns ( 36.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { iclk iclk~input iclk~inputclkctrl fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.876ns } { 0.000ns 0.894ns 0.000ns 1.001ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.263 ns + " "Info: + Micro clock to output delay of source is 0.263 ns" {  } { { "db/altsyncram_nbc1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/db/altsyncram_nbc1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.182 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M9K_X27_Y13_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X27_Y13_N0; Fanout = 11; MEM Node = 'fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_nbc1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/db/altsyncram_nbc1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.890 ns) 2.890 ns fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a9 2 MEM M9K_X27_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.890 ns) = 2.890 ns; Loc. = M9K_X27_Y13_N0; Fanout = 1; MEM Node = 'fifo:length_of_packet\|altsyncram:rArray_rtl_0\|altsyncram_nbc1:auto_generated\|ram_block1a9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 } "NODE_NAME" } } { "db/altsyncram_nbc1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/db/altsyncram_nbc1.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.361 ns) 3.728 ns fifo:length_of_packet\|rArray~35 3 COMB LCCOMB_X26_Y13_N6 1 " "Info: 3: + IC(0.477 ns) + CELL(0.361 ns) = 3.728 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'fifo:length_of_packet\|rArray~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 fifo:length_of_packet|rArray~35 } "NODE_NAME" } } { "fifo.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/fifo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.155 ns) 4.584 ns fifo:length_of_packet\|rArray~36 4 COMB LCCOMB_X29_Y13_N26 2 " "Info: 4: + IC(0.701 ns) + CELL(0.155 ns) = 4.584 ns; Loc. = LCCOMB_X29_Y13_N26; Fanout = 2; COMB Node = 'fifo:length_of_packet\|rArray~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { fifo:length_of_packet|rArray~35 fifo:length_of_packet|rArray~36 } "NODE_NAME" } } { "fifo.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/fifo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(2.169 ns) 9.182 ns o_FIFO\[9\]~output 5 COMB IOOBUF_X18_Y24_N23 1 " "Info: 5: + IC(2.429 ns) + CELL(2.169 ns) = 9.182 ns; Loc. = IOOBUF_X18_Y24_N23; Fanout = 1; COMB Node = 'o_FIFO\[9\]~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { fifo:length_of_packet|rArray~36 o_FIFO[9]~output } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.182 ns o_FIFO\[9\] 6 PIN PIN_125 0 " "Info: 6: + IC(0.000 ns) + CELL(0.000 ns) = 9.182 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'o_FIFO\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { o_FIFO[9]~output o_FIFO[9] } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.575 ns ( 60.72 % ) " "Info: Total cell delay = 5.575 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.607 ns ( 39.28 % ) " "Info: Total interconnect delay = 3.607 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.182 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 fifo:length_of_packet|rArray~35 fifo:length_of_packet|rArray~36 o_FIFO[9]~output o_FIFO[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.182 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 {} fifo:length_of_packet|rArray~35 {} fifo:length_of_packet|rArray~36 {} o_FIFO[9]~output {} o_FIFO[9] {} } { 0.000ns 0.000ns 0.477ns 0.701ns 2.429ns 0.000ns } { 0.000ns 2.890ns 0.361ns 0.155ns 2.169ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { iclk iclk~input iclk~inputclkctrl fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.876ns } { 0.000ns 0.894ns 0.000ns 1.001ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.182 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 fifo:length_of_packet|rArray~35 fifo:length_of_packet|rArray~36 o_FIFO[9]~output o_FIFO[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.182 ns" { fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a0~portb_address_reg0 {} fifo:length_of_packet|altsyncram:rArray_rtl_0|altsyncram_nbc1:auto_generated|ram_block1a9 {} fifo:length_of_packet|rArray~35 {} fifo:length_of_packet|rArray~36 {} o_FIFO[9]~output {} o_FIFO[9] {} } { 0.000ns 0.000ns 0.477ns 0.701ns 2.429ns 0.000ns } { 0.000ns 2.890ns 0.361ns 0.155ns 2.169ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rWR_state.lpWAIT iFSM_state\[1\] iclk -1.255 ns register " "Info: th for register \"rWR_state.lpWAIT\" (data pin = \"iFSM_state\[1\]\", clock pin = \"iclk\") is -1.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.579 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 185 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 185; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.613 ns) 2.579 ns rWR_state.lpWAIT 4 REG FF_X22_Y13_N9 5 " "Info: 4: + IC(0.869 ns) + CELL(0.613 ns) = 2.579 ns; Loc. = FF_X22_Y13_N9; Fanout = 5; REG Node = 'rWR_state.lpWAIT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { iclk~inputclkctrl rWR_state.lpWAIT } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 58.43 % ) " "Info: Total cell delay = 1.507 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.072 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { iclk iclk~input iclk~inputclkctrl rWR_state.lpWAIT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} rWR_state.lpWAIT {} } { 0.000ns 0.000ns 0.203ns 0.869ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.020 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iFSM_state\[1\] 1 PIN PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'iFSM_state\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iFSM_state[1] } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns iFSM_state\[1\]~input 2 COMB IOIBUF_X0_Y11_N15 2 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y11_N15; Fanout = 2; COMB Node = 'iFSM_state\[1\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { iFSM_state[1] iFSM_state[1]~input } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.361 ns) 2.683 ns Selector3~0 3 COMB LCCOMB_X24_Y13_N8 2 " "Info: 3: + IC(1.418 ns) + CELL(0.361 ns) = 2.683 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 2; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { iFSM_state[1]~input Selector3~0 } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.155 ns) 3.508 ns Selector1~1 4 COMB LCCOMB_X22_Y13_N28 3 " "Info: 4: + IC(0.670 ns) + CELL(0.155 ns) = 3.508 ns; Loc. = LCCOMB_X22_Y13_N28; Fanout = 3; COMB Node = 'Selector1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { Selector3~0 Selector1~1 } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.155 ns) 3.916 ns Selector0~0 5 COMB LCCOMB_X22_Y13_N8 1 " "Info: 5: + IC(0.253 ns) + CELL(0.155 ns) = 3.916 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Selector1~1 Selector0~0 } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 4.020 ns rWR_state.lpWAIT 6 REG FF_X22_Y13_N9 5 " "Info: 6: + IC(0.000 ns) + CELL(0.104 ns) = 4.020 ns; Loc. = FF_X22_Y13_N9; Fanout = 5; REG Node = 'rWR_state.lpWAIT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { Selector0~0 rWR_state.lpWAIT } "NODE_NAME" } } { "ravil_memory.v" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/memory_with_MAC/ravil_memory.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.679 ns ( 41.77 % ) " "Info: Total cell delay = 1.679 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.341 ns ( 58.23 % ) " "Info: Total interconnect delay = 2.341 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { iFSM_state[1] iFSM_state[1]~input Selector3~0 Selector1~1 Selector0~0 rWR_state.lpWAIT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { iFSM_state[1] {} iFSM_state[1]~input {} Selector3~0 {} Selector1~1 {} Selector0~0 {} rWR_state.lpWAIT {} } { 0.000ns 0.000ns 1.418ns 0.670ns 0.253ns 0.000ns } { 0.000ns 0.904ns 0.361ns 0.155ns 0.155ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { iclk iclk~input iclk~inputclkctrl rWR_state.lpWAIT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} rWR_state.lpWAIT {} } { 0.000ns 0.000ns 0.203ns 0.869ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.020 ns" { iFSM_state[1] iFSM_state[1]~input Selector3~0 Selector1~1 Selector0~0 rWR_state.lpWAIT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.020 ns" { iFSM_state[1] {} iFSM_state[1]~input {} Selector3~0 {} Selector1~1 {} Selector0~0 {} rWR_state.lpWAIT {} } { 0.000ns 0.000ns 1.418ns 0.670ns 0.253ns 0.000ns } { 0.000ns 0.904ns 0.361ns 0.155ns 0.155ns 0.104ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 16:22:46 2019 " "Info: Processing ended: Sun Apr 21 16:22:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
