[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3821. Wafer maps show 18% yield loss concentrated in a ring pattern 5-10mm from wafer edge. Pattern consistent across 6 wafers. Defects appear after plasma etch step.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: POLY_GATE_STD. Tool had preventive maintenance 2,800 RF-hours ago. Previous lot showed normal yield.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,800 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 12% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM 2,800 hours ago did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include leak verification\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern observed at 8-12mm from wafer edge on lot W2024-4102. Affected 8 of 25 wafers with 15% average yield loss. Defects are etch residue type, appearing as incomplete pattern transfer.\n\nProcess Context: ETCH-AMAT-03 used for metal etch. Recipe: AL_METAL1_V2. Tool RF-hours: 2,650. Last PM was 3 weeks ago. Edge uniformity measurement showed 9% variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma confinement ring erosion\n- Edge uniformity at 9% exceeds 5% specification\n- RF-hours at 2,650 indicates confinement ring approaching end of life\n- Erosion causing non-uniform plasma density at wafer periphery\n\n**Contributing Factors**:\n- Confinement ring not replaced during last PM\n- Metal etch recipe has higher plasma power accelerating erosion\n\n## Corrective Actions\n\n1. **Immediate**: Halt production on ETCH-AMAT-03\n2. **Inspect**: Remove and examine plasma confinement ring for erosion marks\n3. **Replace**: Install new confinement ring P/N 715-2847\n4. **Chamber clean**: Perform wet clean to remove erosion particles\n5. **Qualification**: Run 3 monitor wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Track confinement ring RF-hours separately (replace at 2,400 hrs for metal etch)\n- Add edge uniformity to post-PM qualification checklist\n- Implement SPC chart for edge/center ratio\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Distinct edge ring defects at 5-8mm from edge on lot W2024-5587. Defects appear as resist residue in ring pattern. 22% yield loss across 12 wafers. Pattern appeared suddenly mid-lot.\n\nProcess Context: Lithography track LITH-TEL-12 used for develop. Recipe: DUV_RESIST_A. EBR step included. Maintenance log shows EBR nozzle cleaned 200 wafers ago. No recent tool alarms.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge bead removal (EBR) nozzle clog\n- Sudden onset mid-lot indicates acute clog event\n- Resist residue pattern at 5-8mm matches EBR target zone\n- Nozzle cleaning 200 wafers ago may have been incomplete\n\n**Contributing Factors**:\n- Resist buildup in EBR solvent line\n- No flow sensor on EBR dispense to detect reduced flow\n\n## Corrective Actions\n\n1. **Immediate**: Pause lot processing on LITH-TEL-12\n2. **Inspect nozzle**: Check EBR nozzle for clog, clean with NMP solvent\n3. **Verify position**: Confirm nozzle position \u00b10.5mm from spec\n4. **Flow test**: Verify EBR solvent flow rate matches recipe spec\n5. **Validation**: Process test wafer, inspect edge under microscope\n\n## Prevention Measures\n\n- Install flow sensor on EBR dispense line\n- Reduce nozzle cleaning interval to 100 wafers\n- Add EBR verification step to daily startup qual\n\n**Severity**: Major\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-2938 at 10-15mm from edge. Defects show as particle contamination. 12% yield loss. Pattern observed on all 25 wafers in lot. Same pattern seen on previous lot processed on same tool.\n\nProcess Context: ETCH-LAM-11 poly etch chamber. Recipe: POLY_SPACER. Clamp ring last replaced 6 months ago. Chamber opened for inspection 48 hours before this lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring contamination\n- Pattern at 10-15mm corresponds to clamp ring contact zone\n- Consistent pattern across multiple lots indicates systematic issue\n- Chamber opening 48 hours ago may have introduced particles to clamp ring area\n\n**Contributing Factors**:\n- Clamp ring age (6 months) showing wear patterns\n- Insufficient chamber conditioning after opening\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-11\n2. **Inspect clamp ring**: Check for contamination, wear marks, particle accumulation\n3. **Clean or replace**: If contaminated, ultrasonically clean; if worn, replace P/N 839-3341\n4. **Chamber conditioning**: Run 10 seasoning wafers (extended due to chamber opening)\n5. **Validation**: Process qual lot, verify no edge ring defects\n\n## Prevention Measures\n\n- Extend seasoning protocol after any chamber opening (10 wafers minimum)\n- Implement clamp ring inspection at 4-month intervals\n- Add particle check to post-chamber-open procedure\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6721 showing 25% yield loss. Ring pattern at 6-10mm from edge. Defect type is pitting/corrosion. Issue started after PM completion yesterday. 15 wafers affected.\n\nProcess Context: ETCH-AMAT-08 oxide etch. Recipe: STI_OXIDE_V3. Full PM performed including lid seal replacement. Leak check passed at 0.8 mTorr/min. Chamber currently at 3,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber lid seal installation error\n- Edge ring pattern immediately after PM indicates seal-related issue\n- Leak check passed but marginally (0.8 mTorr/min vs <1 mTorr/min spec)\n- Corrosion/pitting suggests plasma interaction with compromised seal\n\n**Contributing Factors**:\n- New lid seal may be seated incorrectly\n- Seal torque may not meet specification\n- Possible seal material incompatibility or defective batch\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-08\n2. **Re-inspect seal**: Open chamber, verify lid seal seated correctly\n3. **Re-torque**: Apply proper torque sequence per vendor spec (P/N 839-0892)\n4. **Leak check**: Must achieve <0.5 mTorr/min for margin\n5. **Extended seasoning**: Run 8 conditioning wafers\n6. **Validation**: Process qual wafer, verify no edge defects\n\n## Prevention Measures\n\n- Require <0.5 mTorr/min leak rate target (vs 1.0 limit) for new seals\n- Add seal installation checklist to PM procedure\n- Verify seal batch/lot number for traceability\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Intermittent edge ring defects on lot W2024-7834. Only wafers 5, 10, 15, 20, 25 affected (every 5th wafer). Ring pattern at 7-11mm from edge. 8% overall lot yield loss.\n\nProcess Context: ETCH-LAM-05 gate etch. Recipe: HKMG_GATE. Tool at 2,200 RF-hours. Chamber temperature cycling observed in FDC data. Chiller maintenance performed last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber temperature cycling causing seal expansion/contraction\n- Pattern of every 5th wafer correlates with chamber thermal cycle period\n- Chiller maintenance last week may have affected cooling stability\n- Temperature variation causing O-ring seal to cycle between proper and improper seating\n\n**Contributing Factors**:\n- Chiller setpoint or PID tuning changed during maintenance\n- Seal material showing thermal fatigue at 2,200 RF-hours\n\n## Corrective Actions\n\n1. **Review FDC**: Analyze temperature trends, identify cycling period\n2. **Chiller check**: Verify coolant flow, setpoint, PID parameters match pre-PM values\n3. **Stabilize temperature**: Allow 4-hour thermal soak before production\n4. **Seal inspection**: Check O-ring for thermal fatigue, replace if hardened P/N 839-0127\n5. **Validation**: Process 10 consecutive wafers, verify no pattern\n\n## Prevention Measures\n\n- Add temperature stability check to post-chiller-maintenance qual\n- Set FDC alarm for temperature variation >\u00b11\u00b0C\n- Document chiller parameters before and after maintenance\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects at 5-9mm from edge on lot W2024-8156. Pattern shows as etch non-uniformity with 14% higher etch rate at edge. 16% yield loss on 18 wafers. Issue persists across 3 consecutive lots.\n\nProcess Context: ETCH-TEL-02 dielectric etch. Recipe: TEOS_VIA. RF-hours: 2,780. Focus ring replaced 500 RF-hours ago. Gas flow verified normal. Chamber pressure stable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring degradation beyond replacement threshold\n- 2,780 RF-hours significantly exceeds 2,500 RF-hour O-ring life limit\n- 14% edge etch rate variation indicates plasma edge leak\n- Persistence across 3 lots confirms systematic degradation\n\n**Contributing Factors**:\n- Focus ring replacement did not include O-ring inspection\n- PM schedule not synchronized with O-ring replacement cycle\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **O-ring replacement**: Replace all chamber O-rings P/N 839-0215 and 839-0216\n3. **Leak verification**: Achieve <0.5 mTorr/min\n4. **Uniformity map**: Run 49-point etch uniformity, target <3% edge/center\n5. **Lot disposition**: Review last 3 lots for rework potential\n\n## Prevention Measures\n\n- Link O-ring replacement to RF-hour counter alarm at 2,400 hours\n- Include O-ring inspection with any chamber open event\n- Add uniformity check to weekly qual wafer program\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Faint edge ring pattern on lot W2024-9203 at 12-15mm from edge. Defects are micro-scratches oriented radially. 6% yield loss on 8 wafers. Pattern only on wafers from slots 1-8 in FOUP.\n\nProcess Context: Post-etch handling through HANDLER-BROOKS-04. Wafers transferred to FOUP-7823 after ETCH-LAM-09. Robot end effector replaced 2 weeks ago. Edge grip alignment verified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP slot damage in positions 1-8\n- Radial micro-scratches indicate mechanical contact during insertion\n- Only slots 1-8 affected rules out robot end effector (would affect all slots)\n- FOUP-7823 likely has burr or damage in lower slots\n\n**Contributing Factors**:\n- FOUP may have been dropped or impacted\n- Slots 1-8 are lower positions, more susceptible to cassette base damage\n\n## Corrective Actions\n\n1. **Quarantine**: Immediately quarantine FOUP-7823\n2. **Inspection**: Examine slots 1-8 under magnification for burrs/damage\n3. **FOUP replacement**: If damage confirmed, scrap FOUP-7823\n4. **Wafer review**: Inspect affected wafers for additional damage\n5. **Cross-reference**: Check if other lots used FOUP-7823 recently\n\n## Prevention Measures\n\n- Implement FOUP inspection every 100 uses\n- Add FOUP drop detection logging\n- Create slot-specific defect tracking to enable pattern detection\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defect pattern on lot W2024-1057 showing plasma damage at 8-13mm from edge. 20% yield loss. All 25 wafers affected. Damage correlates with RF power spike logged in FDC data at 14:32.\n\nProcess Context: ETCH-AMAT-12 metal etch. Recipe: CU_DUAL_DAMASCENE. RF power nominal 800W. FDC shows spike to 1,200W lasting 3 seconds. RF generator at 4,500 hours operation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator instability causing power spike\n- 50% power spike (800W to 1,200W) caused localized plasma intensification\n- Edge region most sensitive to RF coupling variations\n- Generator at 4,500 hours approaching maintenance interval\n\n**Contributing Factors**:\n- RF generator capacitor degradation\n- No interlock configured for RF power excursion\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-12\n2. **RF diagnostics**: Run generator self-test, check capacitor bank\n3. **Generator service**: Replace capacitors if out of spec, or full generator PM\n4. **Interlock setup**: Configure RF power \u00b110% interlock to abort process\n5. **Validation**: Run 5 monitor wafers with RF power logging enabled\n\n## Prevention Measures\n\n- Set RF generator PM at 4,000 hours\n- Implement RF power excursion alarm and auto-abort\n- Add RF stability check to daily qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring contamination on lot W2024-2341 at 6-9mm from edge. Metallic particles detected via EDX analysis. 11% yield loss on 14 wafers. First occurrence of this defect type on this tool.\n\nProcess Context: ETCH-LAM-14 aluminum etch. Recipe: AL_PAD_OPEN. Chamber at 1,800 RF-hours. New process qualified 2 weeks ago. Previous recipe was oxide etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from recipe change\n- Chamber previously ran oxide etch, now running aluminum etch\n- Metallic particles from new Al recipe reacting with residual oxide chemistry\n- Inadequate chamber conversion procedure\n\n**Contributing Factors**:\n- Chamber walls retain oxide etch byproducts\n- Aluminum process parameters aggressive for chamber condition\n- Insufficient seasoning after recipe change\n\n## Corrective Actions\n\n1. **Chamber clean**: Full wet clean to remove all residual deposits\n2. **Wall conditioning**: Apply new seasoning layer with Al recipe (15 wafers)\n3. **Edge focus**: Run edge-focus cleaning cycle\n4. **Particle check**: Run particle monitor wafer, target <5 particles >0.2um at edge\n5. **Gradual ramp**: Use reduced power for first 10 production wafers\n\n## Prevention Measures\n\n- Establish chamber conversion procedure for recipe family changes\n- Require extended seasoning (15 wafers) for metal/dielectric transitions\n- Add edge particle monitoring to recipe change qualification\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3567 with 9% yield loss. Ring visible at 10-14mm from edge. Defects show as incomplete etch. Only first 5 wafers of 25-wafer lot affected.\n\nProcess Context: ETCH-TEL-07 poly etch. Recipe: POLYCIDE_V2. Tool was idle for 6 hours before this lot. First lot of morning shift. Chamber at 2,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber conditioning after extended idle\n- 6-hour idle allowed chamber walls to cool and desorb conditioning layer\n- First 5 wafers absorbed conditioning chemicals, affecting edge uniformity\n- Chamber stabilized by wafer 6\n\n**Contributing Factors**:\n- No idle-time-based conditioning protocol\n- Morning shift startup procedure does not include conditioning wafers\n\n## Corrective Actions\n\n1. **Immediate**: Process 3 dummy wafers before resuming production\n2. **Review**: Check first 5 wafers for rework eligibility\n3. **Recipe update**: Add auto-conditioning step if idle >4 hours\n4. **SOP update**: Morning shift to run 3 conditioning wafers before production\n\n## Prevention Measures\n\n- Implement auto-idle detection with conditioning wafer requirement\n- Set FDC idle time alarm at 4 hours\n- Update shift handoff procedure to include idle time communication\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Asymmetric edge ring on lot W2024-4829 - defects only on left side of wafer edge (9-12mm from edge, 270-degree sector). 7% yield loss on 10 wafers. Pattern rotates with wafer notch orientation.\n\nProcess Context: ETCH-LAM-03 STI etch. Recipe: STI_TRENCH_V4. Wafer rotation enabled during process. Gas injection from single side. Chamber at 1,950 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform gas injection causing asymmetric etch\n- Single-side gas injection creating flow asymmetry\n- Pattern rotating with notch confirms wafer-relative issue (not chamber-fixed)\n- Gas distribution compromised on injection side\n\n**Contributing Factors**:\n- Gas injection nozzle partially clogged\n- Showerhead holes asymmetrically blocked\n\n## Corrective Actions\n\n1. **Gas flow check**: Verify flow from all injection points\n2. **Nozzle inspection**: Check gas injection nozzle for deposits/clog\n3. **Showerhead mapping**: Use pressure mapping to identify blocked regions\n4. **Clean or replace**: Ultrasonically clean showerhead or replace P/N 623-1847\n5. **Validation**: Process test wafer with 49-point uniformity measurement\n\n## Prevention Measures\n\n- Add quarterly showerhead flow mapping to PM schedule\n- Monitor gas delivery pressure differentials via FDC\n- Implement dual-zone gas flow monitoring\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-5912 with polymer residue at 7-11mm from edge. 19% yield loss across 20 wafers. Residue analysis shows carbon-fluorine compounds. Issue appeared after gas bottle change.\n\nProcess Context: ETCH-AMAT-06 oxide etch using CF4/CHF3 chemistry. Recipe: CONTACT_OXIDE. New CF4 bottle connected 4 hours ago. Gas purity certificate shows 99.999%. Chamber at 2,350 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas line contamination from bottle change\n- C-F polymer residue indicates gas chemistry issue\n- Onset after bottle change points to gas delivery contamination\n- Possible moisture or contaminant introduced during connection\n\n**Contributing Factors**:\n- Gas line purge may have been inadequate\n- Regulator or line fitting contamination\n- Moisture in new bottle or delivery system\n\n## Corrective Actions\n\n1. **Gas line purge**: Extended purge of CF4 line (30 minutes minimum)\n2. **Regulator check**: Inspect regulator for contamination, replace if needed\n3. **Moisture test**: Verify gas moisture <1 ppm at point of use\n4. **Line bake**: Heat gas delivery line if moisture suspected\n5. **Validation**: Run 5 monitor wafers after purge complete\n\n## Prevention Measures\n\n- Implement extended purge protocol for all gas changes (30 min minimum)\n- Add point-of-use moisture monitoring for critical gases\n- Require gas line certification after any connection change\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-6243 at 5-8mm from edge with 13% yield loss. Defects appear as localized hot spots causing resist reticulation. Pattern consistent across 16 wafers.\n\nProcess Context: LITH-TEL-09 hot plate bake after coat. Recipe: I_LINE_BAKE. Hot plate temperature set at 110C. Edge temperature measured 118C. Thermocouple replaced 1 month ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate edge zone temperature calibration error\n- Edge temperature 8C higher than setpoint (118C vs 110C)\n- Temperature differential causing resist over-bake and reticulation at edge\n- Recent thermocouple replacement may have calibration offset\n\n**Contributing Factors**:\n- Edge zone thermocouple not calibrated after replacement\n- Temperature uniformity not verified post-maintenance\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run full 49-point temperature uniformity test\n2. **Thermocouple cal**: Recalibrate edge zone thermocouple\n3. **Heater check**: Verify edge heater zone not over-powered\n4. **Target uniformity**: Achieve \u00b12C across wafer surface\n5. **Validation**: Process test wafer, verify no edge reticulation\n\n## Prevention Measures\n\n- Require temperature mapping after any thermocouple change\n- Add edge temperature to daily tool qualification check\n- Set FDC alarm for edge-center temperature difference >3C\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring yield loss of 28% on lot W2024-7358. Catastrophic etch damage at 8-15mm from edge. All 25 wafers affected. FDC data shows chamber pressure spike from 15mT to 45mT during process.\n\nProcess Context: ETCH-LAM-16 gate etch. Recipe: FINFET_GATE. Chamber at 2,600 RF-hours. Pressure spike lasted 8 seconds. Throttle valve position stable during event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber vacuum leak causing pressure excursion\n- 3x pressure increase (15mT to 45mT) indicates significant leak\n- Stable throttle valve rules out pumping system issue\n- O-ring failure likely source at 2,600 RF-hours (exceeds 2,500 limit)\n\n**Contributing Factors**:\n- O-ring beyond service life\n- No process abort configured for pressure excursion\n- Leak may have been developing gradually\n\n## Corrective Actions\n\n1. **Immediate**: Tool down, do not attempt additional wafers\n2. **Leak detection**: Helium leak check entire chamber\n3. **O-ring replacement**: Replace all seals P/N 839-0127, 839-0128, 839-0129\n4. **Vacuum verification**: Achieve base pressure and leak rate <0.5 mTorr/min\n5. **Full qualification**: Run complete qual sequence before production\n\n## Prevention Measures\n\n- Set pressure excursion interlock to abort at \u00b120% deviation\n- Replace O-rings at 2,400 RF-hours (before 2,500 limit)\n- Add trending for base pressure and leak rate\n\n**Severity**: Critical\n**Yield Impact**: 28%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-8491 with 10% yield loss. Visible contamination ring at 11-14mm from edge. Contamination is organic per FTIR analysis. 12 wafers affected. Issue started after resist strip process.\n\nProcess Context: Wafers processed through STRIP-AMAT-02 then ETCH-LAM-08. Strip recipe: PHOTORESIST_ASH. Strip chamber at 3,200 RF-hours. Edge contamination detected after etch step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete photoresist strip at wafer edge\n- Organic contamination indicates resist residue\n- Strip chamber at 3,200 RF-hours - edge ring may have erosion affecting edge plasma\n- Residue transferred to etch chamber causing contamination pattern\n\n**Contributing Factors**:\n- Strip chamber edge ring erosion reducing edge strip efficiency\n- Edge resist thickness may exceed strip recipe capability\n- Cross-contamination between strip and etch chambers\n\n## Corrective Actions\n\n1. **Strip verification**: Add edge inspection after strip on sample wafers\n2. **Strip recipe tune**: Increase edge zone time or power for complete removal\n3. **Edge ring check**: Inspect strip chamber edge ring, replace if eroded P/N 715-3892\n4. **Etch chamber clean**: Run O2 plasma clean to remove organic contamination\n5. **Validation**: Process test lot with edge inspection at each step\n\n## Prevention Measures\n\n- Add edge resist verification step to strip qualification\n- Track strip chamber edge ring at 3,000 RF-hour intervals\n- Implement cross-contamination checks between process steps\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Subtle edge ring at 6-10mm from edge on lot W2024-9623. CD measurements show 8% bias at edge vs center. 5% yield loss on 8 wafers. Pattern appeared after focus offset adjustment.\n\nProcess Context: LITH-ASML-03 scanner. Recipe: METAL1_LITHO. Focus offset changed from +0.05um to +0.15um yesterday. Edge exposure settings unchanged. Lens aberration check passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus offset change affecting edge field exposure\n- 0.10um focus shift impacting depth of focus margin at wafer edge\n- Edge fields more sensitive to focus variation due to wafer bow\n- CD bias at edge indicates defocus condition\n\n**Contributing Factors**:\n- Focus offset optimized for center, not edge performance\n- Wafer chuck flatness affecting edge focus\n- No edge-specific focus compensation applied\n\n## Corrective Actions\n\n1. **Focus review**: Evaluate focus offset impact on edge vs center CD\n2. **Leveling check**: Verify wafer leveling sensor calibration\n3. **Edge compensation**: Consider edge-field focus offset adjustment\n4. **Chuck flatness**: Check chuck for edge zone flatness deviation\n5. **Validation**: Run focus-exposure matrix with edge CD measurements\n\n## Prevention Measures\n\n- Include edge field CD in focus offset qualification\n- Implement edge-to-center CD monitoring via FDC\n- Add edge focus margin check to recipe change procedure\n\n**Severity**: Minor\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0134 showing 17% yield loss. Ring pattern at 9-13mm from edge. Defect type is micro-masking causing pillar formation. Pattern on all 24 wafers.\n\nProcess Context: ETCH-LAM-19 silicon etch. Recipe: DEEP_SI_TSV. Passivation gas: C4F8. Chamber at 2,450 RF-hours. Edge passivation appears thicker than center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge zone C4F8 passivation gas over-concentration\n- Micro-masking from excessive polymer deposition at edge\n- Gas flow pattern causing C4F8 accumulation in edge region\n- Creates differential etch rate leading to pillar formation\n\n**Contributing Factors**:\n- Gas distribution ring may have partial blockage\n- RF-hours at 2,450 approaching maintenance threshold\n- Edge gas flow rate not balanced with center\n\n## Corrective Actions\n\n1. **Gas flow mapping**: Check C4F8 distribution across wafer\n2. **Flow balance**: Adjust edge-to-center C4F8 ratio\n3. **Distribution ring**: Inspect and clean gas distribution ring P/N 623-2951\n4. **Recipe tune**: Reduce C4F8 flow or add edge-specific compensation\n5. **Validation**: Verify edge/center etch profile uniformity <5%\n\n## Prevention Measures\n\n- Add edge passivation thickness to process monitoring\n- Quarterly gas distribution uniformity check\n- Recipe DOE for edge-center gas balance optimization\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1256 at 5-7mm from edge. Electrical failures in edge die rows. 21% yield loss across 18 wafers. Issue correlates with new EBR solvent lot.\n\nProcess Context: LITH-TEL-14 coat and develop track. Recipe: ARF_RESIST_V2. EBR solvent lot changed 2 days ago. Solvent: PGMEA. New lot from same vendor. Solvent analysis shows 99.8% purity (spec: 99.9%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent purity below specification\n- Solvent at 99.8% vs 99.9% specification\n- 0.1% impurity causing edge resist interaction\n- Electrical failures indicate ionic contamination from solvent impurity\n\n**Contributing Factors**:\n- Incoming solvent QC may not have flagged marginal purity\n- Impurity type likely metallic or ionic\n- Edge zone most exposed to solvent during EBR\n\n## Corrective Actions\n\n1. **Quarantine solvent**: Remove current PGMEA lot from service\n2. **Impurity analysis**: Send solvent for metals/ionic analysis\n3. **Solvent replacement**: Install verified 99.9%+ purity lot\n4. **Line purge**: Flush EBR solvent delivery lines\n5. **Validation**: Process test lot with edge die electrical screening\n\n## Prevention Measures\n\n- Implement incoming solvent verification testing\n- Set purity specification to 99.95% for margin\n- Add edge die electrical test to lot acceptance criteria\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern with 8% yield loss on lot W2024-2387. Defects at 10-15mm from edge show as thin film delamination. 11 wafers affected. All from single deposition chamber.\n\nProcess Context: CVD-AMAT-07 TEOS oxide deposition. Recipe: ILD_TEOS_V3. Chamber at 1,650 RF-hours. Deposition rate trending 3% lower than baseline. Stress measurement shows tensile shift at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge zone deposition temperature non-uniformity causing stress mismatch\n- Tensile stress shift at edge indicates temperature variation\n- 3% deposition rate decline suggests showerhead degradation\n- Film stress differential causing delamination at edge\n\n**Contributing Factors**:\n- Edge heater zone may be running cool\n- Showerhead gas distribution degrading\n- Film thickness variation contributing to stress differential\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run 49-point pedestal temperature measurement\n2. **Heater check**: Verify edge zone heater output matches center\n3. **Showerhead inspection**: Check for deposits or hole blockage P/N 623-1472\n4. **Process tune**: Adjust edge temperature or gas flow for stress matching\n5. **Validation**: Deposit monitor wafer, verify stress uniformity <50MPa variation\n\n## Prevention Measures\n\n- Add stress uniformity to weekly tool qualification\n- Monitor deposition rate trend, alarm at -2% deviation\n- Implement edge temperature FDC monitoring\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-3498 with 15% yield loss. Ring at 8-12mm from edge shows excessive material removal. 19 wafers affected. CMP process suspected.\n\nProcess Context: CMP-AMAT-04 oxide CMP. Recipe: STI_POLISH. Pad conditioned 50 wafers ago. Slurry flow verified normal. Edge removal rate 18% higher than center (spec: <10%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pad edge profile degradation\n- 18% edge removal rate exceeds 10% specification\n- Pad conditioning 50 wafers ago may have created edge wear pattern\n- Retaining ring pressure may be non-uniform\n\n**Contributing Factors**:\n- Pad approaching end of life creating non-uniform profile\n- Conditioner disk may be causing edge-preferential pad wear\n- Retaining ring wear affecting edge pressure\n\n## Corrective Actions\n\n1. **Pad profile**: Measure pad thickness profile center-to-edge\n2. **Pad replacement**: If edge wear >0.5mm, replace pad P/N 445-2893\n3. **Conditioner check**: Verify conditioner disk flatness and pressure\n4. **Retaining ring**: Inspect retaining ring for wear, replace if >1mm wear P/N 445-3901\n5. **Validation**: Run removal rate monitor, verify <10% edge/center variation\n\n## Prevention Measures\n\n- Track removal rate uniformity per lot via FDC\n- Set pad life limit based on edge/center ratio, not just wafer count\n- Add weekly pad profile measurement to PM schedule\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-4612 at 6-9mm from edge. Yield loss 12%. Defects are etch residue type. Pattern appears only on wafers processed in afternoon shift.\n\nProcess Context: ETCH-TEL-11 via etch. Recipe: DUAL_DAMASCENE_VIA. Morning shift: normal yield. Afternoon shift: edge ring defects. Same tool, recipe, and operators. Chamber at 2,150 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Time-dependent chamber drift affecting edge uniformity\n- Afternoon shift issues suggest chamber warming over operating day\n- Extended operation causing thermal drift in edge zone\n- Morning qualification may not reflect afternoon conditions\n\n**Contributing Factors**:\n- Chamber thermal equilibrium shifting during continuous operation\n- Edge seal behavior changing with temperature\n- Daily qualification only captures morning state\n\n## Corrective Actions\n\n1. **Thermal monitoring**: Add FDC tracking for chamber temperature throughout day\n2. **Mid-day qual**: Run uniformity monitor wafer at shift change\n3. **Thermal compensation**: Implement time-based recipe offset if needed\n4. **Seal inspection**: Check if O-ring behavior changes with extended heating\n5. **Validation**: Compare morning vs afternoon uniformity data over 1 week\n\n## Prevention Measures\n\n- Implement multi-point daily qualification (morning, mid-day, end of day)\n- Add FDC alarms for edge zone temperature drift >2C\n- Consider chamber cool-down period if running >8 hours continuous\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-5723 showing 23% yield loss. Pattern at 7-11mm from edge. Particle contamination type with high aspect ratio particles. All 22 wafers affected.\n\nProcess Context: ETCH-LAM-21 high aspect ratio contact etch. Recipe: HAR_CONTACT_V2. Chamber at 2,890 RF-hours. Upper electrode recently replaced. Lower electrode original.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Electrode material mismatch causing edge arcing\n- New upper electrode paired with worn lower electrode\n- RF coupling mismatch at electrode edges generating micro-arcs\n- High aspect ratio particles are electrode material sputtered from arcing\n\n**Contributing Factors**:\n- Lower electrode at 2,890 RF-hours is end-of-life\n- New upper electrode has different RF characteristics than worn lower\n- HAR recipe uses high RF power amplifying mismatch effects\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-21\n2. **Lower electrode replacement**: Install matched lower electrode P/N 715-4821\n3. **Chamber inspection**: Check for arc damage on chamber walls\n4. **RF tuning**: Verify RF match after both electrodes replaced\n5. **Validation**: Run qual wafer, verify no arcing in OES signal\n\n## Prevention Measures\n\n- Replace upper and lower electrodes as matched pair\n- Track electrode RF-hours separately for upper and lower\n- Set replacement threshold at 2,500 RF-hours for HAR recipes\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-6834 at 12-15mm from edge. Yield loss 9%. Defects show as resist thickness variation. Only affects thick resist recipe. Thin resist recipe normal.\n\nProcess Context: LITH-TEL-17 resist coat. Recipe: THICK_I_LINE (2.5um target). Spin speed 2,800 rpm. EBR position verified. Same cup used for both thick and thin recipes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge bead formation in thick resist causing non-uniform EBR\n- 2.5um thick resist creates larger edge bead than thin resist\n- Standard EBR not fully removing thick resist edge bead\n- Edge bead interfering with exposure and development\n\n**Contributing Factors**:\n- EBR parameters not optimized for thick resist\n- Spin acceleration profile creating excessive edge buildup\n- EBR solvent volume insufficient for thick resist\n\n## Corrective Actions\n\n1. **Edge profile**: Measure edge bead thickness pre and post EBR\n2. **EBR optimization**: Increase EBR solvent volume for thick recipe\n3. **Spin profile tune**: Adjust acceleration profile to reduce edge buildup\n4. **Multi-pass EBR**: Consider 2-pass EBR for thick resist\n5. **Validation**: Verify edge bead height <3um post-EBR\n\n## Prevention Measures\n\n- Create resist-thickness-specific EBR parameters\n- Add edge bead measurement to thick resist qualification\n- Recipe DOE for thick resist edge optimization\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-7945 with 14% yield loss. Ring at 5-9mm from edge. Metal residue contamination. Issue on wafers processed right after chamber clean.\n\nProcess Context: ETCH-AMAT-15 metal etch. Recipe: TIN_HARDMASK. Wet chamber clean performed this morning. First production lot after clean. Chamber at 3,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate chamber conditioning after wet clean\n- Metal residue from insufficient seasoning post-clean\n- Wet clean exposed bare chamber surfaces\n- First lot absorbed desorbing contamination from chamber walls\n\n**Contributing Factors**:\n- Seasoning wafer count too low after wet clean\n- Chamber at 3,100 RF-hours has significant wall deposition history\n- Edge region most affected by wall desorption\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 15 additional conditioning wafers (vs standard 5)\n2. **Particle check**: Run particle monitor wafer, verify <3 particles >0.2um\n3. **Wall analysis**: Check for remaining contamination source\n4. **Lot disposition**: Evaluate affected wafers for rework\n5. **Process resume**: Only after particle and uniformity qual pass\n\n## Prevention Measures\n\n- Increase post-wet-clean conditioning to 15 wafers minimum\n- Scale conditioning count with chamber RF-hours (more hours = more conditioning)\n- Add particle qualification step to post-clean procedure\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring yield impact of 11% on lot W2024-8056. Pattern at 8-12mm from edge. Via etch incomplete at edge. Center vias fully open. 16 wafers affected.\n\nProcess Context: ETCH-LAM-23 via etch. Recipe: M2_VIA_OPEN. Endpoint detection used. Endpoint triggered normally. Over-etch time: 30%. Edge via depth 15% shallow vs center.\n\nProcess Context: ETCH-LAM-23 via etch. Recipe: M2_VIA_OPEN. Endpoint detection used. Endpoint triggered normally. Over-etch time: 30%. Edge via depth 15% shallow vs center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient over-etch for edge via completion\n- 30% over-etch insufficient for 15% edge etch rate lag\n- Endpoint based on center/average, misses edge completion\n- Edge plasma density lower causing reduced etch rate\n\n**Contributing Factors**:\n- Endpoint detection window favors center measurement\n- Edge uniformity degradation not captured by endpoint\n- Over-etch percentage may need increase for this via size\n\n## Corrective Actions\n\n1. **Over-etch increase**: Raise over-etch from 30% to 50%\n2. **Edge monitoring**: Add edge via SEM inspection to qualification\n3. **Uniformity check**: Verify edge/center etch rate, target <10% variation\n4. **Endpoint tuning**: Consider edge-weighted endpoint if available\n5. **Validation**: Process test wafer, verify edge via fully open\n\n## Prevention Measures\n\n- Add edge via depth to inline metrology sampling\n- Set over-etch margin based on edge/center uniformity measurement\n- Periodic via cross-section at wafer edge\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9167 at 10-14mm from edge. 18% yield loss. Defects are crystal damage type from ion implant. 20 wafers affected.\n\nProcess Context: IMPLANT-AMAT-03 high dose implant. Recipe: SOURCE_DRAIN_AS. Beam current stable. Wafer temperature exceeded 150C at edge (spec: <120C). Faraday cup readings normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer edge overheating during implant\n- Edge temperature 150C exceeds 120C limit by 25%\n- High dose implant generating excessive heat at edge\n- Inadequate thermal contact at wafer periphery\n\n**Contributing Factors**:\n- Wafer clamp thermal conductivity degraded at edge\n- Helium backside cooling not reaching edge zone\n- Recipe dose rate too high for edge thermal dissipation\n\n## Corrective Actions\n\n1. **Clamp inspection**: Check thermal contact ring for wear or deformation\n2. **He cooling check**: Verify helium flow reaching wafer edge\n3. **Recipe tune**: Consider multi-step implant with cooling breaks\n4. **Temperature monitoring**: Add edge zone temperature to FDC\n5. **Validation**: Run test implant with temperature mapping\n\n## Prevention Measures\n\n- Set edge temperature interlock at 130C\n- Add edge thermal monitoring to high-dose recipes\n- Implement dose-rate derating for edge-sensitive devices\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0278 showing 7% yield loss. Pattern at 6-10mm from edge. Defects appear as under-developed resist. 9 wafers affected. Issue worse on thinner wafers.\n\nProcess Context: LITH-TEL-21 develop track. Recipe: POS_RESIST_DEV. Developer: TMAH 2.38%. Develop time: 60 sec. Puddle develop process. Wafer thickness varies 770-780um in lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge develop uniformity affected by wafer thickness variation\n- Thinner wafers (770um) having edge develop issues\n- Puddle develop sensitive to wafer bow/surface tension\n- Edge puddle retention varies with wafer geometry\n\n**Contributing Factors**:\n- Puddle develop process not optimized for thickness variation\n- Edge surface tension effects\n- Developer temperature at edge may differ from center\n\n## Corrective Actions\n\n1. **Process analysis**: Correlate defects with specific wafer thickness\n2. **Develop optimization**: Test extended develop time (65-70 sec) for thin wafers\n3. **Edge rinse**: Add edge-specific rinse step\n4. **Developer flow**: Increase developer dispense for better edge coverage\n5. **Validation**: Process wafers spanning thickness range, verify uniformity\n\n## Prevention Measures\n\n- Sort incoming wafers by thickness for develop recipe assignment\n- Develop thickness-specific develop recipes if variation persists\n- Add edge develop uniformity to qualification criteria\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1389 at 7-12mm from edge. 16% yield loss. Corrosion-type defects. Issue appeared 24 hours after etch completion. 17 wafers affected.\n\nProcess Context: ETCH-LAM-26 aluminum etch. Recipe: AL_M3_PATTERN. Wafers stored in cleanroom after etch. Queue time to next step: 28 hours. Humidity in cleanroom: 45% RH.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-etch corrosion from chlorine residue at wafer edge\n- Al etch uses chlorine chemistry leaving Cl residue\n- 28-hour queue time allowed moisture absorption\n- 45% RH sufficient to trigger HCl formation at edge residue sites\n- Edge more susceptible due to higher residue concentration\n\n**Contributing Factors**:\n- Queue time exceeded Q-time limit (typically 4-8 hours for Al etch)\n- Post-etch strip/clean not performed before storage\n- No nitrogen purge in storage\n\n## Corrective Actions\n\n1. **Immediate clean**: Remaining wafers need immediate DI water rinse\n2. **Q-time enforcement**: Set hard Q-time limit of 4 hours for AL etch\n3. **Passivation step**: Add in-situ passivation plasma after Al etch\n4. **Storage upgrade**: Use nitrogen-purged storage for post-Al-etch wafers\n5. **Lot disposition**: Evaluate corroded wafers for salvage potential\n\n## Prevention Measures\n\n- Implement Q-time monitoring system with alerts\n- Add post-etch passivation to all Al etch recipes\n- Reduce cleanroom humidity to 40% in Al etch area\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2490 with 13% yield loss. Pattern at 5-8mm from edge. Defects show as local oxidation. 14 wafers affected. Issue on wafers with new liner oxide.\n\nProcess Context: FURNACE-TEL-05 liner oxidation. Recipe: LINER_OX_DRY. Temperature: 950C. Time: 30 min. Edge oxide 15% thicker than center. Previous lots with same recipe showed uniform oxide.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace edge zone temperature higher than center\n- 15% thicker oxide at edge indicates higher temperature\n- Edge temperature approximately 20C higher based on oxide growth kinetics\n- Furnace heating element or insulation issue at edge zone\n\n**Contributing Factors**:\n- Heating element degradation causing non-uniform heating\n- Boat position may have shifted affecting temperature profile\n- Recent PM may have affected zone calibration\n\n## Corrective Actions\n\n1. **Temperature profile**: Run TC wafer to map edge-to-center temperature\n2. **Heating element check**: Verify edge zone heater output and calibration\n3. **Insulation inspection**: Check for degraded insulation at furnace ends\n4. **Zone rebalancing**: Adjust edge zone setpoint to compensate\n5. **Validation**: Process monitor wafer, verify <3% oxide uniformity\n\n## Prevention Measures\n\n- Weekly temperature uniformity check with TC wafer\n- Add oxide thickness uniformity to post-PM qualification\n- Set FDC alarm for edge zone temperature deviation >5C\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3501 at 9-13mm from edge. 10% yield loss. Particle contamination on 13 wafers. Particles are silicon-based per EDX. Issue after wafer handling.\n\nProcess Context: Wafers handled through HANDLER-YASKAWA-02 to FOUP transfer. Robot at 45,000 wafer moves. End effector last cleaned 2 weeks ago. Particle count in mini-environment: 0.5/ft3.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector edge contact generating silicon particles\n- Robot at 45,000 moves approaching 50,000 replacement threshold\n- End effector wear causing edge contact with wafers\n- Silicon particles from wafer edge chipping during handling\n\n**Contributing Factors**:\n- End effector vacuum pad wear\n- Edge grip pads may be misaligned\n- 2-week interval between cleaning too long\n\n## Corrective Actions\n\n1. **End effector inspection**: Check for wear, scoring, misalignment\n2. **Replace end effector**: Install new P/N 412-1105 if wear detected\n3. **Teach point verification**: Verify all robot positions\n4. **Cleaning schedule**: Reduce to weekly end effector cleaning\n5. **Validation**: Run particle wafer through handler, target <0.1/ft3\n\n## Prevention Measures\n\n- Set end effector replacement at 40,000 moves (proactive)\n- Weekly end effector inspection and cleaning\n- Particle monitoring after every PM on handler\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4612 at 11-15mm from edge. Yield loss 6%. Thin film stress cracking at edge. 8 wafers affected. New nitride recipe being qualified.\n\nProcess Context: CVD-AMAT-11 silicon nitride. Recipe: SIN_STRESS_HIGH (new). Deposition stress: -1.2 GPa compressive. Film thickness: 200nm. Previous recipe stress: -0.8 GPa.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive compressive stress in new nitride recipe causing edge cracking\n- -1.2 GPa stress exceeds edge adhesion limit\n- 50% stress increase from previous recipe\n- Edge region has higher stress concentration due to geometry\n\n**Contributing Factors**:\n- New recipe optimized for center, not edge stress\n- Edge temperature may differ from center affecting stress\n- Underlying film stack may not accommodate high stress at edge\n\n## Corrective Actions\n\n1. **Stress optimization**: Reduce stress to -1.0 GPa for edge compatibility\n2. **Edge compensation**: Adjust edge zone parameters for stress balance\n3. **Process window**: Define stress limits based on edge cracking threshold\n4. **Film stack review**: Verify underlying films can accommodate stress\n5. **Validation**: Process test wafer, verify no edge cracking at -1.0 GPa\n\n## Prevention Measures\n\n- Include edge stress measurement in recipe qualification\n- Set stress limits based on edge cracking studies\n- Add edge inspection to inline monitoring for high-stress films\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5723 at 8-11mm from edge. 19% yield loss. Pattern transfer defects showing incomplete exposure. 21 wafers affected. Issue specific to one scanner.\n\nProcess Context: LITH-ASML-07 scanner. Recipe: VIA2_LITHO. Dose: 25mJ/cm2. Edge exposure dose measured 18% lower than center. Illuminator uniformity check passed last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Scanner illumination non-uniformity affecting edge fields\n- 18% dose reduction at edge below process margin\n- Edge fields receiving insufficient exposure\n- Illuminator or lens vignetting affecting edge illumination\n\n**Contributing Factors**:\n- Illuminator uniformity check may not capture edge performance\n- Lens edge transmission degrading\n- Possible contamination on illumination optics edge\n\n## Corrective Actions\n\n1. **Extended uniformity test**: Run full-field illumination uniformity including edge\n2. **Optics inspection**: Check illuminator and lens for edge contamination\n3. **Dose compensation**: Implement edge field dose correction if available\n4. **Lens cleaning**: Clean optical surfaces if contamination found\n5. **Validation**: Verify edge dose uniformity <5% after correction\n\n## Prevention Measures\n\n- Include edge field in weekly illuminator uniformity check\n- Add edge dose monitoring to FDC\n- Quarterly full-field illumination mapping\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6834 at 6-10mm from edge. 22% yield loss. Plasma damage causing gate oxide breakdown. All 24 wafers critically affected.\n\nProcess Context: ETCH-LAM-28 gate etch. Recipe: HKMG_GATE_V3. Chamber at 2,720 RF-hours. RF match network replaced yesterday. First lot after RF match replacement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network misconfiguration after replacement\n- Plasma damage indicates RF coupling issue\n- Edge zone more susceptible to RF non-uniformity\n- New RF match may have incorrect tuning for this chamber\n\n**Contributing Factors**:\n- Match network capacitor values may differ from original\n- Tuning not verified for gate etch recipe\n- No RF uniformity qualification after replacement\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-28 - critical gate oxide damage\n2. **RF verification**: Check match network tuning and reflected power\n3. **Plasma uniformity**: Run OES scan to verify edge plasma characteristics\n4. **Match re-tuning**: Optimize match for minimum reflected power at edge\n5. **Full qualification**: Run complete gate etch qual sequence\n\n## Prevention Measures\n\n- Require RF match qualification after any match network service\n- Add edge plasma monitoring to post-RF-service checklist\n- Store and verify match network settings for each recipe\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7945 at 5-7mm from edge. 8% yield loss. Metal voiding at edge. 10 wafers affected. Issue correlates with PVD chamber.\n\nProcess Context: PVD-AMAT-06 aluminum sputter. Recipe: AL_M1_FILL. Target at 850 kWh. Edge step coverage 65% vs center 85%. Deposition rate normal at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target erosion affecting edge deposition uniformity\n- Target at 850 kWh approaching end of life (typically 1000 kWh)\n- Edge step coverage 20% lower than center indicates target groove affecting edge flux\n- Target erosion profile directing more atoms to center vs edge\n\n**Contributing Factors**:\n- Asymmetric target wear pattern\n- Magnet assembly may be off-center\n- Collimator affecting edge deposition\n\n## Corrective Actions\n\n1. **Target inspection**: Remove and measure target erosion profile\n2. **Target replacement**: If groove >60% of target thickness, replace P/N 812-2947\n3. **Magnet verification**: Check magnet position and field uniformity\n4. **Collimator check**: Inspect for asymmetric deposition or buildup\n5. **Validation**: Process test wafer, verify edge step coverage >80%\n\n## Prevention Measures\n\n- Set target replacement at 800 kWh (proactive vs 1000 limit)\n- Add edge step coverage to weekly PVD qualification\n- Monitor target kWh and edge uniformity correlation\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8056 at 10-14mm from edge. 11% yield loss. Line/space CD variation at edge. 14 wafers affected. Center CD within spec.\n\nProcess Context: LITH-NIKON-03 i-line stepper. Recipe: METAL1_ILINE. Edge CD: 0.52um vs center CD: 0.50um (spec: 0.50\u00b10.02um). Focus verified at center. Lens aberration passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Field curvature causing edge defocus\n- Edge CD 4% larger than center indicates defocus\n- Field curvature causing edge fields to be out of best focus plane\n- Wafer edge bow contributing to focus error\n\n**Contributing Factors**:\n- Lens field curvature at edge fields\n- Wafer flatness variation at edge\n- Focus calibration performed at center only\n\n## Corrective Actions\n\n1. **Focus mapping**: Run focus-exposure matrix at edge fields\n2. **Field curvature correction**: Apply field curvature compensation if available\n3. **Wafer leveling**: Verify leveling system performance at edge\n4. **Chuck flatness**: Check chuck for edge zone flatness\n5. **Validation**: Process test wafer, verify edge CD within \u00b10.02um\n\n## Prevention Measures\n\n- Include edge field CD in daily tool qualification\n- Periodic field curvature mapping (monthly)\n- Add edge CD to lot sampling plan\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9167 at 8-12mm from edge. 15% yield loss. Contact resistance high at edge die. 18 wafers affected. Contact etch looked normal.\n\nProcess Context: Barrier/seed PVD through PVD-AMAT-09. Recipe: TA_TAN_BARRIER. Edge barrier thickness 40% thinner than center. Target at 600 kWh. Chuck temperature uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: PVD edge shadowing from shield geometry\n- 40% edge thickness reduction indicates severe shadowing\n- Shield design limiting deposition at wafer periphery\n- High contact resistance from thin barrier allowing Cu diffusion\n\n**Contributing Factors**:\n- Shield may be mispositioned\n- Shield buildup changing effective geometry\n- Target-to-wafer distance not optimized for edge coverage\n\n## Corrective Actions\n\n1. **Shield inspection**: Check shield position and buildup P/N 823-4521\n2. **Shield cleaning**: Remove deposited material from shield edges\n3. **Shield adjustment**: Optimize shield position for edge coverage\n4. **Recipe tune**: Increase edge zone exposure time or power\n5. **Validation**: Verify edge barrier thickness >90% of center\n\n## Prevention Measures\n\n- Add edge thickness measurement to PVD qualification\n- Quarterly shield inspection and cleaning\n- Track shield kWh separately from target for replacement scheduling\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0278 at 7-10mm from edge. 12% yield loss. Tungsten fill incomplete at edge vias. 15 wafers affected. Center tungsten fill normal.\n\nProcess Context: CVD-AMAT-14 tungsten CVD. Recipe: W_CONTACT_FILL. WF6 flow: 300sccm. Edge deposition rate 25% lower than center. Showerhead at 4,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead degradation affecting edge gas distribution\n- 25% lower edge deposition rate indicates gas starvation\n- Showerhead at 4,200 RF-hours (approaching 5,000 limit) with hole degradation\n- Edge holes likely clogged or eroded more than center\n\n**Contributing Factors**:\n- WF6 corrosive nature accelerating hole degradation\n- Gas pressure drop at edge region\n- Possible thermal non-uniformity affecting CVD kinetics at edge\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Remove and examine hole pattern, especially edge holes\n2. **Flow verification**: Measure gas flow uniformity across showerhead\n3. **Replace showerhead**: Install new P/N 623-3891 if edge holes degraded\n4. **Edge flow boost**: Consider edge gas injection modification\n5. **Validation**: Verify edge/center deposition uniformity <10%\n\n## Prevention Measures\n\n- Replace showerhead at 4,000 RF-hours for W CVD (proactive)\n- Quarterly showerhead flow uniformity test\n- Add edge thickness ratio to FDC monitoring\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1389 at 5-8mm from edge. 9% yield loss. Defects are crystal slip lines at edge. 11 wafers affected. High temperature anneal suspected.\n\nProcess Context: ANNEAL-TEL-02 RTP spike anneal. Recipe: SPIKE_1050C. Peak temperature: 1050C. Ramp rate: 150C/sec. Edge temperature 25C higher than center per pyrometer.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge over-temperature during RTP causing slip\n- Edge 25C higher than center at 1050C exceeds slip threshold\n- Fast ramp rate (150C/sec) amplifies edge thermal stress\n- Crystal slip initiated at wafer edge due to thermal gradient\n\n**Contributing Factors**:\n- Lamp intensity higher at edge\n- Pyrometer calibration may not capture edge accurately\n- Wafer emissivity different at edge affecting heating\n\n## Corrective Actions\n\n1. **Lamp profiling**: Map lamp intensity across wafer, reduce edge zone power\n2. **Ramp rate reduction**: Consider 100C/sec for better thermal uniformity\n3. **Pyrometer calibration**: Verify edge temperature measurement accuracy\n4. **Temperature uniformity**: Target \u00b110C across wafer at peak\n5. **Validation**: Process test wafer with slip detection inspection\n\n## Prevention Measures\n\n- Add edge temperature monitoring to high-temperature recipes\n- Quarterly lamp uniformity calibration\n- Set edge temperature interlock for critical anneals\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2490 at 12-15mm from edge. 7% yield loss. Dielectric breakdown at edge. 9 wafers affected. Edge capacitor structures failing.\n\nProcess Context: CVD-AMAT-17 low-k dielectric. Recipe: ULK_ILD_V2. K value: 2.5. Edge film porosity higher than center. Deposition temperature uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform precursor delivery causing edge porosity variation\n- Higher edge porosity indicates precursor starvation or temperature issue\n- Pore distribution affecting dielectric strength at edge\n- Low-k films sensitive to deposition uniformity\n\n**Contributing Factors**:\n- Precursor flow non-uniformity at wafer edge\n- Edge zone possibly running cooler affecting crosslinking\n- Showerhead edge zone delivery issue\n\n## Corrective Actions\n\n1. **Porosity mapping**: Run full-wafer porosity measurement\n2. **Precursor flow**: Verify edge zone precursor delivery\n3. **Temperature check**: Confirm edge zone temperature matches center\n4. **Recipe tune**: Adjust edge zone parameters for uniform porosity\n5. **Validation**: Process test wafer, verify edge k-value matches center\n\n## Prevention Measures\n\n- Add edge porosity/k-value to film qualification\n- Monthly precursor delivery uniformity check\n- FDC monitoring for edge zone process parameters\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3601 at 9-12mm from edge. 20% yield loss. Short circuits at edge die. 22 wafers affected. Metal residue between lines at edge.\n\nProcess Context: ETCH-LAM-31 copper etch (barrier etch). Recipe: CU_BARRIER_ETCH. Etch time: 45 sec. Edge over-etch 10 sec less than center. Endpoint triggered on center signal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient edge over-etch leaving barrier residue\n- Edge etch 10 sec behind center at endpoint\n- Endpoint based on center signal, missing edge completion\n- Barrier residue causing metal shorts between lines\n\n**Contributing Factors**:\n- Edge etch rate lower than center\n- Endpoint algorithm not accounting for edge delay\n- Over-etch time insufficient for edge completion\n\n## Corrective Actions\n\n1. **Over-etch extension**: Increase over-etch by 15 seconds\n2. **Edge monitoring**: Add edge zone to endpoint detection\n3. **Uniformity improvement**: Check plasma uniformity, target <10% edge/center\n4. **Lot disposition**: Affected wafers likely scrapped due to shorts\n5. **Validation**: Process test wafer with edge cross-section\n\n## Prevention Measures\n\n- Implement edge-weighted endpoint or multi-zone detection\n- Add edge metal residue check to inline inspection\n- Set over-etch based on edge completion, not center\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4712 at 6-9mm from edge. 14% yield loss. Pattern collapse at edge. 16 wafers affected. Center patterns standing.\n\nProcess Context: LITH-TEL-25 develop track. Recipe: DEVLOP_ARF. Rinse spin: 2000rpm. Dry spin: 4000rpm. Surfactant added to rinse. Edge surface tension issues suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge pattern collapse from surface tension during drying\n- High aspect ratio patterns at edge collapsing during dry spin\n- Edge surface tension higher due to centrifugal flow concentration\n- Surfactant concentration at edge may be insufficient\n\n**Contributing Factors**:\n- Dry spin speed (4000rpm) creating high edge forces\n- Surfactant not reaching edge uniformly\n- Edge patterns may have slightly different profile\n\n## Corrective Actions\n\n1. **Spin optimization**: Reduce dry spin to 3000rpm with longer time\n2. **Surfactant boost**: Increase surfactant concentration\n3. **Edge-specific rinse**: Add dedicated edge rinse with surfactant\n4. **IPA vapor dry**: Consider IPA vapor drying for edge protection\n5. **Validation**: Process test wafer, verify edge pattern integrity\n\n## Prevention Measures\n\n- Add edge pattern inspection to develop qualification\n- Optimize surfactant delivery for uniform coverage\n- Consider lower-surface-tension rinse chemistry\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5823 at 10-13mm from edge. 11% yield loss. Dielectric peeling at edge. 13 wafers affected. Adhesion failure at low-k/cap interface.\n\nProcess Context: CVD-AMAT-19 cap oxide on low-k. Recipe: CAP_OXIDE_V3. Pre-treatment plasma: N2/H2. Edge adhesion 30% weaker than center per scratch test. Cap thickness uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge pre-treatment plasma non-uniformity affecting adhesion\n- 30% lower edge adhesion indicates surface preparation issue\n- Pre-treatment N2/H2 plasma not reaching edge uniformly\n- Low-k surface not properly activated at edge before cap deposition\n\n**Contributing Factors**:\n- Plasma edge density lower during pre-treatment\n- Edge low-k surface may have different moisture content\n- Pre-treatment time insufficient for edge\n\n## Corrective Actions\n\n1. **Pre-treatment extension**: Increase pre-treatment time by 50%\n2. **Edge plasma check**: Verify pre-treatment plasma uniformity\n3. **Process sequence**: Consider edge-specific pre-treatment step\n4. **Adhesion verification**: Add edge adhesion test to qualification\n5. **Validation**: Process test wafer, verify edge adhesion >80% of center\n\n## Prevention Measures\n\n- Add edge adhesion to low-k integration qualification\n- Monitor edge pre-treatment plasma via OES\n- Periodic peel test sampling at wafer edge\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6934 at 5-8mm from edge. 17% yield loss. Electromigration failures at edge interconnects. 19 wafers affected. Center interconnects reliable.\n\nProcess Context: Copper dual damascene process. Edge line width 10% narrower than center. Barrier coverage at edge 25% thinner. PVD and plating tools verified normal at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge lithography/etch causing narrower lines with thin barrier\n- 10% narrower lines reduce EM margin\n- 25% thinner barrier at edge allows Cu diffusion hotspots\n- Compounded effect of litho CD and PVD coverage issues at edge\n\n**Contributing Factors**:\n- Edge CD bias from lithography not corrected\n- PVD barrier edge shadowing\n- ECP plating may also have edge non-uniformity\n\n## Corrective Actions\n\n1. **CD compensation**: Apply edge CD bias correction in litho\n2. **Barrier improvement**: Optimize PVD for edge step coverage\n3. **Cross-section analysis**: Full edge interconnect analysis\n4. **EM test wafers**: Run EM qualification at wafer edge\n5. **Validation**: Verify edge CD and barrier meet reliability specs\n\n## Prevention Measures\n\n- Include edge die in reliability qualification\n- Add edge CD and barrier thickness to process control\n- Periodic edge EM sampling for reliability monitoring\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7045 at 8-11mm from edge. 6% yield loss. Photo defects at edge fields only. 8 wafers affected. Reticle inspection passed.\n\nProcess Context: LITH-ASML-11 EUV scanner. Recipe: M1_EUV_V2. Edge field dose uniformity: 3% lower than center. Pellicle-less operation. Recent source power adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EUV source power uniformity drift after adjustment\n- 3% edge dose reduction from source power adjustment\n- Edge fields more sensitive to source uniformity changes\n- Pellicle-less operation means no attenuation to mask non-uniformity\n\n**Contributing Factors**:\n- Source power adjustment not optimized for edge illumination\n- EUV optics vignetting affecting edge fields\n- No pellicle to average out source variations\n\n## Corrective Actions\n\n1. **Source tuning**: Optimize source for uniform field illumination\n2. **Dose compensation**: Apply edge field dose correction\n3. **Uniformity mapping**: Run full-field dose uniformity measurement\n4. **Optics check**: Verify EUV optics transmission at edges\n5. **Validation**: Process test wafer, verify edge dose within 2% of center\n\n## Prevention Measures\n\n- Include edge field dose in post-source-adjustment qualification\n- Add edge dose uniformity to daily tool monitoring\n- Track source power vs edge dose correlation\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8156 at 7-10mm from edge. 13% yield loss. Gate length variation at edge. 15 wafers affected. Edge gate length 5nm longer than center.\n\nProcess Context: ETCH-LAM-33 gate etch. Recipe: FINFET_GATE_V4. Edge etch rate 8% slower than center. Chamber at 2,380 RF-hours. End-of-lot etch rate stable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge etch rate lag causing gate length variation\n- 8% slower edge etch rate causing 5nm longer gates\n- Plasma density gradient from center to edge\n- RF-hours at 2,380 approaching O-ring replacement threshold\n\n**Contributing Factors**:\n- Edge plasma confinement degrading\n- Possible seal wear affecting edge plasma\n- Recipe not optimized for edge uniformity\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Run full-wafer etch uniformity test\n2. **Seal inspection**: Check chamber seals for degradation\n3. **Edge plasma boost**: Consider edge gas flow or RF adjustment\n4. **Recipe tune**: Optimize for edge etch rate matching\n5. **Validation**: Verify edge gate length within \u00b12nm of target\n\n## Prevention Measures\n\n- Add edge gate length to inline metrology\n- Track edge/center etch rate ratio via FDC\n- Replace seals proactively at 2,400 RF-hours for gate etch\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9267 at 11-14mm from edge. 8% yield loss. Junction leakage at edge transistors. 10 wafers affected. Edge implant dose suspected.\n\nProcess Context: IMPLANT-AMAT-07 source/drain implant. Recipe: SD_ARSE_HIGH. Beam current: 15mA. Edge dose 12% lower than center per SRP. Faraday cage calibration passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam shadowing at wafer edge reducing implant dose\n- 12% dose reduction at edge causing shallow junction\n- Clamp ring or edge shield partially blocking beam at periphery\n- Edge transistors have higher junction leakage from low doping\n\n**Contributing Factors**:\n- Clamp design causing beam shadowing\n- Beam scan pattern not optimized for edge coverage\n- Wafer positioning may shift edge into shadow zone\n\n## Corrective Actions\n\n1. **Clamp review**: Check clamp position vs beam path\n2. **Scan optimization**: Adjust beam scan to increase edge dwell time\n3. **Shield adjustment**: Modify edge shielding if causing shadow\n4. **Dose compensation**: Apply edge dose compensation if available\n5. **Validation**: Verify edge dose within 5% of center\n\n## Prevention Measures\n\n- Add edge dose uniformity to implant qualification\n- Track edge vs center dose ratio via FDC\n- Quarterly edge dose verification for high-dose recipes\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0378 at 6-9mm from edge. 16% yield loss. Metal hillock formation at edge. 18 wafers affected. Center metal smooth.\n\nProcess Context: PVD-AMAT-12 aluminum deposition. Recipe: AL_TOP_METAL. Substrate temperature: 350C. Edge temperature measured 380C. Deposition rate normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge over-temperature during PVD causing hillock formation\n- Edge at 380C exceeds 350C target by 30C\n- Higher temperature at edge increasing Al grain growth and hillock formation\n- Hillocks causing shorts and reliability issues\n\n**Contributing Factors**:\n- Pedestal heater edge zone running hot\n- Poor thermal contact at edge\n- Plasma heating contribution at edge\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run full pedestal temperature measurement\n2. **Heater adjustment**: Reduce edge zone heater power\n3. **Thermal contact**: Verify wafer-to-pedestal contact at edge\n4. **Recipe tune**: Consider lower bulk temperature with compensation\n5. **Validation**: Verify edge temperature within \u00b110C of target\n\n## Prevention Measures\n\n- Add edge temperature monitoring to PVD FDC\n- Quarterly pedestal temperature uniformity check\n- Hillock inspection as part of metal film qualification\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1489 at 5-7mm from edge. 10% yield loss. TSV void at edge. 12 wafers affected. Center TSV fill complete.\n\nProcess Context: ECP-LAM-02 copper electroplating. Recipe: TSV_FILL_V2. Edge current density 15% lower than center. Anode at 80% life. Plating time extended for uniformity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform current distribution causing edge plating deficit\n- 15% lower edge current density causing incomplete fill\n- Anode at 80% life may have erosion affecting edge current\n- TSV void from insufficient copper at edge\n\n**Contributing Factors**:\n- Anode shape changed with use affecting current distribution\n- Thief ring may be stealing current from edge\n- Electrolyte flow at edge possibly inadequate\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode profile for asymmetric erosion\n2. **Current adjustment**: Optimize current for edge uniformity\n3. **Thief ring review**: Adjust thief ring current if needed\n4. **Flow optimization**: Verify electrolyte flow at edge zone\n5. **Validation**: Verify edge TSV fill completeness via cross-section\n\n## Prevention Measures\n\n- Replace anode at 70% life for TSV applications (proactive)\n- Add edge current density to ECP process monitoring\n- Quarterly edge TSV fill verification\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2590 at 9-12mm from edge. 19% yield loss. Oxide punch-through at edge. 21 wafers affected. Edge oxide 20% thinner than center.\n\nProcess Context: FURNACE-TEL-08 gate oxidation. Recipe: GATE_OX_12A. Target thickness: 12A. Edge thickness: 9.6A. Oxidation temperature: 850C. O2 flow uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity causing thin oxide\n- 20% thinner oxide at edge indicates lower temperature\n- Edge running ~15C cooler than center based on oxide kinetics\n- Gate oxide punch-through from 9.6A (below 10A minimum for reliability)\n\n**Contributing Factors**:\n- Boat edge position has thermal radiation losses\n- End heater zone may be under-powered\n- Wafer spacing at edge positions inadequate\n\n## Corrective Actions\n\n1. **Temperature profiling**: Run TC wafer to map temperature uniformity\n2. **Zone adjustment**: Increase end zone heater power\n3. **Boat positioning**: Verify wafer spacing and boat position\n4. **Recipe extension**: Consider longer oxidation time for edge margin\n5. **Validation**: Verify edge oxide thickness >11A (>90% of target)\n\n## Prevention Measures\n\n- Weekly TC wafer temperature uniformity check\n- Add edge oxide thickness to inline metrology\n- Set oxide thickness spec with edge margin included\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3601 at 8-11mm from edge. 7% yield loss. Via resistance high at edge. 9 wafers affected. Via etch depth normal but liner thin.\n\nProcess Context: PVD-AMAT-15 TaN/Ta liner. Recipe: BARRIER_LINER_V4. Edge liner: 8nm vs center: 12nm. Chamber at 700 kWh. Step coverage at edge via bottom: 25%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor PVD step coverage at edge via structures\n- Edge liner 33% thinner than center\n- 25% step coverage at edge via bottom inadequate for contact\n- Chamber at 700 kWh may have target/shield wear affecting edge flux\n\n**Contributing Factors**:\n- Target erosion creating non-uniform deposition profile\n- Shield geometry affecting edge via coverage\n- Possible collimator affecting edge deposition\n\n## Corrective Actions\n\n1. **Target inspection**: Check target erosion profile\n2. **Shield review**: Verify shield position and condition P/N 823-5612\n3. **Recipe optimization**: Increase edge zone bias or time\n4. **Collimator check**: Verify collimator condition\n5. **Validation**: Process test wafer, verify edge step coverage >40%\n\n## Prevention Measures\n\n- Add edge step coverage to barrier liner qualification\n- Track target kWh vs edge coverage correlation\n- Replace target at 600 kWh for critical barrier applications\n\n**Severity**: Major\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4712 at 10-14mm from edge. 21% yield loss. CMOS latch-up at edge circuits. 23 wafers affected. Well implant suspected.\n\nProcess Context: IMPLANT-AMAT-11 well implant. Recipe: NWELL_DEEP. Beam current: 8mA. Edge well depth 15% shallower than center. High energy implant: 500keV.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge channeling effect causing shallow well implant\n- High energy implant more susceptible to channeling variations\n- Edge well 15% shallower affects isolation and causes latch-up\n- Crystal orientation variation at wafer edge affecting channeling\n\n**Contributing Factors**:\n- Screen oxide at edge may be thinner\n- Beam angle at edge differs from center\n- Wafer tilt creating edge implant angle variation\n\n## Corrective Actions\n\n1. **Screen oxide check**: Verify uniform screen oxide at edge\n2. **Beam analysis**: Check beam angle uniformity across wafer\n3. **Tilt optimization**: Verify wafer tilt settings\n4. **Energy adjustment**: Consider dual implant for edge compensation\n5. **Validation**: Verify edge well depth via SIMS\n\n## Prevention Measures\n\n- Add edge well depth to implant qualification\n- Monitor screen oxide uniformity\n- Include edge circuits in latch-up testing\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5823 at 6-8mm from edge. 12% yield loss. Spacer etch residue at edge. 14 wafers affected. Center spacer profile normal.\n\nProcess Context: ETCH-LAM-35 spacer etch. Recipe: SIN_SPACER_V3. Etch selectivity: 10:1 (nitride:oxide). Edge selectivity measured 7:1. Chamber at 2,250 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge selectivity degradation leaving spacer residue\n- Selectivity 30% lower at edge (7:1 vs 10:1)\n- Reduced selectivity causing incomplete spacer formation\n- Residue between spacer and gate causing performance issues\n\n**Contributing Factors**:\n- Edge plasma chemistry different from center\n- O-ring condition at 2,250 RF-hours affecting edge plasma\n- Fluorine-to-oxygen ratio may vary at edge\n\n## Corrective Actions\n\n1. **Chemistry tune**: Adjust gas ratios for edge selectivity improvement\n2. **Plasma uniformity**: Check edge plasma density and composition\n3. **Seal inspection**: Verify O-ring condition affecting edge chemistry\n4. **Edge-specific step**: Consider edge-focused clean step\n5. **Validation**: Verify edge selectivity >9:1 after optimization\n\n## Prevention Measures\n\n- Add edge selectivity to spacer etch qualification\n- Track selectivity uniformity via FDC\n- Include edge cross-section in process development\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6934 at 5-9mm from edge. 15% yield loss. Copper dishing at edge. 17 wafers affected. Center CMP uniform.\n\nProcess Context: CMP-AMAT-08 copper CMP. Recipe: CU_POLISH_V2. Edge dishing: 120nm vs center: 60nm. Pad at 600 wafers. Polish pressure uniform. Slurry verified fresh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pad edge wear causing non-uniform polish at wafer edge\n- Edge dishing 2x center indicates over-polish at edge\n- Pad at 600 wafers showing edge wear pattern\n- Wafer edge experiencing higher effective pressure due to pad profile\n\n**Contributing Factors**:\n- Retaining ring pressure distribution\n- Pad conditioning creating edge wear pattern\n- Platen edge temperature possibly different\n\n## Corrective Actions\n\n1. **Pad profile**: Measure pad thickness profile edge-to-center\n2. **Pad replacement**: If edge wear >0.3mm, replace P/N 445-3001\n3. **Pressure optimization**: Adjust retaining ring edge pressure\n4. **Conditioning review**: Optimize conditioner for uniform pad wear\n5. **Validation**: Verify edge dishing <80nm after optimization\n\n## Prevention Measures\n\n- Track dishing uniformity via FDC\n- Replace pad based on edge dishing trend, not wafer count\n- Monthly pad profile measurement\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7045 at 11-15mm from edge. 9% yield loss. FinFET fin height variation at edge. 11 wafers affected. Edge fins 8% taller than center.\n\nProcess Context: ETCH-LAM-37 fin etch. Recipe: FINFET_FIN_V5. Edge etch rate 10% slower. Hardmask selectivity normal. Chamber at 2,150 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge etch rate lag causing taller fins at wafer edge\n- 10% slower edge etch rate leaving fins 8% taller\n- Fin height variation affecting device performance uniformity\n- Plasma density gradient from center to edge\n\n**Contributing Factors**:\n- Edge plasma conditions not optimized\n- Possible seal or confinement degradation\n- Recipe optimized for center performance\n\n## Corrective Actions\n\n1. **Etch uniformity mapping**: Full wafer etch rate measurement\n2. **Edge plasma boost**: Increase edge gas flow or power\n3. **Recipe tuning**: Create edge-compensated recipe variant\n4. **Chamber maintenance**: Check seals and confinement ring\n5. **Validation**: Verify fin height uniformity <3% edge-to-center\n\n## Prevention Measures\n\n- Add edge fin height to inline metrology sampling\n- Track edge/center etch rate ratio\n- Include edge die in FinFET electrical characterization\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8156 at 7-10mm from edge. 18% yield loss. Strained silicon relaxation at edge. 20 wafers affected. SiGe epitaxy at edge showing defects.\n\nProcess Context: EPI-AMAT-03 SiGe epitaxy. Recipe: SIGE_STRAIN_V2. Edge temperature 12C lower than center. Growth rate uniform. Ge content: 25%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity affecting SiGe growth quality\n- 12C lower edge temperature causing lattice defects\n- SiGe growth kinetics different at edge temperature\n- Strain relaxation from defective edge epitaxy\n\n**Contributing Factors**:\n- Lamp heating edge zone under-powered\n- Wafer edge emissivity different from center\n- Susceptor edge thermal mass affecting temperature\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run TC wafer for full thermal profile\n2. **Lamp adjustment**: Increase edge zone lamp power\n3. **Emissivity correction**: Apply edge emissivity compensation\n4. **Recipe tune**: Adjust edge zone setpoint\n5. **Validation**: Verify edge temperature within \u00b15C of target\n\n## Prevention Measures\n\n- Add edge defect density to epitaxy qualification\n- Track edge temperature uniformity via pyrometry\n- Include edge TEM analysis in SiGe process development\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9267 at 8-12mm from edge. 11% yield loss. Contact resistance variation at edge. 13 wafers affected. Silicide formation incomplete at edge.\n\nProcess Context: ANNEAL-TEL-05 silicide anneal. Recipe: NISI_RTP. Temperature: 450C. Edge temperature measured 430C. Aneal time: 30 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge under-temperature causing incomplete silicidation\n- Edge 20C cooler than target affecting NiSi formation\n- Incomplete silicide increasing contact resistance\n- Temperature differential causing phase and thickness variation\n\n**Contributing Factors**:\n- RTP lamp edge zone calibration off\n- Pyrometer not accurately reading edge temperature\n- Wafer edge emissivity variation\n\n## Corrective Actions\n\n1. **Lamp profiling**: Verify edge zone lamp power output\n2. **Temperature calibration**: Recalibrate edge zone pyrometer\n3. **Edge zone boost**: Increase edge lamp power for compensation\n4. **Recipe optimization**: Extend anneal time for edge margin\n5. **Validation**: Verify edge contact resistance within spec\n\n## Prevention Measures\n\n- Weekly edge zone temperature verification\n- Add edge contact resistance to inline monitoring\n- Include edge die in silicide qualification\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0378 at 6-9mm from edge. 14% yield loss. High-k gate dielectric breakdown at edge. 16 wafers affected. Edge EOT 0.3nm thicker than center.\n\nProcess Context: ALD-AMAT-02 HfO2 deposition. Recipe: HFK_GATE_V3. Cycle count: 40. Edge thickness 2.2nm vs center 1.9nm. Precursor pulse uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ALD over-deposition affecting EOT\n- Edge 15% thicker causing EOT variation\n- Higher edge thickness from precursor residence time difference\n- Thicker high-k causing reliability issues and EOT out of spec\n\n**Contributing Factors**:\n- Edge gas residence time longer than center\n- Purge efficiency lower at wafer edge\n- Edge zone possibly running at different temperature\n\n## Corrective Actions\n\n1. **Flow analysis**: Map precursor and purge flow at edge\n2. **Purge optimization**: Increase purge time or flow at edge\n3. **Edge zone tuning**: Adjust edge temperature if needed\n4. **Recipe modification**: Create edge-compensated ALD recipe\n5. **Validation**: Verify edge EOT within \u00b10.1nm of target\n\n## Prevention Measures\n\n- Add edge high-k thickness to inline metrology\n- Track edge/center thickness ratio via FDC\n- Include edge capacitors in reliability qualification\n\n**Severity**: Critical\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1489 at 10-13mm from edge. 8% yield loss. Metal line void at edge. 10 wafers affected. Edge seed layer 30% thinner.\n\nProcess Context: PVD-AMAT-18 copper seed. Recipe: CU_SEED_V4. Edge seed: 50nm vs center: 70nm. Target at 400 kWh. Via aspect ratio: 5:1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: PVD seed layer edge coverage deficit\n- 30% thinner edge seed layer\n- Insufficient seed for ECP nucleation at edge vias\n- Seed thinning causing void formation during plating\n\n**Contributing Factors**:\n- Target erosion affecting edge deposition flux\n- Shield shadowing at wafer edge\n- Collimator affecting directional deposition at edge\n\n## Corrective Actions\n\n1. **Target inspection**: Check target profile for asymmetric erosion\n2. **Shield adjustment**: Optimize shield position for edge coverage\n3. **Recipe tuning**: Increase edge zone time or power\n4. **Collimator review**: Verify collimator condition and position\n5. **Validation**: Verify edge seed thickness >60nm\n\n## Prevention Measures\n\n- Add edge seed thickness to PVD monitoring\n- Replace target at 350 kWh for critical seed applications\n- Periodic edge via cross-section for seed coverage\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2590 at 5-8mm from edge. 20% yield loss. STI fill void at edge. 22 wafers affected. Edge trench profile retrograde.\n\nProcess Context: CVD-AMAT-21 HDP oxide fill. Recipe: STI_FILL_V5. Edge sputter/dep ratio different from center. RF bias: 2000W. Source power: 6000W.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge RF coupling variation causing retrograde trench profile\n- Edge sputter/deposition ratio imbalanced\n- Retrograde profile preventing complete fill\n- Void formation from incomplete gap fill at edge\n\n**Contributing Factors**:\n- RF bias coupling different at wafer edge\n- Edge plasma density variation\n- ESC edge zone affecting RF uniformity\n\n## Corrective Actions\n\n1. **RF mapping**: Verify bias uniformity across wafer\n2. **ESC check**: Verify electrostatic chuck edge zone condition\n3. **Recipe tuning**: Adjust edge sputter/dep ratio\n4. **Plasma diagnostics**: Run edge OES for plasma characterization\n5. **Validation**: Verify edge trench profile vertical with SEM\n\n## Prevention Measures\n\n- Add edge void inspection to STI process monitoring\n- Track edge RF bias via FDC\n- Include edge trench profile in gap fill qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3701 at 9-12mm from edge. 6% yield loss. Polymer residue at edge after strip. 8 wafers affected. Center clean.\n\nProcess Context: STRIP-LAM-04 photoresist strip. Recipe: PR_STRIP_O2. Strip time: 90 sec. Edge strip rate 20% slower. Chamber at 3,500 RF-hours. O2 flow: 2000sccm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge strip rate deficiency leaving polymer residue\n- 20% slower edge strip rate insufficient for complete removal\n- Chamber at 3,500 RF-hours may have edge plasma degradation\n- Polymer residue contaminating downstream processes\n\n**Contributing Factors**:\n- Edge plasma density lower\n- Chamber wall deposits affecting edge plasma\n- Strip recipe not optimized for edge uniformity\n\n## Corrective Actions\n\n1. **Time extension**: Increase strip time to 120 sec for edge margin\n2. **Chamber maintenance**: Check chamber condition at high RF-hours\n3. **Edge verification**: Add edge inspection step post-strip\n4. **Recipe tune**: Optimize edge zone parameters\n5. **Validation**: Verify no residue at edge under UV inspection\n\n## Prevention Measures\n\n- Add edge residue check to strip process monitoring\n- Track strip uniformity via FDC\n- Set strip chamber maintenance at 3,000 RF-hours\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4812 at 7-11mm from edge. 17% yield loss. BEOL dielectric cracking at edge. 19 wafers affected. Edge mechanical stress high.\n\nProcess Context: CVD-AMAT-23 low-k cap. Recipe: LK_CAP_STACK. Stack stress: -400MPa compressive. Edge stress: -550MPa. Film thickness: 300nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge stress concentration causing dielectric cracking\n- Edge stress 38% higher than center (-550MPa vs -400MPa)\n- Stress exceeds cracking threshold at edge\n- Film stack buckling and cracking at wafer periphery\n\n**Contributing Factors**:\n- Edge temperature during deposition different from center\n- Edge film composition may vary\n- Underlying film stack adding to edge stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Edge temperature tune**: Optimize edge zone temperature\n3. **Recipe modification**: Reduce edge compressive stress\n4. **Stack analysis**: Review underlying film contribution to edge stress\n5. **Validation**: Verify edge stress within \u00b1100MPa of center\n\n## Prevention Measures\n\n- Add edge stress to BEOL film qualification\n- Track edge/center stress ratio\n- Include edge mechanical testing in reliability qualification\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5923 at 6-10mm from edge. 13% yield loss. Memory cell threshold voltage shift at edge. 15 wafers affected. Edge Vt 50mV higher than center.\n\nProcess Context: Multiple process steps. Edge analysis shows tunnel oxide 0.2nm thicker at edge. Flash memory product. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative edge process variations affecting memory Vt\n- Tunnel oxide 0.2nm thicker raising Vt\n- Edge thermal history slightly different across process steps\n- Multiple small variations compounding to 50mV Vt shift\n\n**Contributing Factors**:\n- Oxidation edge temperature slightly higher\n- Edge doping profile variation\n- Floating gate work function edge variation\n\n## Corrective Actions\n\n1. **Edge audit**: Review all thermal steps for edge temperature\n2. **Oxide tune**: Optimize tunnel oxide edge uniformity\n3. **Process centering**: Adjust key steps for edge Vt improvement\n4. **Lot sorting**: Consider edge die Vt binning\n5. **Validation**: Verify edge Vt within \u00b130mV of center\n\n## Prevention Measures\n\n- Add edge Vt to inline monitoring\n- Track edge-sensitive process parameters\n- Include edge memory cells in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6034 at 8-11mm from edge. 10% yield loss. Power device on-resistance high at edge. 12 wafers affected. Edge epitaxy doping 15% lower.\n\nProcess Context: EPI-AMAT-06 power device epitaxy. Recipe: N_EPI_POWER. Doping: phosphorus. Edge doping: 8.5E15/cm3 vs target 1E16/cm3. Gas flow uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge dopant gas depletion during epitaxy\n- Edge doping 15% lower than target\n- Phosphine depletion at edge due to flow dynamics\n- Higher resistance from lower carrier concentration\n\n**Contributing Factors**:\n- Edge gas residence time insufficient\n- Center-to-edge flow dynamics favoring center doping\n- Edge temperature may affect dopant incorporation\n\n## Corrective Actions\n\n1. **Flow optimization**: Increase total flow for better edge delivery\n2. **Edge zone tuning**: Adjust edge temperature for dopant incorporation\n3. **Doping profile**: Map full-wafer doping uniformity\n4. **Recipe modification**: Create edge-compensated doping recipe\n5. **Validation**: Verify edge doping within 10% of target\n\n## Prevention Measures\n\n- Add edge doping to epitaxy process monitoring\n- Track edge/center doping ratio via FDC\n- Include edge devices in power characterization\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7145 at 5-8mm from edge. 22% yield loss. Image sensor dark current high at edge pixels. 24 wafers affected. Edge passivation suspected.\n\nProcess Context: CVD-TEL-03 passivation nitride. Recipe: SIN_PASSIVATION. Edge hydrogen content 20% lower than center. Film stress uniform. Thickness uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge hydrogen deficiency in passivation affecting dark current\n- 20% lower edge hydrogen content\n- Insufficient passivation of silicon dangling bonds at edge\n- Higher dark current from interface states at edge pixels\n\n**Contributing Factors**:\n- Edge SiH4/NH3 ratio different from center\n- Edge temperature affecting hydrogen incorporation\n- Gas flow dynamics favoring center hydrogen delivery\n\n## Corrective Actions\n\n1. **Hydrogen mapping**: Full wafer FTIR for hydrogen content\n2. **Gas ratio tune**: Adjust edge zone SiH4/NH3 ratio\n3. **Temperature optimization**: Verify edge zone temperature\n4. **Recipe modification**: Create edge-optimized passivation recipe\n5. **Validation**: Verify edge dark current within spec\n\n## Prevention Measures\n\n- Add edge hydrogen content to passivation qualification\n- Track edge/center hydrogen ratio\n- Include edge pixels in dark current monitoring\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8256 at 10-14mm from edge. 7% yield loss. Analog circuit matching poor at edge. 9 wafers affected. Edge device parameters drifted.\n\nProcess Context: Mature 180nm analog process. Edge-to-center Vt mismatch increased from 5mV to 15mV over past month. No process changes documented.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gradual equipment drift affecting edge uniformity\n- 3x increase in edge Vt mismatch over one month\n- No documented changes suggests slow equipment degradation\n- Analog matching highly sensitive to small parameter shifts\n\n**Contributing Factors**:\n- Equipment consumables gradually wearing\n- Chamber conditions slowly changing\n- FDC thresholds may not be catching gradual drift\n\n## Corrective Actions\n\n1. **Trend analysis**: Review FDC data for gradual parameter drift\n2. **Equipment audit**: Check all critical tools for edge uniformity\n3. **Consumables review**: Check RF-hours, target usage, seal condition\n4. **Baseline restoration**: Perform maintenance to restore edge uniformity\n5. **Validation**: Verify edge matching returns to <8mV\n\n## Prevention Measures\n\n- Add edge matching to weekly lot sampling\n- Implement edge uniformity trend monitoring in FDC\n- Tighten drift thresholds for analog-critical parameters\n\n**Severity**: Major\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9367 at 6-9mm from edge. 16% yield loss. RF device Q-factor low at edge. 18 wafers affected. Edge metal resistivity 12% higher.\n\nProcess Context: PVD-AMAT-20 aluminum for RF inductors. Recipe: AL_RF_THICK. Edge grain size smaller than center. Deposition temperature: 200C. Thickness: 3um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature variation affecting aluminum grain structure\n- Smaller edge grain size increasing resistivity\n- 12% higher resistivity reducing inductor Q-factor\n- Edge temperature likely lower affecting grain growth\n\n**Contributing Factors**:\n- Edge pedestal temperature lower\n- Plasma heating contribution different at edge\n- Deposition rate may vary at edge affecting grain formation\n\n## Corrective Actions\n\n1. **Temperature profiling**: Verify edge zone temperature during deposition\n2. **Grain analysis**: SEM/EBSD comparison of edge vs center grain\n3. **Edge temperature boost**: Increase edge heater setpoint\n4. **Recipe optimization**: Tune for uniform grain size\n5. **Validation**: Verify edge resistivity within 5% of center\n\n## Prevention Measures\n\n- Add edge resistivity to RF metal qualification\n- Track edge/center grain size ratio\n- Include edge inductors in RF device characterization\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0478 at 9-12mm from edge. 9% yield loss. Photoresist adhesion failure at edge during develop. 11 wafers affected. Center adhesion normal.\n\nProcess Context: LITH-TEL-28 coat track. Recipe: ARF_COAT_V2. HMDS vapor prime included. Edge HMDS coverage suspected. Vapor prime time: 60 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HMDS vapor prime not reaching wafer edge\n- Edge resist adhesion failure from inadequate HMDS coverage\n- Vapor prime flow dynamics favoring center\n- Resist lifting during develop at edge\n\n**Contributing Factors**:\n- HMDS vapor delivery geometry\n- Edge temperature during prime possibly different\n- Vapor residence time at edge insufficient\n\n## Corrective Actions\n\n1. **HMDS verification**: Check edge contact angle post-prime\n2. **Prime extension**: Increase HMDS prime time to 90 sec\n3. **Flow optimization**: Improve HMDS vapor delivery to edge\n4. **Temperature check**: Verify edge chuck temperature during prime\n5. **Validation**: Verify edge resist adhesion passes tape test\n\n## Prevention Measures\n\n- Add edge adhesion check to HMDS process monitoring\n- Track prime coverage uniformity\n- Include edge patterns in develop defect monitoring\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1589 at 5-7mm from edge. 19% yield loss. MEMS structure release incomplete at edge. 21 wafers affected. Edge sacrificial layer residue.\n\nProcess Context: ETCH-SPTS-02 MEMS vapor HF release. Recipe: SAC_OX_RELEASE. Edge release rate 25% slower. Process time: 15 min. Chamber at 1,800 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge HF vapor delivery deficiency\n- 25% slower edge release rate leaving sacrificial oxide\n- Vapor HF concentration lower at edge\n- Incomplete release causing MEMS structure failure\n\n**Contributing Factors**:\n- Vapor flow pattern favoring center\n- Edge temperature affecting HF reactivity\n- Chamber walls absorbing HF near edge region\n\n## Corrective Actions\n\n1. **Flow analysis**: Map HF vapor delivery across wafer\n2. **Time extension**: Increase release time to 20 min with edge monitor\n3. **Temperature optimization**: Verify uniform edge temperature\n4. **Vapor enhancement**: Improve edge zone HF delivery\n5. **Validation**: Verify complete edge release via optical inspection\n\n## Prevention Measures\n\n- Add edge release verification to MEMS process monitoring\n- Track release uniformity across wafer\n- Include edge structures in MEMS release qualification\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects detected on lot W2024-4521 within 40mm radius of wafer center. Bulls-eye pattern with 22% yield loss. Defects are particle type, concentrated at wafer center. 18 wafers affected.\n\nProcess Context: CVD-AMAT-03 TEOS deposition. Recipe: ILD_OXIDE_V2. Chamber opened for showerhead inspection 72 hours ago. Deposition rate at center 5% lower than edge. Seasoning: 5 wafers run after PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after showerhead inspection\n- Chamber opened 72 hours ago, only 5 seasoning wafers run\n- Center region most affected by chamber wall desorption\n- 5% lower center deposition rate indicates showerhead issue\n\n**Contributing Factors**:\n- Standard 5-wafer seasoning insufficient after chamber opening\n- Showerhead may have been contaminated during inspection\n- Center gas flow affected by showerhead condition\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 10 additional conditioning wafers\n2. **Showerhead check**: Re-inspect showerhead for contamination\n3. **Particle verification**: Run particle monitor wafer, target <0.1/cm\u00b2 at center\n4. **Uniformity map**: Run 49-point thickness measurement\n5. **Validation**: Verify center/edge uniformity <2%\n\n## Prevention Measures\n\n- Increase post-chamber-open seasoning to 10 wafers minimum\n- Add center particle monitoring to post-PM qualification\n- Implement chamber idle time tracking for conditioning requirements\n\n**Severity**: Major\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern defects on lot W2024-5632 showing 15% yield loss. Defects concentrated within 35mm radius. Film thickness at center 8% thinner than edge. 14 wafers affected.\n\nProcess Context: CVD-LAM-05 nitride deposition. Recipe: SIN_SPACER. Showerhead at 4,800 RF-hours. Center holes showing discoloration. Gas flow: 500sccm SiH4, 2000sccm NH3.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center hole degradation\n- Showerhead at 4,800 RF-hours approaching 5,000 limit\n- Center holes discolored indicating blockage or corrosion\n- 8% thinner center film from reduced center gas delivery\n\n**Contributing Factors**:\n- SiH4 decomposition products blocking center holes\n- Higher center temperature accelerating hole degradation\n- Gas ratio at center affected by flow restriction\n\n## Corrective Actions\n\n1. **Showerhead replacement**: Install new showerhead P/N 623-1847\n2. **Flow verification**: Test gas flow uniformity after replacement\n3. **Uniformity mapping**: Run 49-point thickness map\n4. **Gas flow check**: Verify SiH4/NH3 delivery at center\n5. **Validation**: Achieve <2% center/edge thickness variation\n\n## Prevention Measures\n\n- Replace showerhead at 4,500 RF-hours (proactive)\n- Add showerhead visual inspection to weekly PM\n- Monitor center/edge uniformity trend via FDC\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-6743 with 18% yield loss. Defects within 45mm of center. Pattern shows thermal damage - resist bubbling at center. 16 wafers affected.\n\nProcess Context: LITH-TEL-08 hot plate bake. Recipe: DUV_SOFTBAKE. Temperature: 90C. Center temperature measured 102C. Thermocouple replaced last week. Bake time: 60 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate center zone over-temperature\n- Center at 102C vs 90C setpoint (13% over)\n- Recent thermocouple replacement may have calibration error\n- Resist bubbling from exceeding softbake temperature limit\n\n**Contributing Factors**:\n- Center zone thermocouple miscalibrated after replacement\n- Heater zone may be over-powered\n- No post-replacement temperature verification performed\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run 49-point surface temperature measurement\n2. **Thermocouple calibration**: Recalibrate center zone TC\n3. **Zone tuning**: Adjust center heater power if needed\n4. **Uniformity target**: Achieve \u00b12C across wafer\n5. **Validation**: Process test wafer, verify no resist damage\n\n## Prevention Measures\n\n- Require temperature mapping after any TC replacement\n- Add center temperature to daily qualification check\n- Set FDC alarm for center temperature deviation >3C\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 25% on lot W2024-7854. Circular defect pattern within 50mm radius. Etch non-uniformity causing CD variation at center. 20 wafers affected.\n\nProcess Context: ETCH-LAM-07 gate etch. Recipe: POLY_GATE_V3. Center etch rate 12% higher than edge. RF power: 800W. Chamber at 2,100 RF-hours. Previous lot normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum leak creating center wafer bow\n- 12% higher center etch rate indicates wafer bow toward plasma\n- Vacuum leak causing center region to lift toward plasma source\n- CD variation from non-uniform plasma interaction\n\n**Contributing Factors**:\n- Chuck vacuum seal degradation\n- Center vacuum zone leak\n- Wafer clamping not uniform across surface\n\n## Corrective Actions\n\n1. **Vacuum check**: Test chuck vacuum with He leak detector\n2. **Chuck inspection**: Check center vacuum channels for blockage or damage\n3. **Seal replacement**: Replace chuck seals if leak detected P/N 839-2451\n4. **Vacuum verification**: Achieve >500 Torr vacuum uniformly\n5. **Validation**: Process test wafer, verify CD uniformity <3%\n\n## Prevention Measures\n\n- Add chuck vacuum monitoring to FDC\n- Quarterly chuck leak check\n- Set vacuum alarm threshold at 480 Torr minimum\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 with 12% yield loss. Pattern within 30mm of center. Defects appear as resist thickness variation. 10 wafers affected. First lot after resist change.\n\nProcess Context: LITH-TEL-12 coat track. Recipe: I_LINE_COAT. New resist lot opened yesterday. Spin speed: 3000rpm. Center resist 5% thinner than edge. EBR normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New resist lot viscosity variation affecting center coating\n- Center thinning indicates spin dynamics issue with new resist\n- Resist viscosity may be slightly different from previous lot\n- Center region most sensitive to viscosity-spin interaction\n\n**Contributing Factors**:\n- New resist lot not characterized for spin curve\n- Dispense pattern may need adjustment for viscosity\n- Acceleration profile optimized for previous resist lot\n\n## Corrective Actions\n\n1. **Resist verification**: Check viscosity of new lot vs spec\n2. **Spin curve**: Run spin speed vs thickness curve for new lot\n3. **Dispense adjustment**: Optimize dispense volume if needed\n4. **Acceleration tune**: Adjust acceleration profile for uniformity\n5. **Validation**: Achieve <1.5% center/edge thickness variation\n\n## Prevention Measures\n\n- Require resist lot qualification before production use\n- Add viscosity verification to incoming resist QC\n- Maintain spin curves for each resist lot\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-9076 showing 20% yield loss. Defects within 40mm radius are oxide voids. Center deposition appears porous. 17 wafers affected.\n\nProcess Context: CVD-AMAT-08 HDP oxide. Recipe: STI_FILL_V4. Center Ar flow suspected low. Total flow: 200sccm Ar + 100sccm O2 + 50sccm SiH4. Chamber at 3,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center Ar sputter component insufficient for gap fill\n- Porous center oxide indicates inadequate sputter/dep balance\n- Gas delivery at center compromised\n- Void formation from incomplete gap fill at center\n\n**Contributing Factors**:\n- Showerhead center zone blockage at 3,200 RF-hours\n- Ar delivery to center reduced\n- Sputter/deposition ratio imbalanced at center\n\n## Corrective Actions\n\n1. **Flow mapping**: Verify Ar delivery at center region\n2. **Showerhead inspection**: Check center holes for blockage\n3. **Recipe tuning**: Adjust center zone Ar flow if available\n4. **Showerhead clean**: Ultrasonic clean or replace if blocked P/N 623-2847\n5. **Validation**: Verify void-free fill at center via cross-section\n\n## Prevention Measures\n\n- Add center void inspection to HDP qualification\n- Monitor center/edge sputter ratio via OES\n- Schedule showerhead maintenance at 3,000 RF-hours\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0187 within 35mm radius. 14% yield loss. Defects are micro-scratches in circular pattern at center. 12 wafers affected.\n\nProcess Context: CMP-AMAT-03 oxide CMP. Recipe: ILD_POLISH. Pad conditioning performed before lot. Retaining ring pressure: 3.5 psi. Center slurry flow may be restricted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center slurry starvation during CMP\n- Micro-scratches from dry polishing at center\n- Slurry distribution not reaching center adequately\n- Centrifugal force pushing slurry to edge during rotation\n\n**Contributing Factors**:\n- Slurry delivery nozzle position may be suboptimal\n- Pad groove pattern affecting center slurry retention\n- Conditioning may have opened pad at edge preferentially\n\n## Corrective Actions\n\n1. **Slurry delivery**: Verify nozzle position and flow rate\n2. **Pad inspection**: Check groove pattern and depth at center\n3. **Flow increase**: Increase slurry flow rate by 20%\n4. **Nozzle adjustment**: Reposition slurry nozzle toward center\n5. **Validation**: Run removal rate uniformity test, target <5% variation\n\n## Prevention Measures\n\n- Monitor center removal rate as process indicator\n- Add slurry flow verification to daily qualification\n- Track scratch density vs slurry flow correlation\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 17% on lot W2024-1298. Bulls-eye pattern within 45mm radius. Implant dose at center 10% lower than edge. 15 wafers affected.\n\nProcess Context: IMPLANT-AMAT-05 source/drain implant. Recipe: NSD_ARSENIC. Beam current: 12mA. Scan pattern: mechanical. Faraday cup readings show center dose drop. Beam tuning performed yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam profile non-uniformity after tuning\n- 10% center dose drop indicates beam focus issue\n- Yesterday's beam tuning may have introduced center defocus\n- Faraday readings confirm center dose measurement\n\n**Contributing Factors**:\n- Beam tuning optimized for edge, not center\n- Scan overlap at center may be reduced\n- Beam focus drift after tuning\n\n## Corrective Actions\n\n1. **Beam diagnostics**: Run beam profile measurement\n2. **Focus adjustment**: Optimize beam focus for center uniformity\n3. **Scan verification**: Check scan overlap pattern covers center\n4. **Faraday calibration**: Verify Faraday cup accuracy\n5. **Validation**: Process test wafer, verify dose uniformity <3%\n\n## Prevention Measures\n\n- Require dose uniformity check after any beam tuning\n- Add center dose monitoring to daily qualification\n- Set uniformity alarm at \u00b15% deviation\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect pattern on lot W2024-2309 with 11% yield loss. Defects within 40mm of center. Metal voiding at center vias. 9 wafers affected.\n\nProcess Context: PVD-AMAT-06 barrier/seed deposition. Recipe: TAN_CU_SEED. Center step coverage: 40% vs edge: 65%. Target at 500 kWh. Collimator installed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Collimator center blockage reducing deposition at center\n- 25% lower center step coverage indicates collimator issue\n- Collimator center region may have buildup restricting flux\n- Via voiding from insufficient seed layer at center\n\n**Contributing Factors**:\n- Collimator approaching maintenance interval\n- Center deposition shadowed by collimator buildup\n- Target material redepositing on collimator center\n\n## Corrective Actions\n\n1. **Collimator inspection**: Remove and inspect for center buildup\n2. **Collimator clean**: Chemical clean or replace P/N 823-3891\n3. **Target check**: Verify target surface condition\n4. **Step coverage verification**: Run cross-section at center vias\n5. **Validation**: Achieve center step coverage >60%\n\n## Prevention Measures\n\n- Schedule collimator cleaning at 400 kWh\n- Add center step coverage to PVD monitoring\n- Track target kWh vs center uniformity correlation\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 showing 19% yield loss. Pattern within 50mm radius. CVD film delamination at center. 16 wafers affected. Center adhesion weak.\n\nProcess Context: CVD-TEL-03 low-k dielectric. Recipe: ULK_ILD. Pre-treatment plasma: Ar/H2. Center pre-treatment may be insufficient. Deposition temperature: 350C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center region pre-treatment plasma deficiency\n- Center adhesion failure from inadequate surface preparation\n- Ar/H2 plasma not reaching center uniformly\n- Delamination from poor center interface quality\n\n**Contributing Factors**:\n- Plasma density lower at center during pre-treatment\n- Pre-treatment time may be insufficient for center\n- Center surface may have different moisture content\n\n## Corrective Actions\n\n1. **Pre-treatment extension**: Increase pre-treatment time by 50%\n2. **Plasma uniformity check**: Verify pre-treatment reaches center\n3. **Adhesion test**: Run tape test at center location\n4. **Surface analysis**: XPS comparison of center vs edge\n5. **Validation**: Verify center adhesion matches edge\n\n## Prevention Measures\n\n- Add center adhesion test to low-k qualification\n- Monitor pre-treatment plasma via OES at center\n- Track adhesion uniformity across wafer\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield impact of 13% on lot W2024-4521. Defects within 35mm radius. Photoresist scumming at center after develop. 11 wafers affected.\n\nProcess Context: LITH-TEL-15 develop track. Recipe: POS_DEV_V2. Developer: TMAH 2.38%. Center develop time may be insufficient. Puddle develop process used.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center developer starvation in puddle process\n- Resist scumming indicates incomplete development at center\n- Puddle develop has inherent center-to-edge non-uniformity\n- Center region developer depletes faster\n\n**Contributing Factors**:\n- Single puddle may not provide enough developer refresh\n- Center staying in contact with depleted developer\n- Developer temperature at center may be lower\n\n## Corrective Actions\n\n1. **Multi-puddle**: Implement 2-puddle develop sequence\n2. **Fresh developer**: Add mid-process developer refresh\n3. **Time extension**: Increase develop time by 15 seconds\n4. **Temperature verification**: Check developer temperature uniformity\n5. **Validation**: Verify clean develop at center with microscope\n\n## Prevention Measures\n\n- Use multi-puddle develop for critical layers\n- Add center scum inspection to develop monitoring\n- Monitor develop uniformity via FDC\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-5632 with 16% yield loss. Bulls-eye pattern at center. Etch residue at center structures. 14 wafers affected.\n\nProcess Context: ETCH-AMAT-09 oxide etch. Recipe: CONTACT_ETCH. Endpoint detection used. Center etch complete 8 sec after edge. Over-etch: 20%. Chamber at 2,450 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center etch rate lag requiring more over-etch\n- Center complete 8 sec after edge indicates significant rate difference\n- 20% over-etch insufficient for center completion\n- Residue from incomplete center etch\n\n**Contributing Factors**:\n- Plasma density lower at center\n- RF coupling at center weaker at 2,450 RF-hours\n- Endpoint based on edge/average signal\n\n## Corrective Actions\n\n1. **Over-etch increase**: Raise over-etch to 35%\n2. **Uniformity mapping**: Measure center/edge etch rate difference\n3. **Plasma tuning**: Adjust for better center plasma density\n4. **Endpoint modification**: Consider center-weighted endpoint\n5. **Validation**: Verify complete center etch via inspection\n\n## Prevention Measures\n\n- Set over-etch based on center completion, not edge\n- Add center etch verification to process monitoring\n- Track center/edge etch rate ratio via FDC\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 45mm radius. 21% yield loss. Tungsten plug center void. 18 wafers affected. Center fill incomplete.\n\nProcess Context: CVD-AMAT-10 tungsten CVD. Recipe: W_PLUG_FILL. WF6/H2 chemistry. Center deposition rate 15% lower. Showerhead at 4,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center degradation affecting W CVD\n- 15% lower center deposition rate causing incomplete fill\n- Showerhead at 4,200 RF-hours with center hole corrosion\n- WF6 corrosive chemistry accelerating center damage\n\n**Contributing Factors**:\n- Center holes most exposed to reactive species\n- WF6 byproducts accumulating at center\n- Gas flow dynamics concentrating damage at center\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Check center hole condition\n2. **Showerhead replacement**: Install new P/N 623-3891\n3. **Flow verification**: Confirm uniform gas delivery after replacement\n4. **Fill verification**: Cross-section center plugs for void check\n5. **Validation**: Verify center deposition rate within 5% of edge\n\n## Prevention Measures\n\n- Replace W CVD showerhead at 4,000 RF-hours\n- Add center plug void inspection to W CVD monitoring\n- Track center deposition rate trend\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 10% yield loss. Defects within 30mm radius. Silicide non-uniformity at center. 8 wafers affected.\n\nProcess Context: ANNEAL-TEL-04 RTP silicide. Recipe: NISI_RTP_V2. Center temperature 20C lower than edge. Peak temp: 450C. Pyrometer calibration done 1 month ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTP center zone under-temperature\n- Center 20C cooler than edge at 450C target\n- Lower temperature causing incomplete silicide formation\n- Sheet resistance variation from non-uniform silicide\n\n**Contributing Factors**:\n- Center lamp zone output may be reduced\n- Pyrometer reading center incorrectly\n- Wafer emissivity different at center from process history\n\n## Corrective Actions\n\n1. **Lamp profiling**: Verify center lamp zone power output\n2. **Pyrometer check**: Verify center temperature measurement accuracy\n3. **Zone adjustment**: Increase center lamp power\n4. **Temperature target**: Achieve \u00b110C uniformity\n5. **Validation**: Verify uniform silicide sheet resistance\n\n## Prevention Measures\n\n- Monthly center temperature verification\n- Add center Rs to silicide monitoring\n- Track lamp zone power balance\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 showing 24% yield loss. Pattern within 40mm of center. Gate oxide integrity failure at center. 20 wafers affected. TDDB fails at center.\n\nProcess Context: FURNACE-TEL-06 gate oxidation. Recipe: GOX_12A. Target: 12A oxide. Center oxide: 10.5A. Temperature: 850C. Boat center zone suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace center zone temperature low causing thin oxide\n- Center oxide 12.5% thinner than target (10.5A vs 12A)\n- Thin oxide causing TDDB (time-dependent dielectric breakdown) failures\n- Center of boat has temperature gradient\n\n**Contributing Factors**:\n- Center heater zone may be under-powered\n- Boat position may not be optimal\n- Temperature profile not verified recently\n\n## Corrective Actions\n\n1. **Temperature profile**: Run TC wafer to map center temperature\n2. **Zone adjustment**: Increase center heater zone power\n3. **Boat position**: Optimize boat position in furnace\n4. **Oxide verification**: Target center oxide within \u00b10.5A of spec\n5. **Validation**: TDDB test at center must pass\n\n## Prevention Measures\n\n- Weekly center temperature verification\n- Add center oxide thickness to inline monitoring\n- Include center die in gate oxide reliability\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 15% on lot W2024-9076. Defects within 35mm radius. Spin-on dielectric thickness variation at center. 13 wafers affected.\n\nProcess Context: COAT-TEL-07 SOD coating. Recipe: SOD_ILD_V3. Spin speed: 2500rpm. Dispense volume: 2ml. Center 10% thicker than edge. New nozzle installed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New dispense nozzle flow rate variation\n- Center 10% thicker indicates excess material at center\n- New nozzle may have different flow characteristics\n- Dispense pattern creating center accumulation\n\n**Contributing Factors**:\n- Nozzle position or angle slightly different\n- Flow rate from new nozzle higher than previous\n- Spin dynamics not compensating for dispense change\n\n## Corrective Actions\n\n1. **Nozzle verification**: Check dispense flow rate vs spec\n2. **Position adjustment**: Verify nozzle position matches previous\n3. **Dispense tuning**: Adjust dispense volume if needed\n4. **Spin profile**: Modify acceleration for uniformity\n5. **Validation**: Achieve <3% center/edge thickness variation\n\n## Prevention Measures\n\n- Require dispense verification after nozzle change\n- Add thickness uniformity to daily qualification\n- Track dispense-related parameters\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-0187 with 18% yield loss. Pattern within 45mm of center. Metal line resistance high at center. 16 wafers affected.\n\nProcess Context: PVD-AMAT-11 aluminum deposition. Recipe: AL_M1_V2. Center grain size smaller than edge. Deposition temp: 300C. Target at 600 kWh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center temperature lower during PVD affecting grain growth\n- Smaller center grain size causing higher resistivity\n- Center pedestal zone may be running cool\n- Temperature-dependent grain growth reduced at center\n\n**Contributing Factors**:\n- Pedestal heater center zone degradation\n- Plasma heating contribution different at center\n- Target at 600 kWh may have erosion affecting center flux\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify center pedestal temperature\n2. **Heater check**: Test center zone heater output\n3. **Target inspection**: Check target profile for asymmetric erosion\n4. **Zone adjustment**: Increase center heater setpoint\n5. **Validation**: Verify uniform grain size and resistance\n\n## Prevention Measures\n\n- Add center line resistance to PVD monitoring\n- Quarterly temperature uniformity verification\n- Track grain size vs temperature correlation\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1298 within 50mm radius. 12% yield loss. CMP dishing at center copper features. 10 wafers affected. Center over-polished.\n\nProcess Context: CMP-AMAT-06 copper CMP. Recipe: CU_POLISH_V3. Center dishing: 80nm vs edge: 40nm. Retaining ring pressure: 4 psi. Pad at 500 wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-polish from pressure distribution\n- Center dishing 2x higher than edge\n- Retaining ring pressure creating center concentration\n- Pad profile may have center depression\n\n**Contributing Factors**:\n- Retaining ring wear creating non-uniform pressure\n- Pad conditioning pattern affecting center\n- Slurry pooling at center\n\n## Corrective Actions\n\n1. **Pressure mapping**: Measure pressure distribution across wafer\n2. **Retaining ring inspection**: Check for wear, replace if >1mm P/N 445-2893\n3. **Pad profile**: Measure pad thickness at center\n4. **Pressure adjustment**: Reduce center pressure if possible\n5. **Validation**: Achieve <50nm dishing uniformity\n\n## Prevention Measures\n\n- Track center dishing trend via FDC\n- Monitor retaining ring wear\n- Add pressure uniformity to CMP qualification\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-2309 with 20% yield loss. Bulls-eye within 40mm radius. High-k dielectric breakdown at center. 17 wafers affected.\n\nProcess Context: ALD-AMAT-04 HfO2. Recipe: HFK_GATE_V4. Center thickness: 2.5nm vs edge: 2.0nm. Cycle count: 35. Precursor delivery at center suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-deposition from precursor residence time\n- Center 25% thicker than edge (2.5nm vs 2.0nm)\n- ALD precursor accumulating at center due to flow dynamics\n- Thicker center EOT causing breakdown issues\n\n**Contributing Factors**:\n- Center gas residence time longer\n- Purge efficiency lower at center\n- Temperature gradient affecting deposition kinetics\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve center zone purge efficiency\n2. **Purge extension**: Increase purge time between cycles\n3. **Temperature verification**: Verify uniform pedestal temperature\n4. **Recipe tuning**: Create center-compensated ALD sequence\n5. **Validation**: Achieve <10% center/edge thickness variation\n\n## Prevention Measures\n\n- Add center thickness to ALD inline monitoring\n- Track center/edge ratio per lot\n- Include center capacitors in breakdown testing\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 within 35mm radius. 14% yield loss. Epitaxy doping variation at center. 12 wafers affected. Center doping 8% lower.\n\nProcess Context: EPI-AMAT-05 silicon epitaxy. Recipe: EPI_N_V3. Dopant: phosphorus. Center doping: 9.2E15 vs target: 1E16/cm3. Susceptor at 1,500 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center dopant gas depletion during epitaxy\n- 8% lower center doping from phosphine depletion\n- Gas flow dynamics favoring edge doping\n- Susceptor at 1,500 cycles may have surface changes affecting center\n\n**Contributing Factors**:\n- Center gas residence time insufficient\n- Temperature at center affecting dopant incorporation\n- Susceptor surface condition affecting gas chemistry\n\n## Corrective Actions\n\n1. **Flow optimization**: Increase total flow for better center delivery\n2. **Temperature verification**: Verify center zone temperature\n3. **Susceptor inspection**: Check susceptor surface condition\n4. **Doping profile**: Full wafer SRP or CV profiling\n5. **Validation**: Achieve center doping within 5% of target\n\n## Prevention Measures\n\n- Add center doping to epitaxy monitoring\n- Track susceptor cycles vs uniformity\n- Monitor dopant flow vs center incorporation\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 22% on lot W2024-4521. Defects within 45mm of center. STI recess non-uniform at center. 19 wafers affected.\n\nProcess Context: ETCH-LAM-11 STI recess. Recipe: STI_RECESS_V2. Center recess: 45nm vs edge: 35nm. Target: 35nm. Endpoint used. Over-etch: 15%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-etch causing excessive recess\n- Center recess 29% deeper than target (45nm vs 35nm)\n- Etch rate at center significantly higher\n- Endpoint optimized for edge, missing center over-etch\n\n**Contributing Factors**:\n- Plasma density higher at center for this recipe\n- RF coupling creating center-hot condition\n- Endpoint algorithm not capturing center state\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Full wafer etch rate measurement\n2. **Recipe tuning**: Reduce center etch rate via gas/power adjustment\n3. **Over-etch reduction**: Reduce over-etch to 10%\n4. **Endpoint modification**: Consider center-weighted endpoint\n5. **Validation**: Achieve \u00b15nm recess uniformity\n\n## Prevention Measures\n\n- Add center recess to inline metrology\n- Track etch uniformity via FDC\n- Set recess spec with center margin\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect pattern on lot W2024-5632 with 11% yield loss. Pattern within 30mm of center. Contact resistance high at center. 9 wafers affected.\n\nProcess Context: WET-DNS-02 pre-clean before contact metal. Recipe: PRECLEAN_HF. Center clean may be insufficient. Megasonic clean included. Spin/rinse/dry process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center pre-clean deficiency leaving native oxide\n- High contact resistance from incomplete oxide removal\n- Center region not adequately cleaned by megasonic\n- Native oxide regrowth at center before metal deposition\n\n**Contributing Factors**:\n- Megasonic energy distribution lower at center\n- Chemical flow pattern favoring edge\n- Rinse/dry cycle allowing center re-oxidation\n\n## Corrective Actions\n\n1. **Clean optimization**: Increase HF concentration or time\n2. **Megasonic verification**: Check center megasonic intensity\n3. **Q-time reduction**: Minimize time between clean and metal dep\n4. **Flow improvement**: Optimize chemical flow to center\n5. **Validation**: Verify uniform contact resistance\n\n## Prevention Measures\n\n- Add center contact resistance to monitoring\n- Track Q-time between clean and deposition\n- Verify megasonic uniformity periodically\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 40mm radius. 17% yield loss. Nitride stress cracking at center. 15 wafers affected. Center stress -1.5GPa vs edge -1.0GPa.\n\nProcess Context: CVD-AMAT-12 stress nitride. Recipe: SIN_STRESS_V3. Target stress: -1.0GPa compressive. Center running more compressive. Thickness: 100nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center deposition conditions creating higher compressive stress\n- Center stress 50% higher than target (-1.5GPa vs -1.0GPa)\n- Stress exceeding cracking threshold at center\n- Center temperature or chemistry affecting stress\n\n**Contributing Factors**:\n- Center zone temperature lower than edge\n- SiH4/NH3 ratio different at center\n- Deposition rate variation affecting film stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature verification**: Verify center zone temperature\n3. **Gas ratio tuning**: Adjust center zone chemistry if available\n4. **Recipe optimization**: Create center-compensated stress recipe\n5. **Validation**: Achieve stress uniformity within \u00b1200MPa\n\n## Prevention Measures\n\n- Add center stress to nitride qualification\n- Track stress uniformity trend\n- Set center stress limits in process spec\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 9% yield loss. Defects within 35mm of center. Pattern collapse at center structures. 7 wafers affected.\n\nProcess Context: LITH-TEL-18 develop and rinse. Recipe: ARF_DEV_V2. Center surface tension suspected. Surfactant used in rinse. High aspect ratio structures: 10:1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center surface tension during dry causing pattern collapse\n- High aspect ratio patterns at center collapsing\n- Center may have different drying dynamics\n- Surfactant not reaching center uniformly\n\n**Contributing Factors**:\n- Spin dry centrifugal force affecting center differently\n- Surfactant concentration depleted at center\n- Center patterns may have slightly different profile\n\n## Corrective Actions\n\n1. **Surfactant boost**: Increase surfactant concentration\n2. **Drying optimization**: Reduce spin dry speed, increase time\n3. **IPA vapor**: Consider IPA vapor dry for center protection\n4. **Multi-stage dry**: Implement gradual spin speed ramp\n5. **Validation**: Verify no center pattern collapse\n\n## Prevention Measures\n\n- Add center pattern inspection to develop monitoring\n- Optimize surfactant for uniform coverage\n- Track collapse defects vs aspect ratio\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 19% on lot W2024-8965. Bulls-eye pattern within 50mm radius. Via chain resistance high at center. 16 wafers affected.\n\nProcess Context: ECP-LAM-04 copper plating. Recipe: CU_VIA_FILL. Center plating rate 12% lower. Anode at 70% life. Current density: 15mA/cm2.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform current distribution affecting center plating\n- Center plating 12% lower causing thin fill and high resistance\n- Anode at 70% life may have center erosion affecting current\n- Current distribution favoring edge\n\n**Contributing Factors**:\n- Anode center erosion from usage pattern\n- Thief ring current distribution\n- Electrolyte flow at center insufficient\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode center erosion pattern\n2. **Current adjustment**: Optimize current distribution for center\n3. **Flow improvement**: Increase electrolyte agitation at center\n4. **Thief ring tuning**: Adjust thief ring current if needed\n5. **Validation**: Verify center fill and resistance uniform\n\n## Prevention Measures\n\n- Replace anode at 60% life for via applications\n- Track center via resistance as process indicator\n- Monitor center current density\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076 within 40mm of center. 13% yield loss. Oxide breakdown at center MOS capacitors. 11 wafers affected.\n\nProcess Context: Multiple thermal steps. Center die showing oxide integrity issues. Thermal budget at center may be different. Furnace and RTP steps involved.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative center thermal non-uniformity affecting oxide\n- Multiple thermal steps with center temperature variation\n- Oxide quality degraded from temperature excursions\n- Breakdown from accumulated center thermal stress\n\n**Contributing Factors**:\n- Furnace center zone temperature variations\n- RTP center under/over-shoot\n- Cumulative effect of multiple thermal steps\n\n## Corrective Actions\n\n1. **Thermal audit**: Review all thermal steps for center uniformity\n2. **Furnace tuning**: Optimize center zone temperatures\n3. **RTP calibration**: Verify center temperature accuracy\n4. **Process centering**: Adjust key thermal steps for center\n5. **Validation**: Verify center oxide reliability\n\n## Prevention Measures\n\n- Track center thermal history across all steps\n- Add center capacitor reliability to monitoring\n- Periodic thermal uniformity audits\n\n**Severity**: Critical\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-0187 with 16% yield loss. Defects within 35mm radius. Implant channeling at center creating deep junction. 14 wafers affected.\n\nProcess Context: IMPLANT-AMAT-08 well implant. Recipe: PWELL_DEEP. Energy: 400keV. Center junction depth 20% deeper. Screen oxide: 100A.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center screen oxide thinner allowing more channeling\n- 20% deeper center junction from increased channeling\n- Screen oxide at center may be thinner than edge\n- High energy implant very sensitive to screen oxide variation\n\n**Contributing Factors**:\n- Screen oxide growth center-to-edge variation\n- Beam angle at center may differ\n- Wafer tilt creating center angle variation\n\n## Corrective Actions\n\n1. **Screen oxide check**: Measure center screen oxide thickness\n2. **Oxide uniformity**: Improve screen oxide growth uniformity\n3. **Beam angle verification**: Check beam angle uniformity\n4. **Tilt optimization**: Verify wafer tilt settings\n5. **Validation**: Verify center junction depth via SIMS\n\n## Prevention Measures\n\n- Add center screen oxide to monitoring\n- Track junction depth uniformity\n- Include center well profile in implant qualification\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-1298 with 10% yield loss. Pattern within 45mm of center. SRAM yield loss at center. 8 wafers affected. Bitline contact resistance high.\n\nProcess Context: Multiple process steps contributing. Center contact size smaller. Center CD bias observed at multiple litho layers. No single tool identified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systematic center CD bias across multiple litho layers\n- Contact size smaller at center creating high resistance\n- Multiple litho layers contributing to cumulative bias\n- SRAM sensitive to center CD variations\n\n**Contributing Factors**:\n- Illumination uniformity at center across scanners\n- Focus variation at center\n- Possible chuck flatness issue affecting multiple tools\n\n## Corrective Actions\n\n1. **CD audit**: Review center CD at all critical layers\n2. **Scanner check**: Verify illumination uniformity on all tools\n3. **Focus verification**: Check center focus performance\n4. **Chuck inspection**: Verify wafer chuck flatness across tools\n5. **Validation**: Verify center CD within spec at all layers\n\n## Prevention Measures\n\n- Add center CD monitoring at all critical layers\n- Track center CD trend across scanner fleet\n- Include center SRAM in yield monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 21% on lot W2024-2309. Defects within 50mm of center. FinFET fin width variation at center. 18 wafers affected. Center fins narrower.\n\nProcess Context: ETCH-LAM-14 fin etch. Recipe: FINFET_FIN_V6. Center fin width: 6.5nm vs edge: 7.0nm. Target: 7.0nm. Chamber at 2,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center etch rate higher causing narrower fins\n- Center fins 7% narrower than target\n- Etch rate at center elevated\n- Critical FinFET performance sensitive to fin width\n\n**Contributing Factors**:\n- Plasma density higher at center\n- RF coupling creating center-hot condition\n- Chamber at 2,100 RF-hours may have uniformity drift\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Full wafer fin width measurement\n2. **Plasma tuning**: Reduce center plasma density\n3. **Recipe optimization**: Adjust for center etch rate reduction\n4. **Chamber maintenance**: Check seals and confinement\n5. **Validation**: Achieve fin width uniformity within \u00b10.3nm\n\n## Prevention Measures\n\n- Add center fin width to inline metrology\n- Track center/edge fin width ratio\n- Include center FinFETs in electrical characterization\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 within 40mm radius. 14% yield loss. Image sensor pixel response non-uniform at center. 12 wafers affected.\n\nProcess Context: CVD-TEL-05 anti-reflection coating. Recipe: ARC_CIS_V2. Center ARC thickness 8% thicker. Deposition rate: 2nm/sec. Uniformity spec: <3%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center ARC over-deposition affecting pixel response\n- 8% thicker center ARC causing optical response variation\n- Center precursor residence time longer\n- Pixel sensitivity affected by ARC thickness deviation\n\n**Contributing Factors**:\n- Gas flow dynamics at center\n- Showerhead center delivery higher\n- Temperature at center affecting deposition rate\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve center zone gas delivery balance\n2. **Temperature check**: Verify center zone temperature\n3. **Recipe tuning**: Create center-compensated ARC recipe\n4. **Thickness mapping**: Full wafer ARC measurement\n5. **Validation**: Achieve <3% center/edge variation\n\n## Prevention Measures\n\n- Add center ARC thickness to monitoring\n- Track pixel response uniformity\n- Include center pixels in optical testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-4521 with 18% yield loss. Bulls-eye within 35mm of center. Polysilicon grain size non-uniform at center. 15 wafers affected.\n\nProcess Context: CVD-AMAT-15 poly deposition. Recipe: POLY_GATE_V4. Center grain size 20% smaller. Deposition temp: 620C. Pressure: 200mT.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center temperature lower affecting poly grain growth\n- 20% smaller grain size indicates lower deposition temperature\n- Temperature gradient causing center under-temperature\n- Grain size affects poly resistance and device performance\n\n**Contributing Factors**:\n- Susceptor center zone running cool\n- Gas flow creating center cooling\n- Showerhead proximity affecting center temperature\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify center zone temperature\n2. **Susceptor check**: Verify center heater function\n3. **Zone adjustment**: Increase center temperature setpoint\n4. **Grain analysis**: SEM comparison of center vs edge\n5. **Validation**: Achieve uniform grain size and Rs\n\n## Prevention Measures\n\n- Add center grain size to poly qualification\n- Track center Rs as proxy for grain size\n- Monitor susceptor zone temperatures\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 12% on lot W2024-5632. Defects within 45mm of center. Logic speed at center slower. 10 wafers affected. Center Vt higher than edge.\n\nProcess Context: Multiple process contributions. Center Vt 15mV higher than edge. Affecting digital circuit timing. Product is high-speed logic.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systematic center-to-edge Vt gradient across process\n- 15mV higher center Vt causing speed degradation\n- Multiple process steps contributing to Vt variation\n- Critical for high-speed logic timing closure\n\n**Contributing Factors**:\n- Gate oxide thickness variation at center\n- Channel doping non-uniformity\n- Gate CD at center slightly different\n\n## Corrective Actions\n\n1. **Vt audit**: Identify contributing process steps\n2. **Oxide thickness**: Verify gate oxide uniformity\n3. **Implant check**: Verify threshold adjust implant uniformity\n4. **CD verification**: Check gate CD at center\n5. **Validation**: Achieve center Vt within \u00b15mV of target\n\n## Prevention Measures\n\n- Track center Vt as process indicator\n- Monitor contributing process uniformity\n- Include center die in speed binning\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 50mm radius. 23% yield loss. Power device Ron high at center. 20 wafers affected. Center epitaxy thickness 10% low.\n\nProcess Context: EPI-AMAT-09 thick epitaxy. Recipe: EPI_POWER_V3. Target: 50um. Center: 45um. Growth rate: 3um/min. Susceptor at 2,000 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center epitaxy thinning from susceptor degradation\n- Center 10% thinner (45um vs 50um target)\n- Higher Ron from thinner drift region\n- Susceptor at 2,000 cycles showing center wear\n\n**Contributing Factors**:\n- Susceptor surface condition affecting center deposition\n- Gas flow at center potentially reduced\n- Temperature uniformity at center degraded\n\n## Corrective Actions\n\n1. **Susceptor inspection**: Check susceptor surface at center\n2. **Susceptor replacement**: Install new susceptor P/N 823-4567\n3. **Temperature verification**: Verify center zone temperature\n4. **Thickness mapping**: Full wafer thickness profile\n5. **Validation**: Achieve <3% thickness uniformity\n\n## Prevention Measures\n\n- Replace susceptor at 1,800 cycles for thick epi\n- Add center thickness to inline monitoring\n- Track susceptor cycles vs uniformity\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 15% yield loss. Defects within 40mm of center. TSV via resistance high at center. 13 wafers affected. Center Cu fill incomplete.\n\nProcess Context: ECP-LAM-06 TSV Cu fill. Recipe: TSV_CU_V2. Via depth: 100um. Center fill 85% vs edge 100%. Plating time: 45 min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center TSV under-fill from plating non-uniformity\n- Center vias only 85% filled causing high resistance\n- Deep TSV sensitive to plating uniformity\n- Current distribution favoring edge for deep vias\n\n**Contributing Factors**:\n- Mass transport limited at center deep vias\n- Current density at center possibly lower\n- Electrolyte circulation at center insufficient\n\n## Corrective Actions\n\n1. **Current optimization**: Increase center current if possible\n2. **Flow enhancement**: Improve electrolyte circulation at center\n3. **Time extension**: Increase plating time to 55 min\n4. **Agitation boost**: Increase agitation for center mass transport\n5. **Validation**: Verify 100% center TSV fill\n\n## Prevention Measures\n\n- Add center TSV fill inspection\n- Monitor center via resistance as indicator\n- Optimize recipe for center-limited case\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 11% on lot W2024-8965. Defects within 35mm of center. Memory retention fail at center cells. 9 wafers affected.\n\nProcess Context: Flash memory product. Center tunnel oxide 0.3nm thicker. Center program/erase window narrower. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center tunnel oxide over-growth affecting P/E window\n- 0.3nm thicker oxide at center affecting cell performance\n- P/E window narrower causing retention margin loss\n- Oxidation temperature higher at center\n\n**Contributing Factors**:\n- Furnace center zone running slightly hot\n- Oxide growth kinetics at center\n- Cumulative center thermal budget\n\n## Corrective Actions\n\n1. **Oxide verification**: Map tunnel oxide across wafer\n2. **Furnace tuning**: Reduce center zone temperature\n3. **Temperature profile**: Achieve \u00b12C uniformity\n4. **Cell testing**: Verify center P/E margin\n5. **Validation**: Center tunnel oxide within \u00b10.1nm\n\n## Prevention Measures\n\n- Add center tunnel oxide to inline monitoring\n- Track P/E window at center\n- Include center cells in retention testing\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-9076 with 20% yield loss. Pattern within 45mm of center. Analog matching poor at center. 17 wafers affected.\n\nProcess Context: Analog precision process. Center device parameters drifted. Matching pair Vt mismatch at center 3x higher than edge. 180nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center process variation degrading analog matching\n- Center Vt mismatch 3x higher than edge\n- Multiple process steps contributing to center variation\n- Analog matching extremely sensitive to parameter uniformity\n\n**Contributing Factors**:\n- Gate oxide thickness variation\n- Channel doping uniformity\n- Poly CD at center\n\n## Corrective Actions\n\n1. **Matching audit**: Identify contributing process steps\n2. **Parameter optimization**: Improve center uniformity at key steps\n3. **Process centering**: Tighten center control at critical layers\n4. **Layout consideration**: Avoid matching-critical devices at center\n5. **Validation**: Achieve matching uniformity spec at center\n\n## Prevention Measures\n\n- Track center matching as process indicator\n- Monitor center parameters at all critical steps\n- Include center matching in qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-0187 with 16% yield loss. Defects within 50mm radius. CMOS imager dark current at center high. 14 wafers affected.\n\nProcess Context: CIS process. Center pixel dark current 2x edge. Passivation at center suspected. SiN passivation: 300nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center passivation deficiency causing high dark current\n- Center dark current 2x higher than edge\n- Passivation hydrogen content or quality at center\n- Interface state density higher at center\n\n**Contributing Factors**:\n- Center SiN hydrogen lower\n- Passivation deposition non-uniformity\n- Center thermal budget affecting passivation\n\n## Corrective Actions\n\n1. **Passivation analysis**: FTIR for center hydrogen content\n2. **Recipe optimization**: Improve center passivation quality\n3. **Process verification**: Check SiN deposition uniformity\n4. **Anneal optimization**: Verify post-passivation anneal uniformity\n5. **Validation**: Achieve uniform dark current across wafer\n\n## Prevention Measures\n\n- Add center dark current to monitoring\n- Track passivation uniformity\n- Include center pixels in noise testing\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 14% on lot W2024-1298. Bulls-eye within 40mm of center. RF device insertion loss high at center. 12 wafers affected.\n\nProcess Context: RF SOI process. Center inductor Q lower. Top metal at center thinner. PVD Al: 3um target.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center metal thinning affecting inductor Q\n- Thinner metal at center increasing resistance\n- Higher insertion loss from lower Q inductors\n- PVD center coverage reduced\n\n**Contributing Factors**:\n- Target erosion affecting center flux\n- Pedestal temperature at center\n- Deposition rate non-uniformity\n\n## Corrective Actions\n\n1. **Thickness mapping**: Full wafer metal thickness\n2. **Target inspection**: Check target erosion profile\n3. **Temperature verification**: Verify center pedestal temperature\n4. **Recipe optimization**: Improve center deposition\n5. **Validation**: Achieve <5% center/edge thickness variation\n\n## Prevention Measures\n\n- Add center metal thickness to monitoring\n- Track inductor Q at center\n- Replace target proactively based on center thickness trend\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2309 within 35mm radius. 19% yield loss. MEMS membrane stress at center different. 16 wafers affected.\n\nProcess Context: MEMS pressure sensor. Center membrane residual stress -100MPa vs target 0MPa. Poly-Si membrane. Deposition temp: 620C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center deposition conditions creating membrane stress gradient\n- Center stress -100MPa compressive vs near-zero target\n- Membrane behavior affected by residual stress\n- Sensor response non-uniform due to stress\n\n**Contributing Factors**:\n- Center deposition temperature lower\n- Gas ratio at center different\n- Deposition rate affecting stress state\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature optimization**: Verify center zone temperature\n3. **Recipe tuning**: Adjust for center stress neutralization\n4. **Anneal consideration**: Post-deposition stress relief anneal\n5. **Validation**: Achieve <25MPa stress uniformity\n\n## Prevention Measures\n\n- Add center stress to MEMS film qualification\n- Track membrane response at center\n- Include center devices in sensor calibration\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-3410 with 13% yield loss. Defects within 45mm of center. LED output intensity at center low. 11 wafers affected.\n\nProcess Context: LED/optoelectronics process. Center quantum well thickness variation. MOCVD growth. Multiple quantum wells.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MOCVD growth non-uniformity affecting QW\n- Center quantum well thickness affecting emission\n- MO precursor delivery at center reduced\n- LED efficiency lower from QW variation\n\n**Contributing Factors**:\n- Susceptor rotation and gas flow dynamics\n- Center temperature affecting growth rate\n- Precursor depletion at center\n\n## Corrective Actions\n\n1. **Thickness mapping**: Full wafer QW thickness via PL or XRD\n2. **Flow optimization**: Improve precursor delivery to center\n3. **Rotation verification**: Check susceptor rotation uniformity\n4. **Temperature tuning**: Verify center zone temperature\n5. **Validation**: Achieve <5% emission uniformity\n\n## Prevention Measures\n\n- Add center emission to LED monitoring\n- Track QW thickness uniformity\n- Include center LEDs in binning\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 22% on lot W2024-4521. Defects within 50mm radius. GaN HEMT Idmax at center low. 19 wafers affected.\n\nProcess Context: GaN on Si process. Center 2DEG density lower. AlGaN barrier at center thinner. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center AlGaN barrier under-thickness reducing 2DEG\n- Thinner barrier at center reducing carrier density\n- Lower Idmax from reduced 2DEG\n- MOCVD center growth rate deficiency\n\n**Contributing Factors**:\n- Al precursor delivery at center\n- Center temperature affecting Al incorporation\n- Gas flow pattern creating center depletion\n\n## Corrective Actions\n\n1. **Barrier mapping**: Full wafer AlGaN thickness via XRD\n2. **Precursor optimization**: Improve Al delivery to center\n3. **Temperature verification**: Check center growth temperature\n4. **Hall measurement**: Verify 2DEG density uniformity\n5. **Validation**: Achieve <10% Idmax uniformity\n\n## Prevention Measures\n\n- Add center 2DEG density to monitoring\n- Track barrier thickness uniformity\n- Include center devices in RF testing\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-5632 with 10% yield loss. Pattern within 40mm of center. SiC MOSFET Vth at center shifted. 8 wafers affected.\n\nProcess Context: SiC power device. Center Vth 0.5V higher than edge. Gate oxide at center thicker. Thermal oxidation at 1200C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center thermal oxidation over-growth causing Vth shift\n- Center oxide thicker creating higher Vth\n- SiC oxidation at high temperature center-sensitive\n- 0.5V shift affecting device operation range\n\n**Contributing Factors**:\n- Furnace center zone running hotter\n- SiC surface condition at center\n- O2 delivery dynamics at center\n\n## Corrective Actions\n\n1. **Oxide mapping**: Full wafer gate oxide thickness\n2. **Temperature profiling**: Verify furnace center temperature\n3. **Zone adjustment**: Reduce center zone temperature\n4. **Process optimization**: Adjust for uniform oxidation\n5. **Validation**: Achieve Vth uniformity within \u00b10.1V\n\n## Prevention Measures\n\n- Add center Vth to SiC monitoring\n- Track oxide thickness uniformity\n- Weekly temperature uniformity verification\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-6743 with 17% yield loss. Defects within 35mm of center. Photonic waveguide loss at center high. 14 wafers affected.\n\nProcess Context: Silicon photonics process. Center waveguide sidewall roughness higher. Etch recipe: SiO2/Si etch. DUV lithography.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center sidewall roughness from etch non-uniformity\n- Higher roughness at center increasing propagation loss\n- Etch plasma at center creating rougher sidewalls\n- Waveguide loss sensitive to surface roughness\n\n**Contributing Factors**:\n- Plasma density at center different\n- Mask pattern at center affected by litho\n- Etch passivation at center\n\n## Corrective Actions\n\n1. **Roughness mapping**: AFM sidewall roughness at center vs edge\n2. **Etch optimization**: Tune for smoother center sidewalls\n3. **Litho verification**: Check center pattern quality\n4. **Passivation tuning**: Adjust etch chemistry for uniformity\n5. **Validation**: Achieve uniform waveguide loss\n\n## Prevention Measures\n\n- Add center waveguide loss to monitoring\n- Track sidewall roughness uniformity\n- Include center photonics in optical testing\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 15% on lot W2024-7854. Bulls-eye within 45mm of center. BCD high voltage device breakdown at center. 13 wafers affected.\n\nProcess Context: BCD process. Center HV well depth shallower. 700V device. RESURF structure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center HV well under-depth affecting breakdown\n- Shallower well at center reducing breakdown voltage\n- RESURF structure compromised from well depth variation\n- Center high-energy implant dose or range affected\n\n**Contributing Factors**:\n- Implant dose at center lower\n- Drive-in diffusion at center different\n- Center thermal budget affecting well profile\n\n## Corrective Actions\n\n1. **Well profiling**: SIMS at center for well depth\n2. **Implant verification**: Check implant dose uniformity\n3. **Anneal optimization**: Verify diffusion uniformity\n4. **Process adjustment**: Compensate for center well depth\n5. **Validation**: Achieve uniform BV across wafer\n\n## Prevention Measures\n\n- Add center BV to HV device monitoring\n- Track well depth uniformity\n- Include center HV devices in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 within 50mm radius. 21% yield loss. 3D NAND cell program speed at center slow. 18 wafers affected.\n\nProcess Context: 3D NAND 128L. Center stack height shorter. ALD/CVD multi-layer deposition. 128 layer stack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center stack height deficiency in 3D NAND\n- Shorter stack at center affecting cell performance\n- Cumulative deposition thickness loss at center\n- 128 layers amplifying center-to-edge variation\n\n**Contributing Factors**:\n- ALD/CVD center delivery across 128 layers\n- Each layer contributes small center loss\n- Center temperature affecting multi-layer deposition\n\n## Corrective Actions\n\n1. **Stack measurement**: Full wafer stack height measurement\n2. **Layer audit**: Identify contributing deposition steps\n3. **Recipe optimization**: Improve center delivery in critical layers\n4. **Temperature verification**: Check center zone temperatures\n5. **Validation**: Achieve <2% stack height uniformity\n\n## Prevention Measures\n\n- Add center stack height to monitoring\n- Track cumulative center-to-edge per layer\n- Include center cells in 3D NAND qualification\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-9076 with 12% yield loss. Defects within 40mm of center. DDR memory tRCD at center slower. 10 wafers affected.\n\nProcess Context: Advanced DRAM process. Center word line resistance higher. 10nm node. Tungsten word line.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center tungsten word line higher resistance\n- Center WL resistance causing slower tRCD\n- W fill at center incomplete or thinner\n- Memory timing affected by WL RC delay\n\n**Contributing Factors**:\n- W CVD center deposition lower\n- WL critical dimension at center\n- Via to WL contact at center\n\n## Corrective Actions\n\n1. **WL resistance mapping**: Full wafer WL Rs measurement\n2. **W fill verification**: Cross-section center WL fill\n3. **Deposition optimization**: Improve W CVD at center\n4. **CD verification**: Check center WL dimensions\n5. **Validation**: Achieve tRCD uniformity spec\n\n## Prevention Measures\n\n- Add center WL resistance to monitoring\n- Track W fill uniformity\n- Include center timing in DRAM characterization\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 18% on lot W2024-0187. Defects within 35mm of center. Advanced packaging RDL open at center. 15 wafers affected.\n\nProcess Context: Fan-out wafer level packaging. Center RDL line open. Cu electroplating. Line width: 5um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center electroplating deficiency causing RDL open\n- Center Cu plating thinner creating opens\n- Fine line plating sensitive to current distribution\n- Center current density lower\n\n**Contributing Factors**:\n- Anode-cathode current distribution\n- Seed layer at center may be thin\n- Electrolyte flow at center\n\n## Corrective Actions\n\n1. **Plating analysis**: Current distribution mapping\n2. **Seed verification**: Check center seed layer thickness\n3. **Flow optimization**: Improve center electrolyte delivery\n4. **Current adjustment**: Optimize for center uniformity\n5. **Validation**: Achieve complete RDL fill at center\n\n## Prevention Measures\n\n- Add center RDL inspection\n- Monitor center current density\n- Track seed layer uniformity\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-1298 with 14% yield loss. Pattern within 45mm of center. Micro-bump height at center low. 12 wafers affected.\n\nProcess Context: 2.5D/3D IC micro-bump. Center bump 8um vs edge 10um. Cu pillar + solder cap. Target: 10um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center micro-bump under-height from plating uniformity\n- Center 20% shorter (8um vs 10um)\n- Cu pillar plating at center lower\n- Affects joint reliability and yield\n\n**Contributing Factors**:\n- High-density bump pattern affecting center current\n- Electrolyte agitation at center\n- Seed layer uniformity at center\n\n## Corrective Actions\n\n1. **Current mapping**: Verify current distribution for bump pattern\n2. **Flow improvement**: Enhance center electrolyte circulation\n3. **Pattern compensation**: Consider current thieving adjustment\n4. **Seed verification**: Check center seed layer\n5. **Validation**: Achieve <5% bump height uniformity\n\n## Prevention Measures\n\n- Add center bump height to monitoring\n- Track plating uniformity vs pattern density\n- Include center bumps in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-2309 with 16% yield loss. Defects within 50mm radius. Automotive IC leakage at center high. 14 wafers affected.\n\nProcess Context: Automotive grade 40nm. Center subthreshold leakage higher. Gate length at center shorter. Zero-defect requirement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gate length shorter causing higher leakage\n- Shorter gate at center increasing subthreshold leakage\n- Critical for automotive leakage specification\n- Center CD bias from litho or etch\n\n**Contributing Factors**:\n- Litho dose at center\n- Etch rate at center\n- Focus variation at center fields\n\n## Corrective Actions\n\n1. **CD analysis**: Center gate length measurement\n2. **Litho verification**: Check center dose and focus\n3. **Etch uniformity**: Verify etch rate at center\n4. **Leakage correlation**: Establish CD-leakage correlation\n5. **Validation**: Achieve automotive leakage spec at center\n\n## Prevention Measures\n\n- Add center leakage to automotive monitoring\n- Track center CD at all critical layers\n- Zero-defect focus on center die\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 20% on lot W2024-3410. Bulls-eye within 40mm of center. Neuromorphic chip synaptic weight variation at center. 17 wafers affected.\n\nProcess Context: Emerging memory neuromorphic. Center RRAM resistance spread wider. Forming voltage at center different. 28nm CMOS + RRAM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center RRAM cell uniformity degraded\n- Center resistance spread affecting synaptic precision\n- Forming conditions at center different\n- Critical for neuromorphic computing accuracy\n\n**Contributing Factors**:\n- RRAM film thickness at center\n- Top electrode deposition uniformity\n- Forming current compliance at center\n\n## Corrective Actions\n\n1. **RRAM analysis**: Center resistance distribution vs edge\n2. **Film verification**: Check RRAM stack uniformity\n3. **Forming optimization**: Adjust center forming conditions\n4. **Electrode check**: Verify top electrode uniformity\n5. **Validation**: Achieve uniform resistance distribution\n\n## Prevention Measures\n\n- Add center RRAM distribution to monitoring\n- Track forming uniformity\n- Include center synapses in neural testing\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4521 within 35mm radius. 11% yield loss. Quantum dot size at center non-uniform. 9 wafers affected.\n\nProcess Context: Quantum technology process. Center QD size distribution wider. MBE growth. InAs/GaAs QD.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MBE growth non-uniformity affecting QD\n- Center QD size distribution wider than edge\n- Growth temperature at center affecting QD formation\n- Impacts quantum emission properties\n\n**Contributing Factors**:\n- Flux distribution at center\n- Substrate temperature uniformity\n- In/Ga arrival rate at center\n\n## Corrective Actions\n\n1. **PL mapping**: Full wafer QD emission measurement\n2. **Temperature verification**: Check center substrate temperature\n3. **Flux optimization**: Improve flux uniformity\n4. **Growth tuning**: Adjust center growth parameters\n5. **Validation**: Achieve uniform QD size distribution\n\n## Prevention Measures\n\n- Add center QD properties to monitoring\n- Track growth uniformity parameters\n- Include center QDs in optical characterization\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defect pattern on lot W2024-4521 with clear center and ring defects at 40-60mm radius. 20% yield loss. Ring shows etch non-uniformity. 17 wafers affected consistently.\n\nProcess Context: ETCH-LAM-09 oxide etch. Recipe: TEOS_VIA_V2. Edge ring at 4,500 RF-hours. He backside flow: 12 sccm (spec: 8-10 sccm). Chamber at 3,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside He leak creating donut pattern\n- He flow at 12 sccm exceeds 10 sccm maximum specification\n- He leak at mid-radius creating thermal non-uniformity\n- Donut pattern corresponds to He distribution ring\n\n**Contributing Factors**:\n- ESC He channels may have degradation at 3,800 RF-hours\n- Edge ring approaching end of life at 4,500 RF-hours\n- Leak affecting wafer temperature in ring zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **ESC inspection**: Check He channels for leak source\n3. **He leak repair**: Seal ESC He leak or replace ESC P/N 823-3421\n4. **Edge ring replacement**: Replace edge ring P/N 715-2847\n5. **Validation**: Verify He flow <10 sccm and donut pattern eliminated\n\n## Prevention Measures\n\n- Set FDC alarm for He flow >10 sccm\n- Track He flow trend for ESC degradation detection\n- Replace edge ring at 4,000 RF-hours for oxide etch\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern with clear center on lot W2024-5632. Defect ring at 35-55mm from center. Film thickness variation in ring zone. 16% yield loss on 14 wafers.\n\nProcess Context: CVD-AMAT-02 tungsten CVD. Recipe: W_PLUG_V3. Ring radius consistent across lot. After extended tool idle (>4 hours). Seasoning film suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination in ring zone after extended idle\n- 4+ hour idle allowed seasoning film moisture absorption\n- Ring pattern corresponds to chamber seasoning weak zone\n- Film thickness variation from particulate generation\n\n**Contributing Factors**:\n- Seasoning film not stable after extended idle\n- Chamber wall temperature cycling during idle\n- Moisture uptake in porous seasoning region\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 10 conditioning wafers before production\n2. **Chamber inspection**: Check for flaking seasoning film\n3. **Wet clean consideration**: Full wet clean if extensive flaking\n4. **Idle protocol**: Implement idle time limit with auto-conditioning\n5. **Validation**: Process test wafer, verify no donut pattern\n\n## Prevention Measures\n\n- Set idle time alarm at 4 hours with conditioning requirement\n- Implement auto-seasoning after idle >2 hours\n- Track seasoning stability vs idle time\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect pattern on lot W2024-6743 with ring at 45-65mm radius. W-loss detected in ring zone. 18% yield loss. CVD tungsten affected. 15 wafers showing pattern.\n\nProcess Context: CVD-LAM-05 tungsten CVD. Recipe: W_FILL_V2. WF6 flow: 400sccm. Ring zone showing 8% film loss. SEM shows tungsten grain boundary attack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tungsten loss (W-loss) from fluorine attack in ring zone\n- 8% W-loss in ring indicates F-attack during cool-down\n- Ring zone has higher fluorine residual concentration\n- Grain boundary attack visible in SEM\n\n**Contributing Factors**:\n- WF6 byproducts accumulating in ring region\n- Cool-down purge insufficient for ring zone\n- Chamber geometry creating ring flow pattern\n\n## Corrective Actions\n\n1. **Purge extension**: Increase post-deposition purge time by 50%\n2. **Inert gas increase**: Boost N2 purge flow during cool-down\n3. **Recipe modification**: Add F-scavenging step at end of recipe\n4. **Chamber clean**: Wet clean to remove F-containing deposits\n5. **Validation**: Verify W-loss <2% uniformly\n\n## Prevention Measures\n\n- Monitor W film loss via inline metrology\n- Add post-dep purge adequacy check\n- Implement F residual monitoring\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects with clear center on lot W2024-7854. Ring at 50-70mm radius. Particle contamination type. 22% yield loss. 19 wafers affected. Pattern appeared after chamber liner change.\n\nProcess Context: ETCH-AMAT-06 poly etch. Recipe: POLY_GATE_V4. New chamber liner installed 3 days ago. Liner P/N 715-3891. RF-hours since liner: 150.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New chamber liner outgassing particles in ring zone\n- Liner installation 3 days ago, only 150 RF-hours conditioning\n- Ring pattern corresponds to liner-to-edge-ring interface\n- New liner releasing particles at temperature\n\n**Contributing Factors**:\n- Liner not fully conditioned (typical: 300+ RF-hours)\n- Interface between liner and existing hardware not sealed\n- Particle generation at liner expansion zone\n\n## Corrective Actions\n\n1. **Extended conditioning**: Run 20 additional seasoning wafers\n2. **Liner inspection**: Check liner seating and interface gaps\n3. **Interface verification**: Verify liner-to-edge-ring fit\n4. **Particle monitoring**: Run particle wafer after conditioning\n5. **Validation**: Verify <5 particles >0.2um in ring zone\n\n## Prevention Measures\n\n- Require 300 RF-hours conditioning for new liner\n- Add ring zone particle check to liner change procedure\n- Track liner conditioning vs particle level\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8965 with defects at 40-55mm radius. Clear center and edge. RF coupling non-uniformity causing etch variation. 14% yield loss on 12 wafers.\n\nProcess Context: ETCH-LAM-12 dielectric etch. Recipe: SIO2_CONTACT. RF match network tuning drifted. Reflected power: 8% (spec: <5%). Chamber at 2,900 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network drift creating ring plasma non-uniformity\n- 8% reflected power exceeds 5% specification\n- RF coupling degraded in mid-radius ring zone\n- Etch rate variation follows RF distribution pattern\n\n**Contributing Factors**:\n- RF match capacitors drifting with age\n- Chamber at 2,900 RF-hours affecting RF coupling\n- Auto-tune not compensating for drift\n\n## Corrective Actions\n\n1. **RF match tuning**: Manual re-tune of RF match network\n2. **Capacitor check**: Verify match network capacitor values\n3. **Component replacement**: Replace degraded capacitors if out of spec\n4. **Reflected power**: Achieve <3% reflected power\n5. **Validation**: Verify uniform etch rate across radius\n\n## Prevention Measures\n\n- Weekly RF reflected power verification\n- Set FDC alarm at reflected power >4%\n- Schedule RF match maintenance at 2,500 RF-hours\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-9076 at 55-75mm radius with clear center. Deposition uniformity issue. 19% yield loss. PVD film affected. 16 wafers showing donut.\n\nProcess Context: PVD-AMAT-08 TaN barrier. Recipe: TAN_BARRIER_V2. Target at 700 kWh. Shield at edge of life. Ring zone film 25% thinner.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shield erosion creating ring shadow zone\n- Shield at end of life creating deposition shadow\n- Ring zone 25% thinner from shield geometry change\n- Erosion profile creating donut deposition pattern\n\n**Contributing Factors**:\n- Target at 700 kWh contributing to asymmetric deposition\n- Shield material redeposition affecting geometry\n- Collimator interaction with shield shadow\n\n## Corrective Actions\n\n1. **Shield replacement**: Install new shield P/N 823-4521\n2. **Target inspection**: Check target erosion profile\n3. **Geometry verification**: Verify shield-to-target alignment\n4. **Film uniformity**: Run thickness mapping after replacement\n5. **Validation**: Achieve <10% ring zone thickness variation\n\n## Prevention Measures\n\n- Track shield kWh separately from target\n- Replace shield at 600 kWh for barrier applications\n- Add ring zone thickness to PVD monitoring\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 with ring at 30-50mm radius. Edge ring erosion detected. Plasma density ring. 15% yield loss on 13 wafers.\n\nProcess Context: ETCH-TEL-03 nitride etch. Recipe: SIN_SPACER_V3. Edge ring at 4,200 RF-hours. Visual erosion groove visible at ring radius. Chamber at 3,500 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion groove affecting plasma distribution\n- Visible erosion groove at 4,200 RF-hours\n- Groove location matches donut defect ring radius\n- Plasma concentration in eroded groove area\n\n**Contributing Factors**:\n- Edge ring approaching 5,000 RF-hour limit\n- Nitride etch chemistry accelerating Si erosion\n- Groove depth affecting plasma confinement\n\n## Corrective Actions\n\n1. **Edge ring replacement**: Replace edge ring P/N 715-3321\n2. **Groove measurement**: Document erosion for tracking\n3. **Chamber conditioning**: Run 5 seasoning wafers after replacement\n4. **Plasma verification**: Check plasma uniformity via OES\n5. **Validation**: Verify no donut pattern after replacement\n\n## Prevention Measures\n\n- Replace edge ring at 3,500 RF-hours for nitride etch\n- Visual inspection of edge ring at each PM\n- Track erosion depth vs RF-hours\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped yield loss on lot W2024-1298 at 45-60mm radius. Temperature ring pattern. 17% yield loss. CVD film properties affected. 14 wafers with donut.\n\nProcess Context: CVD-AMAT-04 TEOS oxide. Recipe: ILD_TEOS_V3. Pedestal heating zone boundary at ring radius. Center zone: 400C, outer zone: 395C. Zone boundary visible.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dual-zone pedestal heater boundary creating temperature ring\n- Zone boundary at 50mm radius creates 5C transition\n- Temperature step affecting film density and stress in ring\n- Donut pattern follows heater zone interface\n\n**Contributing Factors**:\n- Zone control not optimized for uniform transition\n- Inner zone running slightly hot vs outer\n- Transition zone width too narrow\n\n## Corrective Actions\n\n1. **Zone balancing**: Match center and outer zone setpoints\n2. **Transition smoothing**: Implement ramped zone transition if available\n3. **Temperature mapping**: Verify uniformity with TC wafer\n4. **Film property check**: Verify stress uniform across radius\n5. **Validation**: Achieve \u00b12C uniformity eliminating ring\n\n## Prevention Measures\n\n- Optimize zone setpoints for uniform transition\n- Weekly temperature uniformity verification\n- Track film property variation at zone boundary\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect on lot W2024-2309 with ring at 50-65mm radius. Backside contamination ring. 12% yield loss. Particle transfer from ESC. 10 wafers affected.\n\nProcess Context: ETCH-LAM-15 metal etch. Recipe: AL_M1_ETCH. ESC surface contaminated in ring zone. Last ESC clean: 1,500 wafers ago. Backside particles detected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC surface contamination transferring to wafer backside\n- ESC contaminated in ring zone from accumulated particles\n- Contamination transferring to wafer backside creating frontside defects\n- 1,500 wafers since ESC clean exceeds typical 1,000 wafer interval\n\n**Contributing Factors**:\n- Metal etch byproducts accumulating on ESC\n- Ring zone corresponds to He channel boundaries\n- Backside particles affecting wafer flatness and frontside\n\n## Corrective Actions\n\n1. **ESC cleaning**: Perform ESC surface cleaning procedure\n2. **Contamination mapping**: Identify contamination source\n3. **He channel check**: Verify He channels not depositing particles\n4. **Wafer backside inspection**: Check for correlation with ESC\n5. **Validation**: Verify clean wafer backside after ESC clean\n\n## Prevention Measures\n\n- ESC cleaning every 1,000 wafers for metal etch\n- Add backside inspection to lot sampling\n- Track ESC cleanliness vs wafer count\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern with clear center on lot W2024-3410 at 35-50mm radius. Resist thickness donut. 11% yield loss. Coating uniformity issue. 9 wafers affected.\n\nProcess Context: LITH-TEL-20 coat track. Recipe: DUV_COAT_V2. Spin speed: 3200rpm. Solvent evaporation ring visible. Exhaust flow: 0.8 m3/min (spec: 1.0 m3/min).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient exhaust flow causing solvent evaporation ring\n- Exhaust at 0.8 m3/min below 1.0 m3/min specification\n- Solvent vapors accumulating at mid-radius creating evaporation non-uniformity\n- Ring pattern from uneven drying dynamics\n\n**Contributing Factors**:\n- Exhaust filter may be partially blocked\n- Cup exhaust design concentrating flow at specific radius\n- Spin dynamics interacting with exhaust pattern\n\n## Corrective Actions\n\n1. **Exhaust verification**: Check and clean exhaust system\n2. **Filter replacement**: Replace exhaust filter if blocked\n3. **Flow restoration**: Restore exhaust flow to >1.0 m3/min\n4. **Cup inspection**: Check cup exhaust distribution\n5. **Validation**: Verify uniform resist thickness, no ring pattern\n\n## Prevention Measures\n\n- Weekly exhaust flow verification\n- Set FDC alarm for exhaust flow <0.9 m3/min\n- Regular exhaust filter replacement schedule\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield pattern on lot W2024-4521 at 40-55mm radius. Ring zone etch residue. 16% yield loss. Contact etch incomplete in ring. 14 wafers with donut.\n\nProcess Context: ETCH-AMAT-10 contact etch. Recipe: CONTACT_OPEN_V3. Ring zone etch rate 15% lower. Gas distribution suspected. Showerhead at 3,900 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead ring zone hole degradation\n- Ring zone 15% lower etch rate from reduced gas delivery\n- Showerhead at 3,900 RF-hours showing ring pattern hole blockage\n- Etch residue from incomplete etch in affected zone\n\n**Contributing Factors**:\n- Showerhead holes in ring zone preferentially degraded\n- Gas flow pattern creating ring delivery deficit\n- Chamber geometry focusing degradation at ring radius\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Map hole condition across surface\n2. **Showerhead replacement**: Replace if ring zone holes blocked P/N 623-2891\n3. **Flow verification**: Confirm uniform gas delivery after replacement\n4. **Etch uniformity**: Map etch rate across radius\n5. **Validation**: Achieve <8% etch rate variation\n\n## Prevention Measures\n\n- Replace showerhead at 3,500 RF-hours for contact etch\n- Add ring zone etch rate to monitoring\n- Periodic showerhead flow uniformity check\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-5632 with clear center at 55-70mm radius. Copper void in ring zone. 21% yield loss. ECP fill issue. 18 wafers with donut.\n\nProcess Context: ECP-LAM-03 copper plating. Recipe: CU_DUAL_DAMASCENE. Ring zone Cu thickness 20% lower. Current distribution ring issue. Anode at 65% life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Anode erosion creating ring current distribution\n- Anode at 65% life with ring erosion pattern\n- Current distribution deficit at ring radius\n- 20% thinner Cu fill causing void in ring zone\n\n**Contributing Factors**:\n- Anode erosion profile creating ring shadow\n- Thief ring interaction at affected radius\n- Electrolyte flow at ring zone\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode surface for ring erosion\n2. **Anode replacement**: Replace if ring erosion visible P/N 823-5621\n3. **Current mapping**: Verify uniform current after replacement\n4. **Fill verification**: Cross-section ring zone vias\n5. **Validation**: Achieve <10% Cu thickness variation\n\n## Prevention Measures\n\n- Replace anode at 50% life for damascene applications\n- Monitor ring zone Cu thickness\n- Track anode erosion profile\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 45-60mm radius. Clear center and edge. Implant dose ring. 13% yield loss. Rs variation in ring. 11 wafers affected.\n\nProcess Context: IMPLANT-AMAT-06 source/drain implant. Recipe: NSD_AS_V2. Ring zone dose 8% lower. Beam profile suspected. Faraday cup readings show ring dip.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam profile non-uniformity creating dose ring\n- Faraday cup confirms 8% dose dip at ring radius\n- Beam focus or steering creating ring pattern\n- Rs variation follows dose pattern\n\n**Contributing Factors**:\n- Beam optics alignment drift\n- Scan pattern creating ring overlap issue\n- Beam current variation during scan\n\n## Corrective Actions\n\n1. **Beam diagnostics**: Full beam profile measurement\n2. **Optics alignment**: Re-align beam optics if needed\n3. **Scan optimization**: Adjust scan pattern for uniform dose\n4. **Faraday verification**: Map dose uniformity post-adjustment\n5. **Validation**: Achieve <3% dose uniformity\n\n## Prevention Measures\n\n- Daily beam profile verification\n- Add ring zone dose to monitoring\n- Track beam profile stability\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-7854 with clear center at 50-65mm radius. Dielectric breakdown in ring. 24% yield loss. ALD film affected. 20 wafers showing donut.\n\nProcess Context: ALD-AMAT-03 HfO2 gate oxide. Recipe: HFK_GATE_V3. Ring zone film 15% thicker. Precursor distribution ring. Cycle count: 40.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ALD precursor accumulation in ring zone\n- 15% thicker film at ring from precursor residence time variation\n- Ring zone has longer precursor exposure\n- Thicker oxide causing breakdown field issues\n\n**Contributing Factors**:\n- Showerhead flow creating ring residence pattern\n- Purge efficiency lower at ring radius\n- Temperature gradient at ring zone\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve purge uniformity at ring radius\n2. **Purge extension**: Increase purge time between pulses\n3. **Temperature verification**: Check ring zone temperature\n4. **Thickness mapping**: Full wafer ALD thickness\n5. **Validation**: Achieve <5% thickness variation\n\n## Prevention Measures\n\n- Add ring zone thickness to ALD monitoring\n- Track precursor delivery uniformity\n- Optimize purge for ring zone efficiency\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect on lot W2024-8965 at 35-55mm radius. Etch stop layer ring. 18% yield loss. Via etch affected. 15 wafers with donut pattern.\n\nProcess Context: ETCH-LAM-17 via etch. Recipe: M2_VIA_V2. Ring zone etch stopped early. Endpoint detected ring early stop. Etch selectivity issue suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone endpoint signal causing premature stop\n- Endpoint algorithm weighted toward ring zone\n- Ring zone etch complete before other areas\n- Premature stop leaving center and edge under-etched\n\n**Contributing Factors**:\n- Etch rate higher in ring zone\n- Endpoint optical window viewing ring preferentially\n- Film stack variation at ring radius\n\n## Corrective Actions\n\n1. **Endpoint tuning**: Adjust endpoint detection window/algorithm\n2. **Over-etch extension**: Increase over-etch time for margin\n3. **Etch uniformity**: Improve ring zone etch rate matching\n4. **Window adjustment**: Optimize endpoint optical window position\n5. **Validation**: Verify complete etch across all zones\n\n## Prevention Measures\n\n- Use multi-zone endpoint if available\n- Set over-etch based on slowest zone\n- Add ring zone etch completion verification\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-9076 with clear center at 40-60mm radius. Film stress ring. 14% yield loss. Nitride stress cracking. 12 wafers affected.\n\nProcess Context: CVD-AMAT-06 stress nitride. Recipe: SIN_STRESS_V4. Ring zone stress -1.4GPa vs target -1.0GPa. Stress exceeds cracking limit at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone stress concentration exceeding film limit\n- Ring zone 40% more compressive than target\n- Stress exceeds cracking threshold at ring radius\n- Deposition conditions creating stress ring\n\n**Contributing Factors**:\n- Ring zone temperature lower during deposition\n- Gas ratio variation at ring radius\n- Plasma conditions at ring creating stress gradient\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature optimization**: Verify ring zone temperature\n3. **Recipe tuning**: Adjust ring zone conditions for stress\n4. **Gas ratio**: Optimize SiH4/NH3 at ring radius\n5. **Validation**: Achieve <\u00b1200MPa stress uniformity\n\n## Prevention Measures\n\n- Add ring zone stress to process monitoring\n- Track stress uniformity vs deposition conditions\n- Set stress limit with cracking margin\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-0187 at 45-65mm radius. Ring zone metal resistance high. 17% yield loss. Aluminum grain issue. 14 wafers showing donut.\n\nProcess Context: PVD-AMAT-09 aluminum. Recipe: AL_M1_V3. Ring zone grain size 30% smaller. Deposition temperature ring. Target at 550 kWh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone temperature variation affecting Al grain growth\n- 30% smaller grains indicate lower deposition temperature\n- Temperature ring from pedestal or plasma heating\n- Higher resistance from smaller grain boundaries\n\n**Contributing Factors**:\n- Pedestal heater ring zone cooler\n- Plasma heating contribution at ring different\n- Target erosion affecting ring zone deposition\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify ring zone pedestal temperature\n2. **Heater check**: Test ring zone heater output\n3. **Target inspection**: Check target profile for ring effect\n4. **Process tuning**: Adjust for uniform temperature\n5. **Validation**: Achieve uniform grain size and Rs\n\n## Prevention Measures\n\n- Add ring zone Rs to metal monitoring\n- Track temperature uniformity\n- Monitor grain size vs temperature correlation\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-1298 with clear center at 50-70mm radius. CMP ring pattern. 15% yield loss. Oxide thickness ring. 13 wafers with donut.\n\nProcess Context: CMP-AMAT-05 oxide CMP. Recipe: ILD_POLISH_V2. Ring zone 12% over-polished. Pad profile ring. Retaining ring wear suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear creating CMP ring pattern\n- Ring zone over-polished by 12%\n- Retaining ring wear affecting pressure distribution\n- Pad-wafer contact higher at ring zone\n\n**Contributing Factors**:\n- Retaining ring inner edge wear\n- Pad compression profile at ring\n- Slurry distribution at ring zone\n\n## Corrective Actions\n\n1. **Retaining ring inspection**: Check wear pattern\n2. **Ring replacement**: Replace if wear >1mm P/N 445-3891\n3. **Pressure optimization**: Adjust ring pressure profile\n4. **Pad profile**: Verify pad condition at ring zone\n5. **Validation**: Achieve <5% removal rate variation\n\n## Prevention Measures\n\n- Track retaining ring wear\n- Monitor ring zone removal rate\n- Replace retaining ring on wear schedule\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2309 at 40-55mm radius. Epitaxy thickness ring. 19% yield loss. Power device affected. 16 wafers showing donut.\n\nProcess Context: EPI-AMAT-07 thick epitaxy. Recipe: EPI_POWER_V4. Ring zone 10% thinner. Gas flow ring. Susceptor at 1,800 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor surface degradation creating gas flow ring\n- Susceptor at 1,800 cycles showing ring wear pattern\n- Gas flow disturbed at ring radius\n- 10% thinner epitaxy affecting device performance\n\n**Contributing Factors**:\n- Susceptor surface coating degraded at ring\n- Temperature uniformity affected at ring zone\n- Precursor delivery at ring compromised\n\n## Corrective Actions\n\n1. **Susceptor inspection**: Check ring zone surface condition\n2. **Susceptor replacement**: Replace if ring wear visible P/N 823-4891\n3. **Temperature mapping**: Verify uniformity after replacement\n4. **Thickness profile**: Full wafer epi thickness\n5. **Validation**: Achieve <5% thickness uniformity\n\n## Prevention Measures\n\n- Replace susceptor at 1,500 cycles for power epi\n- Track ring zone thickness trend\n- Visual susceptor inspection at PM\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-3410 with clear center at 35-50mm radius. Photoresist ring. 10% yield loss. Develop non-uniformity. 8 wafers affected.\n\nProcess Context: LITH-TEL-22 develop track. Recipe: ARF_DEV_V2. Ring zone resist scumming. Developer flow ring. Nozzle at 200mm/sec scan.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer nozzle scan pattern creating ring delivery gap\n- Scan speed at 200mm/sec creating ring zone developer deficiency\n- Ring corresponds to nozzle pattern overlap zone\n- Scumming from insufficient developer contact\n\n**Contributing Factors**:\n- Nozzle scan path creating ring coverage gap\n- Developer puddle not refreshing at ring zone\n- Scan timing leaving ring zone under-developed\n\n## Corrective Actions\n\n1. **Scan optimization**: Adjust nozzle scan pattern for uniform coverage\n2. **Speed adjustment**: Modify scan speed for ring zone coverage\n3. **Multi-puddle**: Add second puddle for ring zone\n4. **Developer verification**: Check ring zone development completeness\n5. **Validation**: Verify no ring zone scumming\n\n## Prevention Measures\n\n- Optimize nozzle scan for all radii\n- Add ring zone development check\n- Track develop uniformity vs scan parameters\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield pattern on lot W2024-4521 at 45-60mm radius. Gate length ring variation. 16% yield loss. Litho and etch contributing. 14 wafers with donut.\n\nProcess Context: Gate patterning. Ring zone gate 5% longer. Scanner dose ring + etch uniformity ring combining. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Combined litho and etch non-uniformity at ring zone\n- Scanner dose ring + etch rate ring creating cumulative bias\n- 5% longer gates at ring exceeding spec\n- Both steps contributing to ring pattern\n\n**Contributing Factors**:\n- Scanner illumination ring pattern\n- Etch rate dip at ring radius\n- Cumulative effect exceeding individual spec\n\n## Corrective Actions\n\n1. **Litho analysis**: Map scanner dose at ring zone\n2. **Etch analysis**: Map etch rate at ring zone\n3. **Individual correction**: Optimize each step for ring\n4. **Combined optimization**: Balance litho/etch for gate length\n5. **Validation**: Achieve gate length uniformity spec\n\n## Prevention Measures\n\n- Track ring zone contribution from each step\n- Monitor cumulative ring zone bias\n- Add ring zone to gate length monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-5632 with clear center at 55-70mm radius. TSV void ring. 23% yield loss. Deep via affected. 19 wafers showing donut.\n\nProcess Context: ETCH-SPTS-01 TSV etch. Recipe: TSV_DEEP_V2. Ring zone etch profile retrograde. Passivation ring issue. Via depth: 100um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone passivation excess creating retrograde profile\n- C4F8 passivation accumulating at ring radius\n- Retrograde profile preventing copper fill\n- TSV void formation at ring zone\n\n**Contributing Factors**:\n- Gas distribution creating ring C4F8 concentration\n- Etch/passivation balance off at ring\n- Deep via amplifying ring uniformity issue\n\n## Corrective Actions\n\n1. **Profile analysis**: SEM ring zone via profile\n2. **Gas balancing**: Reduce ring zone C4F8 or increase SF6\n3. **Flow optimization**: Improve gas distribution uniformity\n4. **Recipe tuning**: Adjust etch/passivation ratio for ring\n5. **Validation**: Achieve vertical profile at ring zone\n\n## Prevention Measures\n\n- Add ring zone profile inspection to TSV monitoring\n- Track etch/passivation balance across radius\n- Optimize deep via recipe for ring uniformity\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 40-55mm radius. Silicide ring. 15% yield loss. Contact resistance ring. 13 wafers affected.\n\nProcess Context: ANNEAL-TEL-06 silicide RTP. Recipe: NISI_RTP_V3. Ring zone temperature 15C lower. Silicide incomplete at ring. Peak: 450C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTP lamp ring zone under-temperature\n- Ring zone 15C cooler causing incomplete silicidation\n- Lamp power distribution creating ring cold zone\n- Contact resistance elevated from thin silicide\n\n**Contributing Factors**:\n- Lamp reflector geometry creating ring shadow\n- Pyrometer not measuring ring zone accurately\n- Wafer emissivity variation at ring\n\n## Corrective Actions\n\n1. **Lamp profiling**: Map lamp power distribution\n2. **Zone adjustment**: Increase ring zone lamp power\n3. **Reflector check**: Inspect reflector for ring effect\n4. **Temperature verification**: TC wafer at ring zone\n5. **Validation**: Achieve \u00b110C uniformity\n\n## Prevention Measures\n\n- Add ring zone temperature monitoring\n- Weekly lamp uniformity check\n- Track silicide Rs at ring zone\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-7854 with clear center at 50-65mm radius. Memory cell ring. 20% yield loss. Flash cell affected. 17 wafers showing donut.\n\nProcess Context: Flash memory process. Ring zone Vt shifted 100mV. Multiple process steps contributing. Tunnel oxide and FG poly affected at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative ring zone process variations affecting memory Vt\n- Multiple steps contributing to 100mV ring Vt shift\n- Tunnel oxide and FG poly both affected at ring\n- Combined effect creating memory window issue\n\n**Contributing Factors**:\n- Furnace ring temperature variation for tunnel oxide\n- Poly deposition ring non-uniformity\n- Implant dose ring contribution\n\n## Corrective Actions\n\n1. **Ring audit**: Identify contributing process steps\n2. **Oxide optimization**: Improve tunnel oxide ring uniformity\n3. **Poly optimization**: Improve FG poly ring uniformity\n4. **Implant check**: Verify implant dose at ring zone\n5. **Validation**: Achieve Vt uniformity within spec\n\n## Prevention Measures\n\n- Track ring zone Vt as process indicator\n- Monitor individual step ring contributions\n- Include ring cells in memory testing\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-8965 at 35-50mm radius. Image sensor ring. 18% yield loss. Pixel response ring. 15 wafers with donut.\n\nProcess Context: CIS process. Ring zone quantum efficiency 10% lower. Color filter ring thickness variation. CF process suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Color filter thickness ring variation affecting QE\n- CF thickness at ring zone creating optical path length variation\n- 10% lower QE from filter mismatch at ring\n- Spin coat or cure creating ring pattern\n\n**Contributing Factors**:\n- Spin dynamics creating ring thickness\n- Cure uniformity at ring zone\n- Exhaust affecting ring solvent evaporation\n\n## Corrective Actions\n\n1. **CF mapping**: Measure color filter thickness at ring\n2. **Spin optimization**: Adjust for ring zone uniformity\n3. **Cure verification**: Check cure uniformity at ring\n4. **QE correlation**: Correlate CF thickness to QE\n5. **Validation**: Achieve uniform pixel response\n\n## Prevention Measures\n\n- Add ring zone CF thickness to monitoring\n- Track QE uniformity vs CF process\n- Optimize spin recipe for ring elimination\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-9076 with clear center at 45-60mm radius. Analog matching ring. 12% yield loss. Device matching poor at ring. 10 wafers affected.\n\nProcess Context: Analog precision process. Ring zone Vt mismatch 2x higher. Multiple thermal steps contributing. 180nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal processing ring affecting analog device matching\n- Ring zone Vt mismatch 2x higher than center/edge\n- Multiple furnace and RTP steps contributing\n- Analog matching extremely sensitive to ring variation\n\n**Contributing Factors**:\n- Furnace boat position ring effect\n- RTP lamp ring pattern\n- Cumulative thermal budget at ring\n\n## Corrective Actions\n\n1. **Thermal audit**: Map all thermal steps for ring effect\n2. **Furnace optimization**: Adjust for ring zone uniformity\n3. **RTP calibration**: Reduce RTP ring pattern\n4. **Matching correlation**: Identify dominant ring contributor\n5. **Validation**: Achieve matching spec at ring zone\n\n## Prevention Measures\n\n- Track ring zone matching performance\n- Monitor thermal uniformity at ring\n- Include ring devices in matching testing\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 at 50-65mm radius. RF device ring. 14% yield loss. Inductor Q ring variation. 12 wafers showing donut.\n\nProcess Context: RF SOI process. Ring zone inductor Q 15% lower. Top metal ring. Thick Al: 4um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Top metal ring thickness variation affecting inductor Q\n- 15% lower Q from ring zone metal thickness/grain variation\n- Higher resistance at ring reducing inductor performance\n- PVD process creating ring deposition pattern\n\n**Contributing Factors**:\n- Target erosion ring pattern\n- Temperature ring affecting grain growth\n- Deposition rate ring variation\n\n## Corrective Actions\n\n1. **Metal mapping**: Full wafer metal thickness and Rs at ring\n2. **Target inspection**: Check for ring erosion pattern\n3. **Temperature verification**: Check ring zone temperature\n4. **Process optimization**: Improve ring zone deposition\n5. **Validation**: Achieve uniform inductor Q\n\n## Prevention Measures\n\n- Add ring zone inductor Q to monitoring\n- Track metal uniformity vs target life\n- Include ring inductors in RF testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-1298 with clear center at 40-55mm radius. Power device ring. 21% yield loss. BVdss ring. 18 wafers with donut.\n\nProcess Context: Power semiconductor process. Ring zone BVdss 15% lower. Junction termination ring affected. RESURF structure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Junction termination ring dose at ring zone compromised\n- BVdss 15% lower from JTE dose ring variation\n- RESURF structure sensitive to ring dose profile\n- Implant or diffusion ring contributing\n\n**Contributing Factors**:\n- Implant dose ring in JTE region\n- Diffusion furnace ring temperature\n- Oxide charge ring variation\n\n## Corrective Actions\n\n1. **JTE analysis**: Map junction termination dose at ring\n2. **Implant verification**: Check JTE implant dose uniformity\n3. **Diffusion check**: Verify diffusion temperature uniformity\n4. **Oxide investigation**: Check oxide charge at ring\n5. **Validation**: Achieve BVdss uniformity spec\n\n## Prevention Measures\n\n- Add ring zone BVdss to power device monitoring\n- Track JTE dose uniformity\n- Include ring devices in breakdown testing\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-2309 at 55-70mm radius. MEMS ring. 16% yield loss. Membrane resonance ring. 14 wafers affected.\n\nProcess Context: MEMS process. Ring zone membrane resonance 8% off target. Poly-Si stress ring. Deposition temp: 620C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poly-Si stress ring affecting MEMS membrane resonance\n- 8% resonance shift from ring zone stress variation\n- Deposition temperature ring creating stress gradient\n- Membrane behavior affected by ring stress state\n\n**Contributing Factors**:\n- CVD temperature ring at 620C\n- Gas flow pattern at ring zone\n- Subsequent anneal not compensating ring stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer poly stress\n2. **Temperature optimization**: Improve CVD ring temperature\n3. **Anneal consideration**: Add stress relief anneal if needed\n4. **Resonance correlation**: Map stress to resonance shift\n5. **Validation**: Achieve resonance uniformity spec\n\n## Prevention Measures\n\n- Add ring zone resonance to MEMS monitoring\n- Track poly stress uniformity\n- Include ring membranes in resonance testing\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-3410 with clear center at 35-50mm radius. LED ring. 13% yield loss. Emission wavelength ring. 11 wafers showing donut.\n\nProcess Context: LED/optoelectronics. Ring zone wavelength 3nm red-shifted. QW thickness ring. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: QW thickness ring variation causing wavelength shift\n- 3nm red-shift from thicker QW at ring zone\n- MOCVD growth rate ring from gas flow\n- LED binning affected by ring wavelength\n\n**Contributing Factors**:\n- Susceptor rotation and flow dynamics at ring\n- Temperature ring during QW growth\n- Precursor delivery ring variation\n\n## Corrective Actions\n\n1. **QW mapping**: Full wafer QW thickness via PL or XRD\n2. **Flow optimization**: Improve precursor delivery at ring\n3. **Temperature verification**: Check ring zone temperature\n4. **Recipe tuning**: Adjust for ring zone uniformity\n5. **Validation**: Achieve wavelength uniformity spec\n\n## Prevention Measures\n\n- Add ring zone wavelength to LED monitoring\n- Track QW thickness uniformity\n- Include ring LEDs in binning analysis\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4521 at 45-60mm radius. GaN ring. 22% yield loss. 2DEG density ring. 19 wafers with donut.\n\nProcess Context: GaN on Si process. Ring zone 2DEG 12% lower. AlGaN barrier ring thickness variation. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AlGaN barrier ring thickness reducing 2DEG density\n- 12% lower 2DEG from barrier ring variation\n- MOCVD Al delivery creating ring pattern\n- HEMT performance affected at ring zone\n\n**Contributing Factors**:\n- Al precursor flow ring pattern\n- Temperature ring affecting Al incorporation\n- Susceptor condition at ring zone\n\n## Corrective Actions\n\n1. **Barrier mapping**: Full wafer AlGaN thickness\n2. **Al flow optimization**: Improve Al delivery uniformity\n3. **Temperature check**: Verify ring zone temperature\n4. **Hall measurement**: Correlate 2DEG to barrier thickness\n5. **Validation**: Achieve 2DEG uniformity spec\n\n## Prevention Measures\n\n- Add ring zone 2DEG to GaN monitoring\n- Track barrier thickness uniformity\n- Include ring devices in RF characterization\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-5632 with clear center at 50-65mm radius. SiC ring. 17% yield loss. On-resistance ring. 14 wafers affected.\n\nProcess Context: SiC power device. Ring zone Ron 20% higher. Epitaxy doping ring. Drift region affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: SiC epitaxy doping ring variation affecting Ron\n- 20% higher Ron from lower doping at ring\n- Drift region doping critical for power device\n- MOCVD doping delivery ring pattern\n\n**Contributing Factors**:\n- N-type dopant delivery ring\n- Temperature affecting doping incorporation\n- Growth rate ring variation\n\n## Corrective Actions\n\n1. **Doping mapping**: Full wafer CV profiling\n2. **Flow optimization**: Improve dopant delivery at ring\n3. **Temperature verification**: Check ring zone temperature\n4. **Growth rate check**: Verify uniform growth at ring\n5. **Validation**: Achieve Ron uniformity spec\n\n## Prevention Measures\n\n- Add ring zone Ron to SiC monitoring\n- Track doping uniformity\n- Include ring devices in power characterization\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-6743 at 40-55mm radius. Photonics ring. 15% yield loss. Waveguide loss ring. 13 wafers showing donut.\n\nProcess Context: Silicon photonics. Ring zone propagation loss 0.5dB/cm higher. Si waveguide ring. Etch sidewall at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Waveguide sidewall roughness ring increasing propagation loss\n- 0.5dB/cm higher loss from ring zone roughness\n- Etch process creating sidewall ring pattern\n- Photonics sensitive to surface roughness variation\n\n**Contributing Factors**:\n- Plasma etch ring uniformity\n- Mask pattern at ring contributing\n- Passivation ring affecting sidewall\n\n## Corrective Actions\n\n1. **Roughness mapping**: AFM ring zone sidewall\n2. **Etch optimization**: Improve ring zone etch smoothness\n3. **Litho verification**: Check ring zone pattern quality\n4. **Loss correlation**: Map roughness to loss\n5. **Validation**: Achieve loss uniformity spec\n\n## Prevention Measures\n\n- Add ring zone loss to photonics monitoring\n- Track sidewall roughness uniformity\n- Include ring waveguides in optical testing\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-7854 with clear center at 55-70mm radius. 3D NAND ring. 24% yield loss. Cell Vt ring. 20 wafers with donut.\n\nProcess Context: 3D NAND 128L. Ring zone cell Vt shifted 200mV. Multi-layer stack ring. ALD/CVD ring effect amplified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multi-layer ALD/CVD ring effect amplified in 3D stack\n- 200mV Vt shift from cumulative ring variation\n- 128 layers amplifying ring non-uniformity\n- Cell performance affected at ring zone\n\n**Contributing Factors**:\n- Individual layer ring contribution\n- Cumulative effect through stack height\n- Thermal budget ring during processing\n\n## Corrective Actions\n\n1. **Layer audit**: Identify dominant ring contributors\n2. **ALD optimization**: Improve critical layer ring uniformity\n3. **CVD adjustment**: Reduce CVD ring contribution\n4. **Vt correlation**: Map layer thickness to Vt shift\n5. **Validation**: Achieve Vt uniformity spec\n\n## Prevention Measures\n\n- Track ring zone contribution per layer\n- Monitor cumulative ring effect\n- Include ring cells in 3D NAND testing\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8965 at 35-55mm radius. DRAM ring. 19% yield loss. Refresh time ring. 16 wafers affected.\n\nProcess Context: Advanced DRAM. Ring zone retention time 30% shorter. Capacitor dielectric ring. High-k film affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Capacitor dielectric ring variation affecting retention\n- 30% shorter retention from ring zone dielectric variation\n- High-k ALD ring thickness or quality issue\n- Leakage current elevated at ring zone\n\n**Contributing Factors**:\n- ALD precursor delivery ring\n- Crystallization at ring zone different\n- Interface quality at ring affected\n\n## Corrective Actions\n\n1. **Dielectric mapping**: Ring zone high-k thickness and quality\n2. **ALD optimization**: Improve ring zone uniformity\n3. **Anneal verification**: Check crystallization uniformity\n4. **Leakage analysis**: Measure ring zone capacitor leakage\n5. **Validation**: Achieve retention uniformity spec\n\n## Prevention Measures\n\n- Add ring zone retention to DRAM monitoring\n- Track dielectric uniformity\n- Include ring cells in refresh testing\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-9076 with clear center at 45-60mm radius. Advanced packaging ring. 16% yield loss. RDL resistance ring. 14 wafers showing donut.\n\nProcess Context: Fan-out WLP. Ring zone RDL Rs 15% higher. Cu plating ring. Line width: 5um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cu plating ring creating RDL resistance variation\n- 15% higher Rs from ring zone plating thickness\n- Current distribution ring at fine line density\n- Packaging performance affected at ring zone\n\n**Contributing Factors**:\n- Anode current distribution ring\n- Seed layer thickness at ring\n- Electrolyte flow at ring zone\n\n## Corrective Actions\n\n1. **Current mapping**: Verify current distribution at ring\n2. **Plating optimization**: Improve ring zone uniformity\n3. **Seed verification**: Check seed layer at ring\n4. **Flow improvement**: Enhance ring zone electrolyte delivery\n5. **Validation**: Achieve Rs uniformity spec\n\n## Prevention Measures\n\n- Add ring zone RDL Rs to monitoring\n- Track plating uniformity vs pattern density\n- Include ring interconnects in electrical testing\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-0187 at 50-65mm radius. Micro-bump ring. 18% yield loss. Bump height ring. 15 wafers with donut.\n\nProcess Context: 2.5D/3D IC micro-bump. Ring zone bump 15% shorter. High-density array plating ring. Target: 10um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-density bump array creating plating ring deficiency\n- Ring zone bumps 15% shorter from current distribution\n- Dense array affecting ring zone current delivery\n- Joint reliability at risk from short bumps\n\n**Contributing Factors**:\n- Pattern-dependent current distribution\n- Electrolyte mass transport at ring\n- Seed layer ring variation\n\n## Corrective Actions\n\n1. **Current optimization**: Adjust for ring zone bump density\n2. **Pattern compensation**: Consider current thieving for ring\n3. **Flow improvement**: Enhance ring zone electrolyte\n4. **Height mapping**: Full wafer bump height\n5. **Validation**: Achieve bump height uniformity spec\n\n## Prevention Measures\n\n- Add ring zone bump height to monitoring\n- Track plating vs pattern density\n- Include ring bumps in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-1298 with clear center at 40-55mm radius. Automotive IC ring. 20% yield loss. Leakage ring. 17 wafers affected.\n\nProcess Context: Automotive 40nm. Ring zone Ioff 2x higher. Gate related leakage ring. Zero-defect requirement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gate process ring creating leakage signature\n- Ring zone Ioff 2x higher from gate ring variation\n- Critical for automotive leakage specification\n- Gate oxide or poly ring contributing\n\n**Contributing Factors**:\n- Gate oxide thickness ring\n- Poly grain size ring\n- Implant ring variation\n\n## Corrective Actions\n\n1. **Gate analysis**: Map gate process parameters at ring\n2. **Oxide verification**: Check gate oxide ring uniformity\n3. **Poly optimization**: Improve poly ring uniformity\n4. **Implant check**: Verify threshold implant at ring\n5. **Validation**: Achieve leakage spec at ring zone\n\n## Prevention Measures\n\n- Add ring zone Ioff to automotive monitoring\n- Track gate process ring contributors\n- Zero-defect focus on ring zone\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2309 at 55-70mm radius. Emerging memory ring. 14% yield loss. RRAM resistance ring. 12 wafers showing donut.\n\nProcess Context: RRAM neuromorphic. Ring zone HRS/LRS ratio reduced 30%. Switching layer ring. Metal oxide RRAM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Switching layer ring variation affecting RRAM ratio\n- 30% reduced HRS/LRS ratio from ring zone variation\n- Metal oxide ALD ring thickness or composition\n- Memory window reduced at ring zone\n\n**Contributing Factors**:\n- ALD precursor delivery ring\n- Top electrode ring variation\n- Forming condition ring sensitivity\n\n## Corrective Actions\n\n1. **Film mapping**: Ring zone switching layer analysis\n2. **ALD optimization**: Improve ring zone uniformity\n3. **Electrode verification**: Check top electrode at ring\n4. **Forming analysis**: Verify forming uniformity\n5. **Validation**: Achieve memory ratio uniformity\n\n## Prevention Measures\n\n- Add ring zone memory ratio to monitoring\n- Track switching layer uniformity\n- Include ring cells in RRAM testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-3410 with clear center at 35-50mm radius. Quantum device ring. 11% yield loss. Qubit coherence ring. 9 wafers affected.\n\nProcess Context: Quantum technology. Ring zone T2 coherence 20% shorter. Al/AlOx Josephson junction ring. MBE/ALD process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Josephson junction ring variation affecting qubit coherence\n- 20% shorter T2 from ring zone junction variation\n- Al film or AlOx tunnel barrier ring\n- Quantum properties sensitive to junction uniformity\n\n**Contributing Factors**:\n- Al deposition ring from MBE/sputter\n- AlOx barrier ring thickness\n- Interface quality at ring zone\n\n## Corrective Actions\n\n1. **Junction mapping**: Ring zone junction analysis\n2. **Al optimization**: Improve ring zone deposition\n3. **Barrier verification**: Check AlOx uniformity at ring\n4. **Coherence correlation**: Map junction to T2\n5. **Validation**: Achieve coherence uniformity\n\n## Prevention Measures\n\n- Add ring zone coherence to quantum monitoring\n- Track junction uniformity\n- Include ring qubits in coherence testing\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-4521 at 45-60mm radius. Biomedical IC ring. 13% yield loss. Electrode impedance ring. 11 wafers with donut.\n\nProcess Context: Biomedical neural interface. Ring zone electrode impedance 25% higher. Pt electrode ring. Sputtering process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pt electrode ring thickness affecting impedance\n- 25% higher impedance from ring zone Pt variation\n- Sputtering process creating ring deposition pattern\n- Neural signal quality affected at ring zone\n\n**Contributing Factors**:\n- Target erosion ring pattern\n- Temperature ring during deposition\n- Film microstructure at ring\n\n## Corrective Actions\n\n1. **Electrode mapping**: Full wafer Pt thickness and morphology\n2. **Target inspection**: Check for ring erosion pattern\n3. **Temperature verification**: Check ring zone temperature\n4. **Process optimization**: Improve ring zone deposition\n5. **Validation**: Achieve impedance uniformity spec\n\n## Prevention Measures\n\n- Add ring zone electrode impedance to monitoring\n- Track Pt thickness uniformity\n- Include ring electrodes in biomedical testing\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-5632 with clear center at 50-65mm radius. He backside cooling ring. 17% yield loss. Thermal damage ring. 14 wafers affected.\n\nProcess Context: ETCH-AMAT-11 high power etch. Recipe: HAR_ETCH_V2. Ring zone wafer temp exceeded 150C. He cooling ring deficiency. RF power: 3000W.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: He backside cooling ring zone deficiency\n- Ring zone exceeded 150C thermal limit\n- He cooling not reaching ring zone effectively\n- Thermal damage at ring from high-power etch\n\n**Contributing Factors**:\n- ESC He channel geometry at ring\n- He flow distribution non-uniform\n- High RF power amplifying ring thermal issue\n\n## Corrective Actions\n\n1. **ESC inspection**: Check He channel condition at ring zone\n2. **He flow optimization**: Improve ring zone cooling\n3. **Temperature monitoring**: Add ring zone temperature sensor\n4. **Power consideration**: Reduce RF power if needed\n5. **Validation**: Achieve temperature <120C at ring zone\n\n## Prevention Measures\n\n- Add ring zone temperature to FDC monitoring\n- Track He flow distribution\n- Set temperature interlock for ring zone\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 40-55mm radius. Chamber seasoning ring. 15% yield loss. Particle ring pattern. 13 wafers showing donut.\n\nProcess Context: CVD-AMAT-07 after wet clean. Recipe: TEOS_ILD_V2. Seasoning film ring instability. Chamber opened for wet clean 24 hours ago. Seasoning: 8 wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone seasoning film instability after wet clean\n- Wet clean removed seasoning unevenly at ring zone\n- 8 wafer seasoning insufficient for ring zone stabilization\n- Particle generation from ring zone flaking\n\n**Contributing Factors**:\n- Wet clean reaching ring zone more aggressively\n- Seasoning film adhesion weaker at ring\n- Chamber geometry creating ring clean/seasoning pattern\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 15 additional seasoning wafers\n2. **Chamber inspection**: Check ring zone seasoning condition\n3. **Particle monitoring**: Run particle wafer for ring zone\n4. **Wet clean optimization**: Adjust for more uniform clean\n5. **Validation**: Verify no ring zone particles\n\n## Prevention Measures\n\n- Increase post-wet-clean seasoning to 20 wafers\n- Add ring zone particle check to wet clean procedure\n- Track seasoning stability at ring zone\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-7854 with clear center at 55-70mm radius. Clamp ring wear. 12% yield loss. Contact damage ring. 10 wafers affected.\n\nProcess Context: ETCH-LAM-18 with mechanical clamping. Recipe: OXIDE_ETCH_V3. Clamp ring inner edge worn. Contact marks visible at ring zone. Clamp at 2,500 wafer cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring inner edge wear creating contact damage\n- Clamp ring at 2,500 cycles showing inner edge wear\n- Worn edge creating inconsistent contact at ring zone\n- Contact marks causing defects at ring radius\n\n**Contributing Factors**:\n- Clamp ring material wear at contact zone\n- Wafer edge interaction with worn clamp\n- Debris accumulation from clamp wear\n\n## Corrective Actions\n\n1. **Clamp inspection**: Examine clamp ring wear pattern\n2. **Clamp replacement**: Replace worn clamp ring P/N 715-4521\n3. **Chamber cleaning**: Remove wear debris from chamber\n4. **Contact verification**: Check new clamp contact uniformity\n5. **Validation**: Verify no contact marks at ring zone\n\n## Prevention Measures\n\n- Replace clamp ring at 2,000 wafer cycles\n- Inspect clamp ring at each PM\n- Track contact defects vs clamp cycles\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-8965 at 35-50mm radius. Focus ring erosion. 19% yield loss. Plasma damage ring. 16 wafers with donut.\n\nProcess Context: ETCH-AMAT-12 dielectric etch. Recipe: SIO2_VIA_V4. Focus ring erosion creating plasma concentration ring. Focus ring at 4,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring erosion creating plasma concentration at ring zone\n- Focus ring at 4,800 RF-hours (approaching 5,000 limit) heavily eroded\n- Erosion profile concentrating plasma at ring zone\n- Plasma damage from ion bombardment at ring\n\n**Contributing Factors**:\n- Focus ring material erosion pattern\n- Plasma sheath distortion at eroded region\n- RF coupling affected by focus ring condition\n\n## Corrective Actions\n\n1. **Focus ring inspection**: Document erosion profile\n2. **Focus ring replacement**: Replace P/N 715-3321\n3. **Plasma verification**: Check plasma uniformity after replacement\n4. **Chamber conditioning**: Run seasoning wafers\n5. **Validation**: Verify no ring zone plasma damage\n\n## Prevention Measures\n\n- Replace focus ring at 4,000 RF-hours (proactive)\n- Visual focus ring inspection at PM\n- Track erosion depth vs RF-hours\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-9076 with clear center at 45-60mm radius. Gas distribution ring. 14% yield loss. Etch rate ring. 12 wafers affected.\n\nProcess Context: ETCH-TEL-04 poly etch. Recipe: POLY_SPACER_V2. Gas distribution ring pattern. Showerhead hole pattern creating ring delivery. Chamber at 2,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead hole pattern creating gas distribution ring\n- Hole arrangement creating ring zone delivery pattern\n- Etch rate variation following gas distribution\n- Ring zone gas concentration higher or lower than optimal\n\n**Contributing Factors**:\n- Showerhead design creating ring flow pattern\n- Some ring zone holes degraded at 2,800 RF-hours\n- Chamber geometry amplifying ring pattern\n\n## Corrective Actions\n\n1. **Flow mapping**: Measure gas distribution across wafer\n2. **Showerhead inspection**: Check ring zone hole condition\n3. **Showerhead clean/replace**: Clean or replace P/N 623-2891\n4. **Recipe tuning**: Adjust gas flows for uniformity\n5. **Validation**: Achieve <5% etch rate variation\n\n## Prevention Measures\n\n- Periodic gas distribution mapping\n- Track ring zone etch rate\n- Consider showerhead with different hole pattern\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 at 50-65mm radius. Pump ring effect. 16% yield loss. Pressure ring pattern. 14 wafers showing donut.\n\nProcess Context: ETCH-LAM-19 low-pressure etch. Recipe: OXIDE_HAR_V2. Pressure: 5mT. Ring zone pressure micro-variation. Pump port location creating ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pump port location creating pressure ring pattern\n- Pumping asymmetry creating ring zone pressure variation\n- Low-pressure process sensitive to small pressure differences\n- Etch rate following pressure ring pattern\n\n**Contributing Factors**:\n- Single pump port creating flow asymmetry\n- Chamber geometry and pump location\n- Gas conductance variation across chamber\n\n## Corrective Actions\n\n1. **Pressure mapping**: Measure pressure distribution if possible\n2. **Flow optimization**: Adjust gas inlet for uniform pressure\n3. **Baffle consideration**: Add gas distribution baffle\n4. **Process verification**: Map etch rate to pressure pattern\n5. **Validation**: Achieve uniform etch rate across radius\n\n## Prevention Measures\n\n- Consider chamber redesign for symmetric pumping\n- Track ring zone etch rate sensitivity\n- Optimize gas flow for pump location compensation\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-1298 with clear center at 40-55mm radius. ESC clamping ring. 11% yield loss. Backside damage ring. 9 wafers affected.\n\nProcess Context: ETCH-AMAT-13 with ESC clamping. Recipe: NITRIDE_ETCH_V3. ESC clamping force creating ring stress. Clamping voltage: 2kV.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC clamping force non-uniformity at ring zone\n- 2kV clamping creating ring zone stress\n- ESC electrode pattern creating ring force concentration\n- Backside damage from ring zone stress\n\n**Contributing Factors**:\n- ESC electrode geometry at ring zone\n- Dielectric layer condition at ring\n- Wafer backside interaction with ESC ring\n\n## Corrective Actions\n\n1. **ESC inspection**: Check ESC surface at ring zone\n2. **Clamp verification**: Measure clamping force uniformity\n3. **Voltage optimization**: Reduce clamping voltage if possible\n4. **ESC conditioning**: Clean or recondition ESC surface\n5. **Validation**: Verify no backside damage at ring zone\n\n## Prevention Measures\n\n- Monitor backside damage at ring zone\n- Track ESC surface condition\n- Optimize clamping voltage for uniform force\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratch defects on lot W2024-4521. Scratches 25-35mm long, oriented radially. Affected wafers: slots 3, 5, 7, 9, 11 in FOUP-2847. Wafers in FOUP-2848 processed with same robot show no scratches. 10% yield loss.\n\nProcess Context: Post-etch handling through HANDLER-BROOKS-03. Robot end effector replaced 1 week ago. Both FOUPs used same handling sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-2847 odd slot damage causing wafer scratches\n\n**Correlation Reasoning**:\n- Pattern: Only odd slots (3, 5, 7, 9, 11) affected\n- FOUP-2848 with same robot = no scratches\n- This RULES OUT robot end effector as cause\n- Odd slots in FOUP-2847 have common damage location\n\n**Root Cause Determination**: FOUP-2847 has burrs or damage on the odd-numbered slot rails. When wafers are inserted/removed, the damaged slots create radial scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-2847 - do not use\n2. **Inspection**: Examine slots 3, 5, 7, 9, 11 under magnification for burrs\n3. **FOUP disposition**: Scrap FOUP-2847 if damage confirmed\n4. **Wafer review**: Inspect affected wafers for severity assessment\n5. **Cross-lot check**: Review other lots that used FOUP-2847\n\n## Prevention Measures\n\n- Implement FOUP inspection every 100 uses\n- Add slot-specific defect tracking to enable pattern detection\n- Track FOUP drop/impact events\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 affecting wafers 1-25 (all wafers). All scratches same orientation - horizontal across wafer center, 20-30mm length. 15% yield loss. Pattern identical on all wafers.\n\nProcess Context: HANDLER-YASKAWA-02 robot. FOUP-3156 used. Same scratch orientation regardless of wafer slot. Robot at 52,000 wafer moves.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector damage causing uniform scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected (slots 1-25)\n- Scratch orientation IDENTICAL on all wafers\n- Same orientation regardless of slot = NOT FOUP issue\n- Robot at 52,000 moves exceeds 50,000 replacement threshold\n\n**Root Cause Determination**: Robot end effector P/N 412-1105 has wear damage creating consistent scratch pattern on every wafer handled.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-YASKAWA-02 from processing wafers\n2. **End effector inspection**: Check for wear, scoring, debris\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Teach point verification**: Verify all robot positions after replacement\n5. **Validation**: Process test wafers through handler\n\n## Prevention Measures\n\n- Replace end effector at 45,000 moves (proactive vs 50,000 limit)\n- Weekly end effector visual inspection\n- Track scratch correlation by handler\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Concentric arc scratches on lot W2024-6743. Affected wafers: 2, 4, 6, 8, 10, 12 (even slots only). Scratches located at wafer edge, arc-shaped. FOUP-4521 used. Odd slots (1, 3, 5, etc.) have no scratches.\n\nProcess Context: Post-CMP clean handling. HANDLER-BROOKS-05 used for all wafers. Different robot used for loading vs unloading.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-4521 even slot rail damage\n\n**Correlation Reasoning**:\n- Pattern: ONLY even slots (2, 4, 6, 8, 10, 12) affected\n- Odd slots completely clean\n- Same robot handled both even and odd slots\n- Even vs odd pattern = FOUP-specific damage on one side\n\n**Root Cause Determination**: FOUP-4521 has damage on the even-slot side rail. Arc scratches at edge indicate contact during slot insertion.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-4521\n2. **Slot inspection**: Examine even slot rails (2, 4, 6, 8, 10, 12) for damage\n3. **FOUP disposition**: Scrap or repair FOUP-4521\n4. **Affected wafers**: Assess for rework eligibility\n5. **FOUP history**: Check for drop or impact events on FOUP-4521\n\n## Prevention Measures\n\n- Implement even/odd slot pattern detection in defect system\n- FOUP impact tracking with immediate inspection trigger\n- Slot-level defect correlation reporting\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Wafers 1, 2, 3 affected. Wafers 4-25 clean. Scratches are curved, 15mm length, at different locations on each wafer. 6% yield loss.\n\nProcess Context: CMP-AMAT-04 polishing. Wafers 1-3 were first wafers after pad conditioning. Conditioner diamond disk replaced yesterday. Same slurry batch for all wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New conditioner disk releasing particles on first wafers\n\n**Correlation Reasoning**:\n- Pattern: ONLY first 3 wafers after conditioning affected\n- Wafers 4-25 clean = pad stabilized after initial wafers\n- Different scratch locations = random particle scratching\n- Timing after conditioner replacement = conditioner break-in issue\n\n**Root Cause Determination**: New conditioner disk released diamond particles during initial conditioning cycles, embedding in pad and scratching first wafers.\n\n## Corrective Actions\n\n1. **Pad inspection**: Check pad for embedded particles\n2. **Pad conditioning**: Run extended conditioning with dummy wafers\n3. **Conditioner break-in**: Establish break-in protocol for new disks\n4. **Particle flush**: High-pressure rinse of pad surface\n5. **Validation**: Run test wafers to confirm no scratches\n\n## Prevention Measures\n\n- Require 10 dummy wafers after any conditioner disk change\n- Add conditioner break-in to PM procedure\n- Track scratch correlation to conditioner changes\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8965 and W2024-8966. Both lots processed through FOUP-5632. Scratches on slots 7, 8, 9 in both lots. Other FOUPs processed same day show no scratches.\n\nProcess Context: Multiple handlers used: BROOKS-03, BROOKS-05, YASKAWA-02. All three handlers touched both lots. Only FOUP-5632 wafers affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-5632 slots 7, 8, 9 damaged\n\n**Correlation Reasoning**:\n- Pattern: Same slots (7, 8, 9) affected in BOTH lots\n- Same FOUP = FOUP-5632 common factor\n- Multiple handlers used but only FOUP-5632 affected\n- Other FOUPs same day = clean\n- This RULES OUT all handlers as cause\n\n**Root Cause Determination**: FOUP-5632 has localized damage in center slots 7, 8, 9. Damage location suggests possible FOUP door impact or center crush.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-5632\n2. **Slot inspection**: Detailed inspection of slots 7, 8, 9\n3. **Damage analysis**: Determine damage type (crush, burr, contamination)\n4. **FOUP scrap**: Most likely scrap required\n5. **Cross-reference**: Check all recent lots using FOUP-5632\n\n## Prevention Measures\n\n- Implement cross-lot FOUP correlation analysis\n- FOUP center slot inspection added to routine checks\n- Damage event tracking for FOUP fleet\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer edge chips and scratches on lot W2024-9076. Pattern: slots 21-25 (bottom of FOUP) affected. Slots 1-20 clean. Damage at wafer edge only, 5-10mm from periphery. FOUP-6789 used.\n\nProcess Context: FOUP-6789 dropped during transport yesterday (incident logged). Slots 21-25 are lowest positions in FOUP. Impact was on FOUP bottom.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-6789 bottom damage from drop incident\n\n**Correlation Reasoning**:\n- Pattern: Only bottom slots 21-25 affected\n- FOUP drop incident logged yesterday - bottom impact\n- Edge damage location matches slot rail contact zone\n- Upper slots 1-20 unaffected = damage localized to bottom\n\n**Root Cause Determination**: FOUP drop caused bottom structure deformation, bending slot rails in positions 21-25 and creating edge contact points.\n\n## Corrective Actions\n\n1. **Immediate**: Scrap FOUP-6789 - drop-damaged FOUP not repairable\n2. **Wafer disposition**: Assess wafers 21-25 for edge exclusion zone impact\n3. **Incident review**: Review drop incident for process improvement\n4. **Transport audit**: Check FOUP handling procedures\n5. **Documentation**: Link defect to incident for quality records\n\n## Prevention Measures\n\n- Immediate FOUP quarantine after ANY drop incident\n- Drop detection sensors on FOUP transport systems\n- Zero tolerance for drop-damaged FOUPs\n\n**Severity**: Critical\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187 appearing mid-lot. Wafers 1-12 clean. Wafers 13-25 have scratches. All scratches same pattern, diagonal orientation. FOUP-7234 used throughout lot.\n\nProcess Context: HANDLER-BROOKS-06. Wafer 13 was first wafer after handler brief pause for alarm clear. Handler alarm was 'vacuum loss' at wafer 12.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler vacuum loss event damaging end effector\n\n**Correlation Reasoning**:\n- Pattern: Clean wafers 1-12, scratched wafers 13-25\n- Transition point = wafer 13 = first after alarm\n- Vacuum loss alarm at wafer 12 = incident point\n- Same scratch pattern 13-25 = systematic new damage\n- Same FOUP throughout = NOT FOUP issue\n\n**Root Cause Determination**: Vacuum loss caused wafer 12 to slip on end effector, damaging end effector surface. All subsequent wafers scratched by damaged end effector.\n\n## Corrective Actions\n\n1. **Immediate**: Stop handler, inspect end effector for damage\n2. **End effector replacement**: Replace P/N 412-1105 if damaged\n3. **Wafer 12 check**: Special inspection of wafer 12 for slip damage\n4. **Alarm review**: Why was handler allowed to continue after vacuum alarm?\n5. **Validation**: Test wafers through handler after repair\n\n## Prevention Measures\n\n- Implement mandatory end effector inspection after vacuum alarms\n- Consider auto-disable after vacuum loss events\n- Track alarm-to-defect correlation\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-scratches on lot W2024-1298. All 25 wafers affected but with varying severity. Scratches random orientation, 5-15mm length. Worst at wafer center. Pattern not slot-dependent.\n\nProcess Context: CMP-AMAT-06 copper CMP. Pad at 800 wafers (spec: 1000 max). Slurry particle count elevated: 150/ml >0.5um (spec: <100/ml). New slurry batch started 2 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated slurry batch causing CMP scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected = systematic issue\n- Random orientation = particle-induced, not mechanical\n- Severity varies = particle distribution during polish\n- Slot-independent = NOT FOUP/handler issue\n- Elevated particle count 150 vs <100 spec = slurry contamination\n- New slurry batch 2 days ago = timing correlation\n\n**Root Cause Determination**: New slurry batch has elevated large particle count causing random micro-scratches across all wafers.\n\n## Corrective Actions\n\n1. **Immediate**: Stop using current slurry batch\n2. **Slurry analysis**: Send sample for full particle analysis\n3. **Slurry replacement**: Switch to verified clean slurry batch\n4. **Supply chain**: Quarantine remaining slurry from affected batch\n5. **Pad check**: Verify pad not contaminated by slurry particles\n\n## Prevention Measures\n\n- Implement incoming slurry particle verification\n- Real-time slurry particle monitoring during CMP\n- Batch traceability for all CMP consumables\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309. FOUP-8156 slots 1-12 affected. FOUP-8156 slots 13-25 clean. Scratches at consistent edge location. Same lot, same FOUP, same processing sequence.\n\nProcess Context: FOUP was reoriented mid-lot for stocker access. Slots 1-12 processed before reorientation. Slots 13-25 processed after reorientation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP reorientation exposed damage on one side\n\n**Correlation Reasoning**:\n- Pattern: Slots 1-12 affected, 13-25 clean\n- Mid-lot FOUP reorientation = key event\n- Slots 1-12 = before reorientation\n- Slots 13-25 = after reorientation\n- Same FOUP, different orientation = directional damage\n\n**Root Cause Determination**: FOUP-8156 has damage on one side that contacts wafers during insertion/removal. Reorientation changed which wafers contacted damaged side.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-8156\n2. **Directional inspection**: Inspect both FOUP sides for asymmetric damage\n3. **FOUP disposition**: Scrap if damage confirmed\n4. **Handling review**: Why was FOUP reoriented mid-lot?\n5. **Cross-reference**: Check other lots with FOUP reorientations\n\n## Prevention Measures\n\n- Prohibit FOUP reorientation during lot processing\n- FOUP orientation tracking in MES\n- Bilateral FOUP inspection protocol\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3410 from night shift only. Day shift lots W2024-3408, W2024-3409 clean. Same tool, same FOUP fleet, same recipes. Night shift lot has scratches on slots 5, 10, 15, 20, 25 (every 5th slot).\n\nProcess Context: HANDLER-BROOKS-07 used for all lots. Night shift operator different from day shift. Robot teach points verified same.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Night shift FOUP loading procedure error\n\n**Correlation Reasoning**:\n- Pattern: Only night shift lot affected\n- Every 5th slot (5, 10, 15, 20, 25) = systematic pattern\n- Same tool and FOUP fleet as day shift = NOT equipment\n- Different operator = procedural difference\n- Every 5th slot = potential loading sequence issue\n\n**Root Cause Determination**: Night shift operator used incorrect FOUP loading technique, causing contact damage every 5th wafer (possibly related to loading batch size or technique).\n\n## Corrective Actions\n\n1. **Operator interview**: Review night shift loading procedure\n2. **Procedure verification**: Compare day vs night shift technique\n3. **Retraining**: Retrain night shift on proper FOUP handling\n4. **FOUP check**: Inspect FOUPs used by night shift\n5. **Supervision**: Increased oversight of night shift handling\n\n## Prevention Measures\n\n- Standardize loading procedures across all shifts\n- Video monitoring of FOUP loading operations\n- Shift-based defect trending and alerts\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Curved scratches on lot W2024-4521. 8 wafers affected: 4, 8, 12, 16, 20, 24 and 3, 7. Pattern appears related to specific cassette positions. Scratches arc-shaped, 20mm radius of curvature.\n\nProcess Context: Wet clean tool SCRUBBER-DNS-02 uses 25-wafer cassette. Megasonic cleaning with brush. Scratches appeared after wet clean step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean cassette specific slot damage\n\n**Correlation Reasoning**:\n- Pattern: Specific slots 3, 4, 7, 8, 12, 16, 20, 24 affected\n- Arc-shaped scratches = curved mechanical contact\n- Post wet clean = wet cassette involvement\n- 20mm radius = matches cassette guide rail curvature\n- Mix of positions suggests cassette has multiple damaged guides\n\n**Root Cause Determination**: Wet clean cassette has damaged guide rails at multiple positions causing arc scratches during wafer insertion/removal.\n\n## Corrective Actions\n\n1. **Cassette inspection**: Examine all guide rails in wet clean cassette\n2. **Cassette replacement**: Replace damaged cassette\n3. **Brush check**: Verify megasonic brush not contributing\n4. **Cassette fleet audit**: Check all wet clean cassettes for similar damage\n5. **Validation**: Run test lot through new cassette\n\n## Prevention Measures\n\n- Wet cassette inspection schedule (weekly)\n- Cassette cycle count tracking for replacement\n- Slot-level scratch tracking for wet clean\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on alternating lots. W2024-5630 (scratched), W2024-5631 (clean), W2024-5632 (scratched), W2024-5633 (clean). Pattern: scratched lots used FOUP-A, clean lots used FOUP-B. Same handler for all.\n\nProcess Context: Two FOUPs alternating in process flow: FOUP-9123 and FOUP-9124. All scratches on wafers from FOUP-9123 only.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-9123 damage causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Alternating lot scratches correlate perfectly with FOUP\n- FOUP-9123 = scratched lots\n- FOUP-9124 = clean lots\n- Same handler for all = RULES OUT handler\n- 100% correlation with specific FOUP\n\n**Root Cause Determination**: FOUP-9123 has internal damage causing scratches on all wafers it carries. FOUP-9124 is clean, confirming FOUP-specific issue.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-9123\n2. **FOUP inspection**: Full internal inspection of FOUP-9123\n3. **Damage identification**: Locate and document damage source\n4. **FOUP scrap**: Most likely disposal required\n5. **Lot review**: Review all lots that used FOUP-9123 in past week\n\n## Prevention Measures\n\n- FOUP-level defect correlation in MES\n- Automated FOUP performance tracking\n- FOUP quality scoring system\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Parallel scratches on lot W2024-6743. All wafers affected. Scratches perfectly parallel, 3mm spacing, running full wafer diameter. Consistent on all 25 wafers. 20% yield loss.\n\nProcess Context: Post backgrind handling. Wafers ground to 100um thickness. Backgrind tape removed before scratches. HANDLER-GENMARK-01 used.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backgrind end effector grooves scratching thin wafers\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Perfectly parallel scratches = mechanical pattern\n- 3mm spacing = matches end effector vacuum groove pattern\n- 100um thin wafers = highly sensitive to contact damage\n- Post backgrind = thin wafer handling issue\n\n**Root Cause Determination**: End effector vacuum grooves imprinting on ultra-thin 100um wafers during handling, creating parallel scratch pattern.\n\n## Corrective Actions\n\n1. **End effector inspection**: Check vacuum groove condition\n2. **End effector change**: Switch to smooth-surface thin wafer end effector P/N 412-2205\n3. **Vacuum optimization**: Reduce vacuum force for thin wafers\n4. **Handling verification**: Gentle handling protocol for <150um wafers\n5. **Validation**: Test thin wafers with new end effector\n\n## Prevention Measures\n\n- Dedicated thin wafer end effectors (<150um)\n- Reduced vacuum force for thin wafer recipes\n- Thin wafer handling training for operators\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Pattern: all wafers in FOUP-A side (slots 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25) affected. FOUP-B side (even slots) clean. Two FOUPs used in this lot.\n\nProcess Context: Lot split between two FOUPs. FOUP-1156 (odd wafers) and FOUP-1157 (even wafers). Same handler BROOKS-04 for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-1156 internal damage\n\n**Correlation Reasoning**:\n- Pattern: All odd slots (FOUP-1156) scratched\n- All even slots (FOUP-1157) clean\n- Same handler for both FOUPs = NOT handler issue\n- Split lot design provides clear FOUP comparison\n- 100% correlation to FOUP-1156\n\n**Root Cause Determination**: FOUP-1156 has internal rail damage affecting all slots, while FOUP-1157 is functioning properly.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-1156\n2. **Comparison inspection**: Side-by-side inspection of FOUP-1156 vs FOUP-1157\n3. **Damage documentation**: Record specific damage type and location\n4. **FOUP disposal**: Scrap FOUP-1156\n5. **Wafer assessment**: Review all wafers from FOUP-1156\n\n## Prevention Measures\n\n- FOUP comparison analysis for defect correlation\n- Regular FOUP fleet health assessment\n- Statistical FOUP performance monitoring\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge scratches on lot W2024-8965. Only wafers 1-5 affected. Wafers 6-25 clean. All scratches at exact same edge location (3 o'clock position). Scratch length: 8mm.\n\nProcess Context: LITH-TEL-10 coat track. Notch alignment performed before coating. Wafers 1-5 were first wafers of day (tool startup). Pre-alignment sensor cleaned during startup.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner contact damage during startup\n\n**Correlation Reasoning**:\n- Pattern: Only first 5 wafers affected\n- Same 3 o'clock position = fixed mechanical contact\n- Wafers 6-25 clean = issue resolved after 5 wafers\n- Tool startup + sensor cleaning = startup related\n- First wafers of day = startup sequence issue\n\n**Root Cause Determination**: Pre-alignment sensor cleaning left residue or mispositioned sensor causing edge contact on first 5 wafers until stabilized.\n\n## Corrective Actions\n\n1. **Sensor inspection**: Check pre-aligner sensor position and cleanliness\n2. **Sensor adjustment**: Verify proper sensor-to-wafer clearance\n3. **Startup procedure**: Run dummy wafers after sensor cleaning\n4. **Contact verification**: Ensure no edge contact during alignment\n5. **Validation**: Startup with test wafers to confirm fix\n\n## Prevention Measures\n\n- Require 3 dummy wafers after any sensor maintenance\n- Pre-aligner contact detection implementation\n- First-wafer-of-day inspection protocol\n\n**Severity**: Minor\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 and W2024-9077. Both lots used HANDLER-BROOKS-08. W2024-9076 FOUP-2341 (scratched). W2024-9077 FOUP-2342 (scratched). Different FOUPs, same scratches. Other handlers same day = no scratches.\n\nProcess Context: BROOKS-08 serves multiple tools in bay. Both lots processed on different tools but same handler.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HANDLER-BROOKS-08 end effector causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Two different lots, two different FOUPs - both scratched\n- Common factor = HANDLER-BROOKS-08\n- Different tools but same handler\n- Other handlers same day = clean wafers\n- Multiple FOUP correlation RULES OUT FOUP issue\n\n**Root Cause Determination**: HANDLER-BROOKS-08 end effector is damaged, scratching wafers regardless of which FOUP or tool is used.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-BROOKS-08\n2. **End effector inspection**: Check for damage, debris, wear\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Multi-lot review**: Check all lots handled by BROOKS-08 this week\n5. **Validation**: Test wafers through repaired handler\n\n## Prevention Measures\n\n- Multi-lot handler correlation analysis\n- Handler-level defect trending\n- Automated handler performance alerts\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187 in specific pattern: wafers 1, 6, 11, 16, 21 (every 5th starting from 1). Wafers 2-5, 7-10, 12-15, 17-20, 22-25 clean. FOUP-3456 used.\n\nProcess Context: FOUP-3456 was serviced last week - new kinematic pins installed. FOUP uses 5-pin kinematic mounting system.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Kinematic pin misalignment affecting every 5th slot\n\n**Correlation Reasoning**:\n- Pattern: Every 5th slot (1, 6, 11, 16, 21)\n- 5-slot repeat pattern matches 5-pin kinematic system\n- FOUP serviced last week with new pins\n- Pin installation may have created position error\n- 5-slot periodicity = structural/alignment issue\n\n**Root Cause Determination**: One of the 5 kinematic pins was installed incorrectly or is defective, causing FOUP to tilt slightly when on that pin position, creating wafer contact every 5 slots.\n\n## Corrective Actions\n\n1. **FOUP inspection**: Check all 5 kinematic pins\n2. **Pin measurement**: Verify pin heights and positions\n3. **Pin correction**: Replace or adjust misaligned pin\n4. **FOUP re-qualification**: Test FOUP after pin fix\n5. **Service review**: Review FOUP service procedure\n\n## Prevention Measures\n\n- Post-service FOUP qualification with test wafers\n- Kinematic pin measurement specification\n- Service quality verification checklist\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Radial scratches on lot W2024-1298, all from center outward. Wafers 1-25 all affected. Scratches originate from wafer center, 30-50mm long. Pattern consistent across all wafers. 25% yield loss.\n\nProcess Context: CMP-AMAT-07 post-CMP brush clean. Brush rotation: 500rpm. Wafer rotation: 50rpm. PVA brush at 2,000 wafers (spec: 3,000 max).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP cleaning brush contamination creating radial scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Radial from center = rotation-based contact\n- Center-outward orientation = matches brush contact geometry\n- PVA brush at 2,000 wafers = may have embedded particles\n- Consistent all wafers = brush contamination, not random particle\n\n**Root Cause Determination**: PVA cleaning brush has embedded hard particle(s) creating consistent radial scratches on every wafer during brush clean.\n\n## Corrective Actions\n\n1. **Immediate**: Stop brush clean process\n2. **Brush replacement**: Install new PVA brush\n3. **Brush inspection**: Examine old brush for embedded particles\n4. **Contamination source**: Identify source of contaminating particles\n5. **Validation**: Run test wafers with new brush\n\n## Prevention Measures\n\n- Reduce brush replacement interval to 1,500 wafers\n- Post-CMP particle monitoring\n- Brush condition inspection during PM\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309 appearing on specific tool. ETCH-LAM-05 wafers scratched. ETCH-LAM-06 wafers (same recipe) clean. Same FOUP used for both tools. Same handler.\n\nProcess Context: ETCH-LAM-05 and LAM-06 are identical twin tools. Both use same loadlock design. LAM-05 loadlock pins replaced last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ETCH-LAM-05 loadlock pin causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Only LAM-05 wafers scratched\n- LAM-06 same recipe = clean wafers\n- Same FOUP for both = NOT FOUP issue\n- Same handler = NOT handler issue\n- LAM-05 loadlock pins replaced = recent change correlation\n\n**Root Cause Determination**: New loadlock lift pins on ETCH-LAM-05 are misaligned or have burrs, scratching wafers during loadlock transfer.\n\n## Corrective Actions\n\n1. **Immediate**: Stop ETCH-LAM-05 wafer loading\n2. **Pin inspection**: Examine new loadlock lift pins for burrs\n3. **Pin adjustment**: Correct pin height and alignment\n4. **Comparison**: Compare pin positions to LAM-06\n5. **Validation**: Test wafers through corrected loadlock\n\n## Prevention Measures\n\n- Post-PM loadlock verification with test wafers\n- Pin installation quality checklist\n- Twin tool comparison for defect isolation\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-scratches on lot W2024-3410 with severity gradient. Wafer 1 worst (50+ scratches), decreasing to wafer 25 (5 scratches). Progressive improvement through lot.\n\nProcess Context: CMP-AMAT-08 first lot after pad break-in. New pad installed yesterday. Break-in: 5 dummy wafers run before production lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient new pad break-in\n\n**Correlation Reasoning**:\n- Pattern: Severity decreasing wafer 1 to 25\n- First lot after pad change\n- 5 dummy wafer break-in = insufficient\n- Progressive improvement = pad stabilizing during lot\n- Wafer 25 nearly clean = pad conditioned by lot end\n\n**Root Cause Determination**: New CMP pad required more break-in than 5 dummy wafers provided. Production lot itself completed the conditioning process.\n\n## Corrective Actions\n\n1. **Pad verification**: Confirm pad now stable\n2. **Break-in protocol update**: Increase to 15 dummy wafers\n3. **Wafer assessment**: Grade affected wafers by severity\n4. **Process adjustment**: Consider extended break-in for this pad type\n5. **Validation**: Verify next lot is scratch-free throughout\n\n## Prevention Measures\n\n- Extend pad break-in to 15 wafers minimum\n- Post-break-in scratch test wafer requirement\n- Pad type specific break-in protocols\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521 at wafer backside only. Frontside clean on all wafers. Backside scratches on wafers 8, 9, 10, 11, 12 (consecutive slots). Other slots clean backside.\n\nProcess Context: FLIP-HANDLER-01 used for wafer flip operation. Flip chuck serves slots in groups. Slots 8-12 processed in same flip sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flip handler chuck damage for slots 8-12 sequence\n\n**Correlation Reasoning**:\n- Pattern: Consecutive slots 8-12 affected on backside\n- Frontside clean = backside-specific contact\n- Flip handler involvement = wafer flip operation\n- Slots 8-12 same sequence = chuck position correlation\n- Other slots clean = specific chuck position damage\n\n**Root Cause Determination**: Flip handler chuck position used for slots 8-12 has surface damage causing backside scratches during flip operation.\n\n## Corrective Actions\n\n1. **Chuck inspection**: Examine flip chuck surface for damage\n2. **Chuck reconditioning**: Polish or replace chuck surface\n3. **Position verification**: Identify which chuck position serves 8-12\n4. **Full chuck audit**: Check all chuck positions\n5. **Validation**: Test flip operation for all slot ranges\n\n## Prevention Measures\n\n- Periodic flip chuck surface inspection\n- Backside scratch monitoring by slot group\n- Flip chuck reconditioning schedule\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 present in specific region only - all scratches within 30mm radius of center. Edge region clean. All 25 wafers affected. Pattern slot-independent.\n\nProcess Context: SPIN-COATER-03 resist coating. Chuck vacuum: 600 Torr. Spin speed: 4000rpm. Recent chuck resurfacing performed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin chuck center region surface defect\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Center 30mm only = chuck center contact zone\n- Edge clean = chuck center specific\n- Slot-independent = NOT FOUP/handler\n- Recent chuck resurfacing = change correlation\n\n**Root Cause Determination**: Chuck resurfacing left scratch-causing defect or debris in center 30mm region where wafer contacts during high-speed spin.\n\n## Corrective Actions\n\n1. **Chuck inspection**: Examine center 30mm region closely\n2. **Chuck re-polish**: Re-polish center region if defect found\n3. **Debris removal**: Clean any residual polishing debris\n4. **Surface verification**: Confirm smooth surface before restart\n5. **Validation**: Test wafers at full spin speed\n\n## Prevention Measures\n\n- Post-resurfacing quality verification\n- Chuck surface inspection checklist\n- Test wafer after any chuck maintenance\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Two FOUPs used: FOUP-A (slots 1-13) and FOUP-B (slots 14-25). FOUP-A wafers scratched at notch area. FOUP-B wafers clean. Same handler, same processing.\n\nProcess Context: FOUP-A is older model (3 years). FOUP-B is newer model (6 months). Both FOUPs passed recent inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A (older model) notch support wear\n\n**Correlation Reasoning**:\n- Pattern: FOUP-A wafers = notch scratches\n- FOUP-B wafers = clean\n- Same handler = NOT handler issue\n- FOUP-A older (3 years) = age-related wear\n- Notch area specific = notch support feature\n\n**Root Cause Determination**: FOUP-A's older notch support features have worn over 3 years, creating contact damage at wafer notch during insertion/removal.\n\n## Corrective Actions\n\n1. **FOUP-A inspection**: Detailed notch support examination\n2. **Wear measurement**: Compare FOUP-A vs FOUP-B notch supports\n3. **FOUP retirement**: Consider retiring 3-year old FOUPs\n4. **Fleet assessment**: Age-based inspection of older FOUPs\n5. **Notch area verification**: Post-FOUP handling notch inspection\n\n## Prevention Measures\n\n- FOUP age tracking and retirement policy\n- Enhanced inspection for FOUPs >2 years old\n- Notch support wear as FOUP retirement criterion\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854 only during specific time window. 8:00-10:00 AM wafers clean. 10:00 AM-12:00 PM wafers scratched. 12:00 PM-2:00 PM wafers clean again. Same tool, same FOUP.\n\nProcess Context: Factory construction nearby. Vibration levels elevated 10:00 AM-12:00 PM (concrete pouring schedule). HANDLER-BROOKS-09 in affected area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: External vibration during construction activity\n\n**Correlation Reasoning**:\n- Pattern: Time-window specific (10AM-12PM only)\n- Before and after = clean wafers\n- Same tool, same FOUP = NOT equipment change\n- Construction vibration 10AM-12PM = perfect correlation\n- Handler in affected area = vibration transmission\n\n**Root Cause Determination**: Concrete pouring vibration transmitted through floor to handler, causing wafer handling instability and scratches during 10AM-12PM window.\n\n## Corrective Actions\n\n1. **Immediate**: Coordinate with construction for schedule\n2. **Vibration monitoring**: Install vibration sensors at handler\n3. **Process hold**: Suspend handler operation during concrete pours\n4. **Isolation**: Consider vibration isolation for handler\n5. **Schedule coordination**: Move sensitive operations away from construction times\n\n## Prevention Measures\n\n- Vibration monitoring system for fab floor\n- Construction activity coordination protocol\n- Vibration threshold alarms for handlers\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8965. FOUP-5678 used. Scratches ONLY on wafers loaded in lab environment (wafers 5, 10, 15 - manually loaded for sampling). Auto-loaded wafers 1-4, 6-9, etc. clean.\n\nProcess Context: Wafers 5, 10, 15 removed for inline measurement, then manually returned to FOUP. Lab technician performed manual handling.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual handling damage during lab sampling\n\n**Correlation Reasoning**:\n- Pattern: Only manually handled wafers (5, 10, 15) scratched\n- Auto-loaded wafers all clean\n- Same FOUP = NOT FOUP issue\n- Manual handling = only difference\n- Lab sampling = manual removal and return\n\n**Root Cause Determination**: Lab technician's manual handling technique or contaminated gloves/tweezers caused scratches when returning sampled wafers to FOUP.\n\n## Corrective Actions\n\n1. **Technique review**: Observe technician handling procedure\n2. **Tool inspection**: Check tweezers/handling tools for damage\n3. **Retraining**: Manual handling technique training\n4. **Glove verification**: Confirm clean, proper gloves used\n5. **Process update**: Consider automation for sampling if possible\n\n## Prevention Measures\n\n- Manual handling certification program\n- Dedicated clean handling tools for sampling\n- Automation of sampling where possible\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 in arc pattern at specific radius (35mm from center). All 25 wafers affected. Arc scratches all same radius, different angular positions. Pattern suggests rotation-based contact.\n\nProcess Context: CVD-AMAT-09 pedestal. Wafer lift pins at 35mm radius. 3-pin lift design. Pin height verified in spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CVD lift pin edge causing arc scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected at 35mm radius\n- Arc shape at consistent radius = circular motion\n- 35mm matches lift pin radius\n- Different angular positions = pin contact during rotation\n- 3-pin system = limited contact points\n\n**Root Cause Determination**: One or more lift pins have edge damage or contamination, creating arc scratches as wafer rotates during lift/lower cycles.\n\n## Corrective Actions\n\n1. **Pin inspection**: Examine all 3 lift pins for edge condition\n2. **Pin replacement**: Replace pins with edge damage P/N 823-2156\n3. **Pin cleaning**: Remove any contamination\n4. **Height verification**: Confirm pins lift wafer cleanly\n5. **Validation**: Test wafer lift/lower cycle\n\n## Prevention Measures\n\n- Lift pin inspection during PM\n- Pin edge condition as replacement criterion\n- Arc scratch correlation to lift pin radius\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Heavy scratches on lot W2024-0187 wafer 13 ONLY. Wafers 1-12 and 14-25 clean. Wafer 13 has multiple deep scratches. Single wafer severe damage.\n\nProcess Context: HANDLER-YASKAWA-03. Wafer 13 triggered robot fault during handling - 'wafer slip detected'. Handler auto-recovered and continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer slip event on wafer 13 caused scratch damage\n\n**Correlation Reasoning**:\n- Pattern: Single wafer (13) severely damaged\n- Robot fault logged for wafer 13 = documented incident\n- Wafer slip = loss of vacuum control\n- Auto-recovery continued = damage already done\n- Other wafers clean = isolated event\n\n**Root Cause Determination**: Vacuum loss caused wafer 13 to slip on end effector, creating severe scratches during the slip and recovery attempt.\n\n## Corrective Actions\n\n1. **Wafer 13 disposition**: Scrap wafer 13 (severe damage)\n2. **End effector inspection**: Check for damage from slip event\n3. **Vacuum system check**: Identify cause of vacuum loss\n4. **Recovery protocol review**: Should handler have stopped vs auto-recovered?\n5. **Alarm investigation**: Why did slip occur?\n\n## Prevention Measures\n\n- Auto-stop on wafer slip (not auto-recover)\n- Vacuum system preventive maintenance\n- Single-wafer defect correlation to handling faults\n\n**Severity**: Critical (for wafer 13)\n**Yield Impact**: 4% (1 wafer of 25)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches appearing on every lot processed through BAY-3 stocker. BAY-1, BAY-2 stockers same tool types = no scratches. Multiple FOUPs, multiple handlers in BAY-3 - all have scratch issues.\n\nProcess Context: BAY-3 stocker shelf unit replaced 2 weeks ago. New shelf design from different vendor. BAY-1 and BAY-2 have original shelves.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New BAY-3 stocker shelf causing FOUP damage\n\n**Correlation Reasoning**:\n- Pattern: ALL BAY-3 lots scratched\n- BAY-1, BAY-2 clean = NOT tool or handler specific\n- Multiple FOUPs affected = NOT specific FOUP\n- Common factor = BAY-3 stocker\n- Shelf replaced 2 weeks ago = timing correlation\n\n**Root Cause Determination**: New stocker shelf design from different vendor has dimensional differences causing FOUP seating issues, leading to FOUP internal damage and wafer scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Divert lots away from BAY-3 stocker\n2. **Shelf inspection**: Compare new shelf to original design\n3. **FOUP interface check**: Verify FOUP seating on new shelves\n4. **Shelf replacement**: Replace with original vendor shelves\n5. **FOUPs audit**: Inspect all FOUPs that used BAY-3\n\n## Prevention Measures\n\n- Vendor qualification for stocker components\n- Form-fit-function verification for replacements\n- Bay-level defect correlation monitoring\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge scratches on lot W2024-2309 at notch location only. All 25 wafers affected. Scratches radiate from notch, 10-15mm length. Pattern consistent with notch alignment operation.\n\nProcess Context: ALIGNER-BROOKS-01 pre-alignment station. Notch finder mechanism uses mechanical edge contact. Aligner at 85,000 wafer cycles (spec: 100,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner notch finder mechanism wear\n\n**Correlation Reasoning**:\n- Pattern: All wafers scratched at notch\n- Notch-radiating scratches = notch contact damage\n- Consistent pattern = mechanical alignment issue\n- Aligner at 85,000 cycles = approaching wear limit\n- All wafers = systematic notch finder issue\n\n**Root Cause Determination**: Notch finder mechanism worn at 85,000 cycles, creating scratches during notch detection/alignment sequence.\n\n## Corrective Actions\n\n1. **Aligner inspection**: Examine notch finder mechanism wear\n2. **Mechanism replacement**: Replace notch finder P/N 412-3891\n3. **Calibration**: Recalibrate notch alignment after replacement\n4. **Cycle reset**: Reset cycle counter after repair\n5. **Validation**: Test alignment on multiple wafers\n\n## Prevention Measures\n\n- Replace notch finder at 70,000 cycles (proactive)\n- Notch area defect monitoring\n- Aligner cycle-based maintenance schedule\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Intermittent scratches on lot W2024-3410. Wafers 2, 7, 14, 18, 23 scratched (seemingly random). No obvious slot pattern. Different scratch orientations on each affected wafer.\n\nProcess Context: CMP-AMAT-09 copper CMP. Slurry temperature fluctuation logged during lot. Temperature range: 18-26\u00b0C (spec: 22\u00b12\u00b0C). Chiller cycling observed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry temperature excursion causing intermittent scratches\n\n**Correlation Reasoning**:\n- Pattern: Seemingly random wafers affected\n- Different scratch orientations = not mechanical pattern\n- Temperature fluctuation logged = process excursion\n- Chiller cycling = temperature instability\n- Timing correlation likely between cold excursions and scratches\n\n**Root Cause Determination**: Slurry temperature drops to 18\u00b0C (below spec) cause abrasive particle agglomeration, creating scratches on wafers processed during cold excursions.\n\n## Corrective Actions\n\n1. **Chiller repair**: Fix temperature cycling issue\n2. **Temperature verification**: Confirm stable 22\u00b12\u00b0C operation\n3. **Correlation analysis**: Map affected wafers to temperature log timestamps\n4. **Slurry check**: Verify no permanent particle agglomeration\n5. **Validation**: Run lot with stable temperature\n\n## Prevention Measures\n\n- Real-time slurry temperature monitoring with alarms\n- Process interlock at \u00b13\u00b0C deviation\n- Chiller preventive maintenance\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521. Pattern: slots 1-8 scratched, 9-17 clean, 18-25 scratched. FOUP-6789 used. Two distinct groups of scratched wafers.\n\nProcess Context: FOUP-6789 has front door and rear access. Front door used for slots 1-8, 18-25. Internal transfer used for slots 9-17. Two different access mechanisms.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-6789 front door mechanism damage\n\n**Correlation Reasoning**:\n- Pattern: Slots 1-8 and 18-25 scratched = front door access slots\n- Slots 9-17 clean = internal transfer slots\n- Same FOUP, different access methods\n- Front door wafers damaged, internal transfer clean\n- Two distinct groups = two access pathways\n\n**Root Cause Determination**: FOUP-6789 front door mechanism or seal has damage causing scratches only to wafers accessed through front door.\n\n## Corrective Actions\n\n1. **Door inspection**: Examine FOUP front door mechanism\n2. **Seal check**: Verify door seal condition\n3. **FOUP repair/scrap**: Repair door or scrap FOUP\n4. **Access verification**: Test both access mechanisms\n5. **Design review**: Evaluate dual-access FOUP design\n\n## Prevention Measures\n\n- Door mechanism inspection during FOUP maintenance\n- Access-pathway defect correlation\n- Dual-access FOUP quality monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 wafers from TOOL-A (ETCH-LAM-10). Same lot wafers processed on TOOL-B (ETCH-LAM-11) clean. Split lot test - half on each tool. Same recipe, same FOUP.\n\nProcess Context: ETCH-LAM-10 slit valve replaced during recent PM. ETCH-LAM-11 has original slit valve. Both tools identical model.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ETCH-LAM-10 slit valve causing scratches\n\n**Correlation Reasoning**:\n- Pattern: LAM-10 wafers scratched, LAM-11 clean\n- Split lot same FOUP = NOT FOUP issue\n- Same recipe = NOT recipe issue\n- LAM-10 slit valve replaced = recent change\n- LAM-11 original slit valve = baseline comparison\n\n**Root Cause Determination**: Replacement slit valve on ETCH-LAM-10 is misaligned or has burr, contacting wafers during chamber transfer.\n\n## Corrective Actions\n\n1. **Slit valve inspection**: Check LAM-10 slit valve alignment and surface\n2. **Comparison**: Compare to LAM-11 slit valve position\n3. **Valve adjustment**: Realign or replace slit valve\n4. **Clearance verification**: Ensure adequate wafer clearance\n5. **Validation**: Test wafers through corrected slit valve\n\n## Prevention Measures\n\n- Post-PM slit valve clearance verification\n- Twin tool comparison for defect isolation\n- Slit valve installation checklist\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743 localized to die row 5 across all wafers (horizontal band across wafer). All 25 wafers have same die row affected. Other die rows clean.\n\nProcess Context: LITH-ASML-05 exposure tool. Die row 5 corresponds to specific scan field. Recent lens service performed. Exposure dose and focus verified normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lithography reticle or stage issue at specific scan field\n\n**Correlation Reasoning**:\n- Pattern: Die row 5 = specific scan field\n- All wafers same row = systematic scan-related\n- All wafers, same position = reticle or stage\n- Recent lens service = potential disturbance\n- Not dose/focus = mechanical contact issue\n\n**Root Cause Determination**: Reticle has particle or defect at scan field 5 position, OR wafer stage has contact point at row 5 Y-position. Likely reticle particle based on row-specific pattern.\n\n## Corrective Actions\n\n1. **Reticle inspection**: High-resolution inspection of reticle\n2. **Stage check**: Verify wafer stage at row 5 Y-position\n3. **Reticle clean**: Clean reticle if particle found\n4. **Stage service**: Adjust stage if contact found\n5. **Validation**: Re-expose test wafer, verify row 5 clean\n\n## Prevention Measures\n\n- Reticle inspection after lens service\n- Row/column specific defect tracking\n- Scan field correlation analysis\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Only prime wafers scratched. Monitor wafers in same lot clean. 20 prime wafers affected, 5 monitor wafers clean.\n\nProcess Context: Prime wafers 200mm standard. Monitor wafers 200mm but from different vendor with slightly different edge profile. Same FOUP, same processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge profile sensitivity in handling\n\n**Correlation Reasoning**:\n- Pattern: Prime wafers scratched, monitors clean\n- Same lot processing = same handling\n- Same FOUP = NOT FOUP specific to wafer type\n- Different vendor monitors = edge profile difference\n- Edge profile affects handling contact\n\n**Root Cause Determination**: Prime wafer edge profile creates contact point that monitor wafers (different vendor, slightly different edge) do not have, revealing a marginal handling issue.\n\n## Corrective Actions\n\n1. **Edge profile comparison**: Measure prime vs monitor edge profiles\n2. **Handler adjustment**: Optimize handling for prime wafer edge\n3. **End effector verification**: Ensure proper clearance for both\n4. **Vendor communication**: Discuss prime wafer edge specification\n5. **Validation**: Test prime wafers after handler adjustment\n\n## Prevention Measures\n\n- Edge profile specification for wafer vendors\n- Handler qualification with actual production wafers\n- Wafer-type specific defect tracking\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Parallel micro-scratches on lot W2024-8965. Pattern: 0.5mm spacing, perpendicular to wafer flat. All 25 wafers affected. Scratches visible under high magnification only.\n\nProcess Context: CMP-AMAT-10 final polish. Conditioner sweep pattern: back-and-forth. Sweep rate: 0.5mm per oscillation. Conditioner contact with wafer edge suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP conditioner edge contact creating micro-scratches\n\n**Correlation Reasoning**:\n- Pattern: 0.5mm spacing matches conditioner sweep rate\n- Perpendicular to flat = conditioner sweep direction\n- All wafers = systematic conditioner contact\n- Micro-scale visibility = fine diamond contact\n- Conditioner edge contact with wafer = marginal clearance\n\n**Root Cause Determination**: Conditioner arm position allows edge contact with wafer during sweep, transferring diamond pattern at 0.5mm intervals.\n\n## Corrective Actions\n\n1. **Conditioner position**: Adjust conditioner arm to prevent wafer contact\n2. **Clearance verification**: Ensure minimum 5mm clearance from wafer\n3. **Sweep path**: Modify sweep to avoid wafer zone\n4. **Arm alignment**: Check and correct arm alignment\n5. **Validation**: Run test wafers, verify no micro-scratches\n\n## Prevention Measures\n\n- Conditioner position verification during PM\n- Sweep pattern optimization for wafer clearance\n- Micro-scratch monitoring at high magnification\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 at specific tool loadlock position. Wafers 1, 5, 9, 13, 17, 21, 25 scratched (every 4th plus first). Wafers 2-4, 6-8, etc. clean.\n\nProcess Context: ETCH-AMAT-13 with 4-position loadlock. Each loadlock position serves specific slot groups. Position-1 serves slots 1, 5, 9, 13, 17, 21, 25.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Loadlock position-1 causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Slots 1, 5, 9, 13, 17, 21, 25 = position-1 slots\n- Every 4th slot (4-position loadlock system)\n- Other positions clean = specific to position-1\n- Mechanical issue in loadlock position-1\n\n**Root Cause Determination**: Loadlock position-1 has lift pin damage or debris causing scratches on wafers routed through that position.\n\n## Corrective Actions\n\n1. **Position-1 inspection**: Detailed inspection of loadlock position-1\n2. **Pin check**: Examine lift pins for damage or debris\n3. **Position repair**: Fix or replace damaged components\n4. **Other positions check**: Verify positions 2-4 are clean\n5. **Validation**: Test all 4 positions with test wafers\n\n## Prevention Measures\n\n- Multi-position loadlock inspection during PM\n- Position-specific defect tracking\n- Loadlock position correlation analysis\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187. Robot transfer scratches appearing. All scratches at same relative position on wafer (45-degree from notch). All 25 wafers affected.\n\nProcess Context: HANDLER-BROOKS-10 serving ETCH-LAM-15. Robot handoff to etch tool loadlock. Robot and loadlock alignment verified recently.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot-to-loadlock handoff misalignment\n\n**Correlation Reasoning**:\n- Pattern: All wafers, same position relative to notch\n- 45-degree from notch = specific handoff geometry\n- Robot transfer = handoff issue\n- Recent alignment verification = may have introduced error\n- Consistent position = systematic handoff contact\n\n**Root Cause Determination**: Robot-to-loadlock handoff creates contact at 45-degree position during wafer placement, likely from teach point error during recent alignment.\n\n## Corrective Actions\n\n1. **Handoff inspection**: Observe live handoff for contact\n2. **Teach point review**: Check recent alignment changes\n3. **Position adjustment**: Correct handoff position\n4. **Clearance verification**: Ensure adequate clearance during handoff\n5. **Validation**: Test handoff with monitor wafers\n\n## Prevention Measures\n\n- Post-alignment test wafer verification\n- Handoff clearance measurement\n- Handoff position monitoring sensors\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-1298 varying by carrier type. FOUP-type carrier wafers scratched. SMIF-pod carrier wafers from same lot clean. Same handler used for both carrier types.\n\nProcess Context: Mixed carrier environment. FOUPs and legacy SMIF pods both in use. Same handler serves both but uses different end effector for each.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-specific end effector causing scratches\n\n**Correlation Reasoning**:\n- Pattern: FOUP wafers scratched, SMIF wafers clean\n- Same handler but different end effector per carrier type\n- FOUP end effector has issue\n- SMIF end effector working correctly\n- Carrier type = end effector selection\n\n**Root Cause Determination**: End effector used for FOUP handling has damage or contamination, while SMIF pod end effector is functioning properly.\n\n## Corrective Actions\n\n1. **FOUP end effector inspection**: Check for damage/contamination\n2. **End effector replacement**: Replace FOUP end effector P/N 412-1205\n3. **SMIF comparison**: Verify SMIF end effector as baseline\n4. **Handler calibration**: Recalibrate after end effector change\n5. **Validation**: Test both carrier types after repair\n\n## Prevention Measures\n\n- End effector health monitoring by carrier type\n- Regular end effector inspection schedule\n- Carrier-type specific defect trending\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309 with specific recipe correlation. Recipe-A wafers scratched. Recipe-B wafers (same tool, same lot) clean. Different etch chemistry between recipes.\n\nProcess Context: ETCH-LAM-16. Recipe-A: high power (2000W). Recipe-B: low power (500W). Same chamber, same wafer handling. Chuck clamp force same for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-power recipe thermal expansion causing chuck contact\n\n**Correlation Reasoning**:\n- Pattern: Recipe-A (high power) scratched, Recipe-B (low power) clean\n- Same handling = NOT handling difference\n- Same chamber = NOT chamber-specific\n- High power = more wafer heating\n- Thermal expansion at high power creating contact\n\n**Root Cause Determination**: 2000W high-power recipe causes wafer thermal expansion, creating marginal contact with chuck or chamber components that 500W recipe does not.\n\n## Corrective Actions\n\n1. **Thermal analysis**: Model wafer expansion at 2000W vs 500W\n2. **Clearance verification**: Check wafer-to-chamber clearances\n3. **Chuck adjustment**: Increase clearance for thermal expansion\n4. **Recipe modification**: Consider He backside cooling improvement\n5. **Validation**: Run Recipe-A with improved clearance\n\n## Prevention Measures\n\n- High-power recipe thermal clearance design rules\n- Recipe-specific defect correlation\n- Thermal expansion consideration in chamber design\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3410 appearing after stocker queue. Pre-stocker inspection clean. Post-stocker inspection shows scratches. Queue time: 4 hours in stocker. Stocker-2 used.\n\nProcess Context: Stocker-2 has vibration isolation system. Vibration sensors show elevated levels during HVAC cycling. Other stockers (1, 3, 4) normal vibration levels.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stocker-2 vibration causing FOUP internal wafer movement\n\n**Correlation Reasoning**:\n- Pattern: Pre-stocker clean, post-stocker scratched\n- Stocker-2 specific = NOT FOUP/handler\n- 4-hour queue = extended vibration exposure\n- Elevated vibration during HVAC cycling\n- Vibration isolation may be degraded\n\n**Root Cause Determination**: Stocker-2 vibration isolation system degraded, allowing HVAC cycling vibration to cause wafer micro-movement within FOUPs during 4-hour queue, creating scratches.\n\n## Corrective Actions\n\n1. **Vibration isolation repair**: Service Stocker-2 isolation system\n2. **Damper replacement**: Replace worn isolation dampers\n3. **HVAC coordination**: Reduce HVAC cycling if possible\n4. **Queue time limit**: Limit Stocker-2 queue until fixed\n5. **Validation**: Post-repair vibration measurement\n\n## Prevention Measures\n\n- Stocker vibration monitoring with alarms\n- Isolation system preventive maintenance\n- Queue-time-based defect correlation\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521 at wafer fiducial mark locations. All 25 wafers have scratches at fiducial positions (4 corners of exposure field). Consistent across lot.\n\nProcess Context: LITH-ASML-08 exposure tool. Fiducial alignment uses mechanical contact for high precision. Alignment performed before each exposure. Alignment sensor cleaned this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fiducial alignment mechanism causing scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers scratched at fiducial positions\n- 4 corners = fiducial location pattern\n- Consistent all wafers = systematic alignment issue\n- Alignment sensor cleaned this morning = recent change\n- Mechanical alignment = potential contact damage\n\n**Root Cause Determination**: Alignment sensor cleaning this morning left debris or mispositioned the sensor, causing contact damage at fiducial marks during alignment.\n\n## Corrective Actions\n\n1. **Sensor inspection**: Check alignment sensor for debris/position\n2. **Sensor re-clean**: Proper cleaning procedure\n3. **Position verification**: Verify sensor-to-wafer clearance\n4. **Alignment test**: Run alignment on test wafer without exposure\n5. **Validation**: Verify no fiducial scratches post-correction\n\n## Prevention Measures\n\n- Post-cleaning sensor verification procedure\n- Fiducial area defect monitoring\n- Alignment contact force monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 appearing progressively worse. Wafer 1 = no scratches, wafer 13 = moderate, wafer 25 = severe. Linear progression through lot.\n\nProcess Context: CMP-AMAT-11 oxide CMP. Retaining ring showing wear during lot. Ring pressure sensor trending upward during lot. Ring at 950 wafers (spec: 1000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring progressive failure during lot\n\n**Correlation Reasoning**:\n- Pattern: Progressive worsening wafer 1 to 25\n- Linear degradation through lot = progressive failure\n- Retaining ring at 950 wafers = near end of life\n- Pressure sensor trending up = ring wear in real-time\n- Severity increasing = accelerating failure\n\n**Root Cause Determination**: Retaining ring reached end-of-life during lot processing, progressively degrading and causing increasingly severe scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Stop CMP, replace retaining ring\n2. **Ring inspection**: Document wear pattern on failed ring\n3. **New ring installation**: Install P/N 445-3891\n4. **Wafer assessment**: Grade wafers by severity for disposition\n5. **Validation**: Test wafers with new ring\n\n## Prevention Measures\n\n- Replace retaining ring at 800 wafers (proactive)\n- Real-time pressure trend alarming\n- Progressive defect pattern detection\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Fine scratches on lot W2024-6743 visible only under dark field inspection. All wafers affected. Scratches appear random but concentrated at wafer periphery (outer 20mm). Pattern similar across lot.\n\nProcess Context: SCRUBBER-SCREEN-02 brush clean post-CMP. Brush contact zone at periphery. Brush bristle inspection overdue by 500 wafers. DI water quality verified normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn brush bristles creating peripheral scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers, outer 20mm = brush contact zone\n- Fine scratches at periphery = brush-induced\n- Brush inspection overdue = maintenance gap\n- Dark field only visible = fine/shallow scratches\n- Brush contact geometry creates peripheral concentration\n\n**Root Cause Determination**: Brush bristles worn and hardened, creating fine scratches in peripheral contact zone where brush pressure is highest.\n\n## Corrective Actions\n\n1. **Brush replacement**: Install new brush assembly\n2. **Bristle inspection**: Document wear on old brush\n3. **Contact pressure verification**: Check brush contact force\n4. **Maintenance schedule**: Adhere to inspection intervals\n5. **Validation**: Test wafers with new brush, dark field inspection\n\n## Prevention Measures\n\n- Strict brush inspection schedule adherence\n- Dark field inspection for subtle scratches\n- Brush wear trending\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854 with specific angular pattern. All scratches at 30-degree angle to flat. All 25 wafers affected. Scratch length: 20-40mm. Not slot-dependent.\n\nProcess Context: POLISH-STRASBAUGH-01 single wafer polisher. Wafer rotation during polish creates angular patterns. Recent pad conditioning angle changed from 45 to 30 degrees.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New pad conditioning angle creating scratch pattern\n\n**Correlation Reasoning**:\n- Pattern: All scratches at 30-degree angle\n- Conditioning angle changed to 30 degrees = perfect match\n- All wafers = systematic conditioning issue\n- Slot-independent = NOT handling\n- Angular pattern = pad groove/conditioning correlation\n\n**Root Cause Determination**: New 30-degree conditioning angle created groove pattern that aligns with polish rotation to cause 30-degree scratches.\n\n## Corrective Actions\n\n1. **Angle restoration**: Return conditioning to 45-degree angle\n2. **Pad reconditioning**: Recondition pad at proper angle\n3. **Groove pattern check**: Verify pad groove pattern normalized\n4. **Process verification**: Test polish after angle correction\n5. **Validation**: Run wafers, verify no angular scratches\n\n## Prevention Measures\n\n- Document and control conditioning angle\n- Angular scratch correlation to conditioning\n- Change management for conditioning parameters\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8965 at cassette boat interface. Wafers 1 and 25 (top and bottom of cassette) scratched. Wafers 2-24 (middle positions) clean.\n\nProcess Context: FURNACE-TEL-03 diffusion. Quartz boat used. Wafers loaded vertically in boat. Boat at 1,500 load cycles. Top and bottom boat positions have quartz endplates.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz boat endplate contact causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Only positions 1 and 25 (endplates) scratched\n- Middle positions 2-24 clean = endplate specific\n- Quartz boat endplates = mechanical structure\n- Boat at 1,500 cycles = potential wear\n- Top/bottom = endplate contact positions\n\n**Root Cause Determination**: Quartz boat endplates have developed surface damage or contamination at 1,500 cycles, causing scratches to wafers at extreme positions.\n\n## Corrective Actions\n\n1. **Boat inspection**: Examine endplate surfaces for damage\n2. **Boat replacement**: Replace boat if endplates damaged P/N 623-4891\n3. **Dummy wafer use**: Consider dummy wafers at positions 1, 25\n4. **Loading optimization**: Avoid using endplate positions for product\n5. **Validation**: Test boat with monitor wafers at positions 1, 25\n\n## Prevention Measures\n\n- Quartz boat inspection at 1,000 cycle intervals\n- Endplate surface condition monitoring\n- Dummy wafer protocol for endplate positions\n\n**Severity**: Minor\n**Yield Impact**: 4%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 correlating with specific die positions. Die row 3 and column 7 intersection has scratches on all wafers. Same X-Y position across lot. 25 wafers affected at same location.\n\nProcess Context: PROBE-TEL-04 wafer probe station. Probe card at 50,000 touchdowns. Probe tips replaced 10,000 touchdowns ago. Die (3,7) is near probe card edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe card tip damage at die position (3,7)\n\n**Correlation Reasoning**:\n- Pattern: Same X-Y position (die 3,7) all wafers\n- Probe station correlation = probing damage\n- 50,000 touchdowns = significant wear\n- Position (3,7) near card edge = susceptible location\n- Tip replacement 10,000 ago = may have introduced defect\n\n**Root Cause Determination**: Probe tip(s) at die position (3,7) are bent or damaged, causing scratch during touchdown. Edge position may have tip alignment issue.\n\n## Corrective Actions\n\n1. **Probe card inspection**: Examine tips at position (3,7)\n2. **Tip replacement**: Replace damaged tips at affected position\n3. **Card alignment**: Verify probe card planarity\n4. **Touchdown force**: Check force at edge positions\n5. **Validation**: Probe test wafer, verify die (3,7) clean\n\n## Prevention Measures\n\n- Die-position specific defect tracking\n- Probe tip inspection at 5,000 touchdown intervals\n- Edge position tip monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at coordinates X=45mm, Y=32mm on lot W2024-4521. Same XY location on all 25 wafers. Cluster diameter ~15mm. Defect type: particle contamination. 12% yield loss.\n\nProcess Context: LITH-ASML-05 exposure. Reticle: METAL1-REV3. Reticle used for 5,000 exposures. Pellicle intact. Same reticle used for 3 previous lots without issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle defect at fixed XY location\n\n**Correlation Reasoning**:\n- Same XY (45, 32) on ALL wafers = fixed position defect\n- Position doesn't rotate with wafer = post-alignment, litho-related\n- Reticle at 5,000 exposures = potential degradation\n- Pellicle intact = defect is ON reticle, not pellicle\n\n**Root Cause Determination**: Particle or defect on reticle METAL1-REV3 at position corresponding to wafer coordinates (45, 32), printing onto every wafer exposure.\n\n## Corrective Actions\n\n1. **Immediate**: Stop using reticle METAL1-REV3\n2. **Reticle inspection**: High-resolution inspection of reticle at affected field\n3. **Reticle clean**: If particle found, clean reticle per procedure\n4. **Backup reticle**: Switch to backup reticle if available\n5. **Validation**: Expose test wafer, verify defect eliminated\n\n## Prevention Measures\n\n- Reticle inspection every 2,500 exposures\n- XY-fixed defect pattern detection in inspection system\n- Reticle exposure count tracking with alerts\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at different XY positions on each wafer. Cluster appears randomly located but consistent size (~10mm diameter). Particle type defects. 8% yield loss on 10 wafers.\n\nProcess Context: CVD-AMAT-05 TEOS deposition. Recipe: ILD_TEOS_V3. Chamber ceiling showerhead at 4,500 RF-hours. Defects appear as particle fall-on type.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling particle fall-on during deposition\n\n**Correlation Reasoning**:\n- Random XY positions = NOT fixed source (not reticle/chuck)\n- Different location each wafer = falling particle (random landing)\n- Consistent cluster size = single particle event per wafer\n- Showerhead at 4,500 RF-hours = potential particle source\n\n**Root Cause Determination**: Particles flaking from chamber ceiling or showerhead area, falling randomly onto wafers during deposition.\n\n## Corrective Actions\n\n1. **Particle wafer test**: Run particle monitor wafer to map fall-on locations\n2. **Ceiling inspection**: Inspect chamber ceiling and showerhead for flaking\n3. **Showerhead clean/replace**: Clean or replace showerhead P/N 623-2891\n4. **Chamber clean**: Wet clean if extensive buildup found\n5. **Validation**: Particle wafer must show <3 particles >0.2um\n\n## Prevention Measures\n\n- Replace showerhead at 4,000 RF-hours\n- Weekly particle wafer monitoring\n- Ceiling inspection during PM\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist bubble cluster at X=20mm, Y=-35mm. Same location on wafers 12-25. Wafers 1-11 clean at this location. Bubble appeared mid-lot. 7% yield loss.\n\nProcess Context: LITH-TEL-15 coat track. Recipe: DUV_COAT_V2. Resist dispense: 2ml. Dispense nozzle cleaned at wafer 11. Resist lot unchanged throughout.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Nozzle cleaning introduced air bubble at wafer 12\n\n**Correlation Reasoning**:\n- Same XY on wafers 12-25 = fixed nozzle-related position\n- Wafers 1-11 clean = issue started at wafer 12\n- Nozzle cleaned at wafer 11 = timing correlation\n- Bubble at fixed location = air in dispense line\n\n**Root Cause Determination**: Nozzle cleaning at wafer 11 introduced air into dispense line, creating resist bubble at same XY position starting wafer 12.\n\n## Corrective Actions\n\n1. **Nozzle priming**: Prime nozzle with resist dispense to remove air\n2. **Line purge**: Purge dispense line of air bubbles\n3. **Dispense verification**: Test dispense pattern before production\n4. **Cleaning procedure review**: Update nozzle clean to include air purge\n5. **Validation**: Coat test wafers, verify no bubbles\n\n## Prevention Measures\n\n- Mandatory nozzle prime after any cleaning\n- Dispense line air detection\n- Post-clean verification dispense\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at X=-50mm, Y=10mm on all wafers. Same XY across lot and across multiple lots using same reticle. Cluster contains 50-100 defects. Pellicle installed 2 months ago.\n\nProcess Context: LITH-ASML-08 scanner. Reticle: CONTACT-REV5. Three lots affected over 1 week period. Pellicle from vendor-A.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pellicle contamination at fixed location\n\n**Correlation Reasoning**:\n- Same XY ALL wafers, multiple lots = fixed source\n- Multiple lots over 1 week = persistent issue\n- Pellicle 2 months old = potential contamination accumulation\n- High defect count (50-100) = particle generation source\n\n**Root Cause Determination**: Foreign material or contamination on pellicle at position corresponding to X=-50, Y=10, printing defects onto all wafers.\n\n## Corrective Actions\n\n1. **Pellicle inspection**: High-resolution inspection of pellicle\n2. **Pellicle replacement**: Replace pellicle if contamination found\n3. **Reticle inspection**: Verify reticle itself is clean\n4. **Vendor notification**: Report pellicle issue to vendor-A\n5. **Validation**: Expose test wafers with new pellicle\n\n## Prevention Measures\n\n- Monthly pellicle inspection\n- Pellicle replacement at 6-month intervals\n- Cross-lot XY defect correlation alerts\n\n**Severity**: Critical\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=0, Y=0 (wafer center) on 15 wafers. Defects are resist thickness variation. Circular cluster ~20mm diameter. Center appears thinner than surrounding area.\n\nProcess Context: LITH-TEL-18 coat track. Spin speed: 3500rpm. Dispense at wafer center. New resist bottle opened at start of lot. Previous lot with old bottle was normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New resist bottle viscosity variation affecting center coating\n\n**Correlation Reasoning**:\n- Center location (0,0) = dispense point\n- New bottle at lot start = change point\n- Previous bottle normal = bottle-specific issue\n- Thinner center = resist flowing away from dispense point abnormally\n\n**Root Cause Determination**: New resist bottle has slightly different viscosity or air content, causing abnormal center coating during spin.\n\n## Corrective Actions\n\n1. **Resist verification**: Check viscosity of new bottle vs spec\n2. **Bottle conditioning**: Allow bottle to equilibrate at process temperature\n3. **Air purge**: Purge any air from resist supply line\n4. **Dispense optimization**: Adjust dispense parameters if needed\n5. **Validation**: Coat test wafer, verify uniform center\n\n## Prevention Measures\n\n- Resist bottle viscosity verification before use\n- Bottle equilibration time requirement\n- First-wafer inspection after bottle change\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=60mm, Y=-25mm. Cluster contains metallic particles per EDX analysis. Same location on wafers processed on Tuesday, different location on wafers processed Wednesday. 9% yield loss.\n\nProcess Context: CVD-AMAT-08 tungsten CVD. Chuck cleaned Tuesday PM. Different chuck position used Wednesday. Defect location shifted with chuck position change.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck contamination at specific position\n\n**Correlation Reasoning**:\n- Fixed XY Tuesday, different XY Wednesday\n- Chuck position changed = defect location shifted\n- Defect moves WITH chuck position = chuck-related contamination\n- Metallic particles = chamber or chuck debris\n\n**Root Cause Determination**: Chuck has localized contamination that transfers to wafer backside, causing frontside defects through thermal or electrical effects at specific XY.\n\n## Corrective Actions\n\n1. **Chuck inspection**: Examine chuck surface for contamination\n2. **Chuck cleaning**: Clean contaminated area on chuck\n3. **Particle identification**: Analyze particle composition for source\n4. **Chuck re-qualification**: Verify clean chuck surface\n5. **Validation**: Process test wafer at all chuck positions\n\n## Prevention Measures\n\n- Chuck inspection during PM\n- Chuck position defect correlation tracking\n- Regular chuck cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized oxide defect cluster at X=30mm, Y=40mm. Defects appear as pinholes in gate oxide. Same XY on all wafers in furnace boat positions 5-20. Positions 1-4 and 21-25 clean at this location.\n\nProcess Context: FURNACE-TEL-05 gate oxidation. Boat holds 25 wafers. Defect only in middle boat positions. Quartz tube at 500 runs.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz tube localized contamination affecting middle positions\n\n**Correlation Reasoning**:\n- Same XY but only positions 5-20 = position-specific within boat\n- Middle positions affected = tube contamination at that zone\n- End positions clean = contamination localized in tube center\n- Pinholes = particulate or chemical contamination during oxidation\n\n**Root Cause Determination**: Quartz tube has localized contamination or devitrification at zone serving positions 5-20, creating gate oxide pinholes at specific XY.\n\n## Corrective Actions\n\n1. **Tube inspection**: Inspect quartz tube for devitrification or deposits\n2. **Tube replacement**: Replace tube if contamination found P/N 623-5891\n3. **Position correlation**: Map defect to exact tube zone\n4. **Boat position test**: Run test with wafers at all positions\n5. **Validation**: Verify pinhole-free oxide at all positions\n\n## Prevention Measures\n\n- Quartz tube inspection every 400 runs\n- Boat position defect correlation\n- Tube replacement at 450 runs (proactive)\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-40mm, Y=50mm appearing as etch residue. Same XY on all wafers. Cluster appeared after reticle change. Previous reticle produced clean wafers at this location.\n\nProcess Context: LITH-NIKON-02 stepper for via lithography. New reticle VIA1-REV2 installed yesterday. Reticle passed incoming inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New reticle defect at specific location\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed reticle position\n- Appeared after reticle change = new reticle issue\n- Previous reticle clean = reticle-specific defect\n- Passed incoming inspection = defect may be subtle or edge case\n\n**Root Cause Determination**: New reticle VIA1-REV2 has defect at position corresponding to X=-40, Y=50 that was not caught in incoming inspection.\n\n## Corrective Actions\n\n1. **Reticle re-inspection**: Detailed inspection at affected location\n2. **Defect analysis**: Characterize defect type on reticle\n3. **Reticle repair/replace**: Repair if possible, else replace\n4. **Incoming inspection review**: Why was defect missed?\n5. **Validation**: Expose test wafers with inspected reticle\n\n## Prevention Measures\n\n- Enhanced incoming reticle inspection\n- First lot verification after reticle change\n- Reticle change correlation in defect system\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=15mm, Y=-60mm. Defects are surface particles. Location is near wafer edge (65mm radius). Only wafers 1-10 affected. Wafers 11-25 clean. 5% yield loss.\n\nProcess Context: ETCH-LAM-12 poly etch. First lot after chamber vent for PM. Wafers 1-10 processed before additional seasoning. Wafers 11-25 processed after 5 extra seasoning wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after chamber vent\n\n**Correlation Reasoning**:\n- Wafers 1-10 affected, 11-25 clean = conditioning improved mid-lot\n- Extra seasoning added between wafer 10 and 11\n- Chamber vented for PM = wall desorption expected\n- Edge location = chamber wall proximity effect\n\n**Root Cause Determination**: Chamber wall particles desorbed after vent, affecting first 10 wafers. Additional 5 seasoning wafers conditioned chamber sufficiently for wafers 11-25.\n\n## Corrective Actions\n\n1. **Seasoning protocol**: Increase post-vent seasoning to 10 wafers\n2. **Particle monitoring**: Run particle wafer after PM before production\n3. **Review wafers 1-10**: Assess for rework eligibility\n4. **PM procedure update**: Add extended seasoning to PM checklist\n5. **Validation**: Verify clean first wafer after seasoning\n\n## Prevention Measures\n\n- Minimum 10 seasoning wafers after any chamber vent\n- Particle qualification wafer before production\n- First-wafer-of-lot inspection\n\n**Severity**: Minor\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at specific die location repeating every exposure field. Same die position (row 3, col 2) in each field shows defects. Pattern repeats across wafer. 18% yield loss.\n\nProcess Context: LITH-ASML-10 scanner. Step-and-scan exposure. Reticle POLY-REV4 used. Same die pattern affected in all fields = reticle pattern defect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle die-level defect at row 3, col 2 position\n\n**Correlation Reasoning**:\n- Same die position in every field = reticle pattern issue\n- Repeats across wafer = systematic reticle defect\n- Row 3, col 2 specific = localized on reticle\n- High yield impact = critical area affected\n\n**Root Cause Determination**: Reticle POLY-REV4 has defect in the die pattern area for row 3, col 2, causing same defect in every exposure field across all wafers.\n\n## Corrective Actions\n\n1. **Reticle inspection**: Inspect die area row 3, col 2 on reticle\n2. **Defect characterization**: Identify defect type (particle, chrome, etc.)\n3. **Reticle repair**: Attempt repair if feasible\n4. **Backup reticle**: Use backup reticle POLY-REV4-B if available\n5. **Validation**: Expose test field, verify die pattern clean\n\n## Prevention Measures\n\n- Die-level defect tracking in inspection\n- Reticle field-pattern inspection before use\n- Backup reticle availability for critical layers\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=55mm, Y=20mm. Defects appear as metal bridging. Same location on all wafers. Cluster appeared suddenly mid-production. Previous 100 lots clean at this location.\n\nProcess Context: PVD-AMAT-10 aluminum deposition. Target at 800 kWh. Defect appeared when target kWh reached 780. Cluster location corresponds to target erosion profile edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target arcing at erosion edge creating splash particles\n\n**Correlation Reasoning**:\n- Sudden appearance at 780 kWh = target-life related\n- Fixed XY corresponds to target erosion edge\n- Metal bridging = sputtered material splash\n- 100 lots previously clean = progressive target degradation\n\n**Root Cause Determination**: PVD target developed arcing at erosion profile edge at ~780 kWh, ejecting material that deposits as localized metal bridges.\n\n## Corrective Actions\n\n1. **Immediate**: Stop depositions, inspect target\n2. **Target replacement**: Replace target P/N 812-3921 (at end of life)\n3. **Chamber inspection**: Check for arc damage or debris\n4. **Shield check**: Verify shields not contributing to arcing\n5. **Validation**: Process test wafers with new target\n\n## Prevention Measures\n\n- Replace target at 700 kWh (before 800 kWh limit)\n- Monitor target condition via voltage/current signatures\n- Localized defect correlation to target kWh\n\n**Severity**: Critical\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-25mm, Y=-45mm. Defects are crystal damage type. Same XY on wafers from implanter-A. Wafers from implanter-B (same recipe) clean at this location. 10% yield loss.\n\nProcess Context: IMPLANT-AMAT-05 (implanter-A) and IMPLANT-AMAT-06 (implanter-B). Same recipe, same lot split between tools. Implanter-A Faraday cup recently replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Implanter-A Faraday cup misalignment creating localized overdose\n\n**Correlation Reasoning**:\n- Implanter-A affected, implanter-B clean = tool-specific\n- Same recipe = NOT recipe issue\n- Faraday cup recently replaced = recent change correlation\n- Crystal damage = localized overdose or beam issue\n\n**Root Cause Determination**: Faraday cup replacement on implanter-A created misalignment affecting beam uniformity at position X=-25, Y=-45, causing localized overdose and crystal damage.\n\n## Corrective Actions\n\n1. **Faraday cup alignment**: Verify cup position and alignment\n2. **Beam profile**: Run beam uniformity measurement\n3. **Dose mapping**: Check dose uniformity at affected location\n4. **Realignment**: Adjust Faraday cup if misaligned\n5. **Validation**: Process test wafer, verify uniform dose\n\n## Prevention Measures\n\n- Post-Faraday-cup-change qualification\n- Beam uniformity check after any maintenance\n- Twin tool comparison for defect isolation\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=35mm, Y=55mm. Defects are via open type. Same XY but only on wafers with thick ILD. Thin ILD wafers from same lot clean at this location.\n\nProcess Context: Dual ILD thickness process. Thick ILD: 1500nm. Thin ILD: 800nm. Via etch time same for both. Defect only on thick ILD wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Via etch under-penetration for thick ILD at specific location\n\n**Correlation Reasoning**:\n- Thick ILD affected, thin ILD clean = thickness-dependent\n- Same etch time both = thick ILD under-etched\n- Specific XY = localized etch rate reduction at that location\n- Via open = incomplete etch through thick oxide\n\n**Root Cause Determination**: Via etch has localized lower etch rate at X=35, Y=55. Sufficient for thin ILD but insufficient for thick ILD penetration.\n\n## Corrective Actions\n\n1. **Etch uniformity map**: Check etch rate at affected location\n2. **Recipe split**: Create separate recipe for thick ILD with more time\n3. **Endpoint verification**: Verify endpoint captures thick ILD completion\n4. **Plasma tuning**: Improve uniformity at affected location\n5. **Validation**: Process thick ILD test wafer, verify via open\n\n## Prevention Measures\n\n- ILD thickness specific etch recipes\n- Etch uniformity mapping at all thicknesses\n- Via open monitoring at various ILD thicknesses\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=10mm, Y=-20mm. Defects appear after wet clean step. Pre-wet-clean inspection clean. Post-wet-clean shows particle cluster. 6% yield loss on 8 wafers.\n\nProcess Context: WET-DNS-03 post-etch clean. Megasonic tank. Tank filtered yesterday. New filter installed. Same chemical bath used pre and post filter change.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New filter releasing particles into clean bath\n\n**Correlation Reasoning**:\n- Pre-wet-clean clean, post-wet-clean particles = wet clean added defects\n- Filter changed yesterday = recent change\n- Same bath chemistry = filter-specific issue\n- Localized cluster = particle settling pattern in tank\n\n**Root Cause Determination**: New filter released particles during initial use, contaminating bath at location X=10, Y=-20 where particles settle in tank flow pattern.\n\n## Corrective Actions\n\n1. **Filter flush**: Extended flush of new filter before use\n2. **Bath replacement**: Drain and refill chemical bath\n3. **Particle check**: Verify bath particle count <10/ml >0.1um\n4. **Filter qualification**: Run test wafers after filter change\n5. **Validation**: Clean test wafer, verify no particle addition\n\n## Prevention Measures\n\n- Filter pre-flush requirement before production use\n- Bath particle monitoring after filter changes\n- First-wafer inspection after filter replacement\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at random XY positions but always at die corners. Multiple die affected but defects always at corner structures. Corner via chains failing. 15% yield loss.\n\nProcess Context: Via patterning process. Corner vias have different local pattern density than center vias. All wafers affected at various corner die positions.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Die corner via patterning affected by optical proximity effects\n\n**Correlation Reasoning**:\n- Random die positions but always at corners = corner-specific issue\n- Corner structures vs center = local pattern density effect\n- Via chains at corners failing = OPC/etch interaction\n- Process not design-specific = systematic corner issue\n\n**Root Cause Determination**: Die corner vias have insufficient optical proximity correction (OPC), causing patterning issues at corner structures where local environment differs from dense center.\n\n## Corrective Actions\n\n1. **OPC review**: Analyze corner via OPC adequacy\n2. **OPC update**: Add corner-specific OPC rules\n3. **Process window check**: Verify corner vias in focus-exposure window\n4. **Etch tuning**: Adjust etch for corner via patterns\n5. **Validation**: Corner via yield verification after OPC update\n\n## Prevention Measures\n\n- Corner structure monitoring in OPC verification\n- Die corner via sampling in inline inspection\n- Pattern density aware process development\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-55mm, Y=30mm. ESD-type damage at specific location. Same XY all wafers. Defects appear after probe testing. Pre-probe wafers clean. 8% yield loss.\n\nProcess Context: PROBE-TEL-06 wafer probe. Probe card at 80,000 touchdowns. Affected location corresponds to specific probe pin group. ESD strap verified on operators.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe pin ESD discharge at specific location\n\n**Correlation Reasoning**:\n- Pre-probe clean, post-probe damaged = probe-induced\n- Same XY all wafers = fixed probe pin location\n- ESD-type damage = electrical discharge\n- Probe card at 80,000 touchdowns = potential pin degradation\n\n**Root Cause Determination**: Probe pin(s) at position X=-55, Y=30 have degraded contact causing ESD discharge during probe touchdown.\n\n## Corrective Actions\n\n1. **Probe pin inspection**: Examine pins at affected location\n2. **Pin replacement**: Replace degraded pins\n3. **ESD path verification**: Check probe card grounding\n4. **Contact resistance**: Verify pin contact resistance\n5. **Validation**: Probe test wafer, verify no ESD damage\n\n## Prevention Measures\n\n- Probe pin inspection at 50,000 touchdown intervals\n- Contact resistance monitoring\n- ESD-sensitive device probe card requirements\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=40mm, Y=10mm. Defects are film delamination type. Same location on wafers from chamber-A. Chamber-B wafers (same recipe) clean. Both chambers same model.\n\nProcess Context: CVD-TEL-02 (chamber-A) and CVD-TEL-03 (chamber-B). Low-k dielectric deposition. Chamber-A pedestal resurfaced last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pedestal resurfacing affecting local adhesion\n\n**Correlation Reasoning**:\n- Chamber-A affected, chamber-B clean = chamber-specific\n- Same recipe both = NOT recipe issue\n- Pedestal resurfaced last week = recent change\n- Film delamination = adhesion/surface interaction\n\n**Root Cause Determination**: Pedestal resurfacing on chamber-A left localized surface condition at X=40, Y=10 affecting wafer temperature or gas distribution, causing delamination.\n\n## Corrective Actions\n\n1. **Pedestal inspection**: Examine resurfaced area at defect location\n2. **Surface analysis**: Check surface finish at affected XY\n3. **Re-polish if needed**: Correct surface finish issue\n4. **Temperature verification**: Map pedestal temperature uniformity\n5. **Validation**: Process test wafer, verify no delamination\n\n## Prevention Measures\n\n- Post-resurfacing surface quality verification\n- Chamber comparison for defect isolation\n- Pedestal uniformity mapping after service\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=5mm, Y=65mm (near edge). Defects only appear on A-side of wafer (relative to notch). B-side of all wafers clean at corresponding position. 7% yield loss.\n\nProcess Context: Asymmetric defect relative to notch. Handler uses notch for orientation. HANDLER-BROOKS-12 serves multiple tools. Defect appears after etch process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler notch-relative contact damage\n\n**Correlation Reasoning**:\n- A-side affected, B-side clean = notch-relative asymmetry\n- Fixed position relative to notch = handler orientation effect\n- Handler uses notch for alignment = handler geometry factor\n- After etch = handler involved in etch tool loading\n\n**Root Cause Determination**: Handler geometry or teach point creates contact at fixed notch-relative position on A-side during wafer handling.\n\n## Corrective Actions\n\n1. **Handler inspection**: Check handler geometry relative to notch\n2. **Teach point review**: Verify handler positions\n3. **End effector check**: Examine for asymmetric wear\n4. **Clearance verification**: Ensure clearance on A-side\n5. **Validation**: Test wafers through handler, check A-side\n\n## Prevention Measures\n\n- Notch-relative defect pattern detection\n- Symmetric handler qualification\n- A/B side defect tracking\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-35mm, Y=-40mm. Defects are stress-induced cracks in dielectric. Same location on all wafers. Pattern appeared after new film stack introduced.\n\nProcess Context: New BEOL film stack with higher compressive stress nitride. Crack location corresponds to via chain test structure. Previous film stack showed no cracks.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New film stack stress exceeding crack threshold at specific structure\n\n**Correlation Reasoning**:\n- Same XY all wafers = structure-specific failure\n- New film stack introduced = change correlation\n- Higher stress nitride = increased mechanical stress\n- Via chain test structure = stress concentrator\n\n**Root Cause Determination**: New high-stress nitride exceeds crack threshold at via chain test structure located at X=-35, Y=-40 where stress concentrates.\n\n## Corrective Actions\n\n1. **Stress analysis**: Model stress at cracking location\n2. **Film stress reduction**: Reduce nitride stress if possible\n3. **Structure modification**: Add stress relief features to via chain\n4. **Stack optimization**: Adjust film stack for stress balance\n5. **Validation**: Verify no cracking with optimized stack\n\n## Prevention Measures\n\n- Structure-level stress analysis for new stacks\n- Stress limit specification per structure type\n- Test structure crack monitoring\n\n**Severity**: Critical\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=25mm, Y=-15mm. Defects are CVD particle type. Same XY on most wafers but intensity varies. Some wafers have 5 particles, others have 50 at same location.\n\nProcess Context: CVD-LAM-08 oxide deposition. Particle cluster location corresponds to showerhead center. Showerhead at 3,200 RF-hours. Variable particle count suggests intermittent source.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center hole intermittent particle release\n\n**Correlation Reasoning**:\n- Fixed XY at showerhead center = gas delivery point\n- Variable particle count = intermittent release\n- Showerhead at 3,200 RF-hours = approaching maintenance\n- Some wafers light, others heavy = sporadic flaking\n\n**Root Cause Determination**: Showerhead center hole has buildup that intermittently flakes, releasing variable particle counts onto same wafer location.\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Examine center hole condition\n2. **Showerhead clean/replace**: Clean or replace P/N 623-2891\n3. **Center hole focus**: Pay special attention to center area\n4. **Particle test**: Run particle wafer to verify clean\n5. **Validation**: Multiple test wafers to check consistency\n\n## Prevention Measures\n\n- Showerhead replacement at 3,000 RF-hours\n- Variable particle pattern detection\n- Center location particle trending\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=50mm, Y=35mm. Same location on all wafers in single lot. Other lots same day same tool clean at this location. Lot-specific issue.\n\nProcess Context: CVD-AMAT-11 nitride deposition. Affected lot W2024-5632. Lots before and after clean. Single lot excursion. Gas flow normal per FDC.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transient contamination event affecting single lot\n\n**Correlation Reasoning**:\n- Single lot affected = transient event\n- Same XY in lot = fixed source during lot\n- Lots before/after clean = not persistent issue\n- FDC normal = not standard process parameter\n\n**Root Cause Determination**: Transient particle or contamination event occurred during lot W2024-5632 processing, affecting fixed location then cleared naturally.\n\n## Corrective Actions\n\n1. **Timeline analysis**: Review FDC for any anomaly during lot\n2. **Lot disposition**: Assess affected lot for yield impact\n3. **Chamber check**: Verify current chamber condition clean\n4. **Root cause investigation**: Check for unusual events during lot time\n5. **Continue monitoring**: Watch for recurrence\n\n## Prevention Measures\n\n- Enhanced FDC monitoring for transient events\n- Single-lot excursion alerts\n- Particle event correlation to time/lot\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-45mm, Y=25mm. Defects are lithography pattern defects. Same location but different defect type on each wafer (some bridging, some opens). Varying severity.\n\nProcess Context: LITH-ASML-12 scanner. Reticle inspection showed particle at affected location that was removed. Defects appeared on wafers exposed before particle removal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle particle causing variable defects before removal\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed reticle location\n- Variable defect type = particle movement during exposure\n- Particle found and removed = root cause identified\n- Defects on pre-removal wafers only = timing correlation\n\n**Root Cause Determination**: Reticle particle at X=-45, Y=25 was partially loose, creating variable pattern defects (bridging or opens depending on particle position during each exposure).\n\n## Corrective Actions\n\n1. **Reticle verification**: Confirm particle fully removed\n2. **Wafer disposition**: Identify all wafers exposed before removal\n3. **Additional inspection**: Check for other particles on reticle\n4. **Reticle re-qualification**: Full reticle inspection before use\n5. **Validation**: Expose test wafer, verify defect-free\n\n## Prevention Measures\n\n- Pre-lot reticle inspection\n- Variable defect pattern detection at fixed XY\n- Real-time reticle particle monitoring if available\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=15mm, Y=50mm. Defect appears as local resist thickness variation creating CD shift. Same location all wafers. Resist profile shows thin spot at defect location.\n\nProcess Context: LITH-TEL-20 coat track. Spin coating with EBR. Defect location near EBR zone. EBR nozzle position: 3mm from edge. Same resist batch throughout.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent splash creating local thin spot\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed location issue\n- Near EBR zone = EBR process involvement\n- Thin spot = solvent interaction with resist\n- Fixed pattern = consistent EBR splash location\n\n**Root Cause Determination**: EBR nozzle creating consistent solvent splash that lands at X=15, Y=50, partially dissolving resist and creating thin spot.\n\n## Corrective Actions\n\n1. **EBR optimization**: Adjust EBR parameters to prevent splash\n2. **Nozzle position**: Optimize nozzle distance and angle\n3. **Flow rate adjustment**: Reduce EBR flow rate if excessive\n4. **Splash guard**: Consider splash suppression modifications\n5. **Validation**: Coat test wafer, verify uniform thickness at location\n\n## Prevention Measures\n\n- EBR splash pattern characterization\n- Resist thickness uniformity monitoring\n- EBR parameter optimization for each resist\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=60mm, Y=-10mm. Metallic contamination (Cu per EDX). Same XY only on wafers processed in afternoon shift. Morning shift wafers clean at this location. 9% yield loss.\n\nProcess Context: PVD-AMAT-12 barrier deposition. Afternoon shift uses different preventive maintenance schedule. Morning shift ran Cu-free recipe before barrier. Afternoon shift ran Cu deposition before barrier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cu cross-contamination from previous afternoon recipe\n\n**Correlation Reasoning**:\n- Afternoon only = shift-specific process history\n- Morning clean = different prior recipe\n- Cu contamination = Cu process residue\n- Afternoon shift ran Cu before barrier = contamination source\n\n**Root Cause Determination**: Cu deposition before barrier in afternoon shift leaves Cu residue at X=60, Y=-10 that transfers to barrier deposition wafers.\n\n## Corrective Actions\n\n1. **Process sequencing**: Avoid Cu recipe immediately before barrier\n2. **Chamber clean**: Add purge/clean between Cu and barrier\n3. **Dedicated chamber**: Consider Cu-only chamber assignment\n4. **Contamination removal**: Clean chamber of Cu residue\n5. **Validation**: Verify Cu-free barrier after sequence change\n\n## Prevention Measures\n\n- Recipe sequencing rules (Cu isolation)\n- Cross-contamination risk assessment\n- Process history tracking per chamber\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-20mm, Y=-55mm. Defects are micro-voids in metal fill. Same location on all wafers. Void location corresponds to specific via array in test structure.\n\nProcess Context: ECP-LAM-05 copper plating. Via array test structure has 0.1um vias at 1:1 pitch. High aspect ratio: 8:1. No other via types affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ECP process marginal for high-AR via array at specific location\n\n**Correlation Reasoning**:\n- Same XY = specific test structure location\n- Only high-AR 0.1um vias affected = structure-specific\n- Other via types clean = not global ECP issue\n- Via array with dense pitch = mass transport limited\n\n**Root Cause Determination**: ECP process is marginal for filling 0.1um vias at 8:1 AR with 1:1 pitch at location X=-20, Y=-55 where local current distribution or mass transport is suboptimal.\n\n## Corrective Actions\n\n1. **Local analysis**: Study current/flow at affected location\n2. **Recipe optimization**: Adjust ECP for high-AR arrays\n3. **Additives review**: Optimize leveler/suppressor for AR\n4. **Current distribution**: Improve uniformity at affected area\n5. **Validation**: Cross-section via array at affected location\n\n## Prevention Measures\n\n- High-AR via array monitoring\n- Pattern-aware ECP process development\n- Test structure fill verification\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=30mm, Y=40mm. Defect count increasing over time - lot 1 had 10 defects, lot 5 had 50 defects at same location. Progressive degradation pattern.\n\nProcess Context: ETCH-AMAT-14 metal etch. Chamber at 3,500 RF-hours. Affected location corresponds to chamber wall position. Defect count trend correlating with RF-hours accumulation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive chamber wall buildup at specific location\n\n**Correlation Reasoning**:\n- Same XY with increasing count = progressive degradation\n- Correlates with RF-hours = chamber aging effect\n- Location matches chamber wall = wall deposit source\n- Progressive = accumulating contamination\n\n**Root Cause Determination**: Chamber wall at position corresponding to X=30, Y=40 has accumulating metal etch byproduct deposit that increasingly flakes particles onto wafers.\n\n## Corrective Actions\n\n1. **Chamber inspection**: Examine wall at affected position\n2. **Wet clean**: Perform wet clean to remove wall deposits\n3. **Wall liner**: Consider wall liner installation\n4. **Deposit monitoring**: Track wall condition vs RF-hours\n5. **Validation**: Verify particle count stabilized after clean\n\n## Prevention Measures\n\n- Progressive defect pattern detection\n- Chamber clean scheduling based on defect trend\n- Wall condition monitoring\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-10mm, Y=30mm. Same location on wafers 1-15. Wafers 16-25 have defect at different location X=10mm, Y=-30mm. Two distinct defect locations in same lot.\n\nProcess Context: LITH-ASML-15 scanner. Reticle cleaned at wafer 15. Different particle landed after reticle re-install. Two particles, two locations, same lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sequential reticle contamination events\n\n**Correlation Reasoning**:\n- Wafers 1-15 at location A, 16-25 at location B\n- Reticle cleaned at wafer 15 = transition point\n- New particle after cleaning = re-contamination\n- Same lot, different locations = two separate particle events\n\n**Root Cause Determination**: First particle at X=-10, Y=30 removed at wafer 15, but second particle landed at X=10, Y=-30 during reticle re-installation.\n\n## Corrective Actions\n\n1. **Reticle inspection**: Full inspection for current state\n2. **Handling review**: How did particle land during re-install?\n3. **Clean environment**: Verify reticle handling environment cleanliness\n4. **Re-install procedure**: Improve reticle handling protocol\n5. **Validation**: Verify particle-free reticle\n\n## Prevention Measures\n\n- Post-install reticle verification\n- Reticle handling environment control\n- Particle event tracking per reticle operation\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=45mm, Y=15mm. Defects are thermal damage type in silicon. Same location all wafers. Damage correlates with specific lamp zone in RTP.\n\nProcess Context: ANNEAL-TEL-08 RTP anneal. Spike anneal to 1050C. Affected location under specific lamp. Lamp bank recently relamped. One lamp showing higher output.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Single lamp over-output causing localized overheating\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed lamp position\n- Thermal damage = excessive temperature\n- Lamp location matches defect position\n- Lamp recently replaced with higher output = over-temperature source\n\n**Root Cause Determination**: Replacement lamp at position corresponding to X=45, Y=15 has higher output than specified, causing localized over-temperature and silicon damage.\n\n## Corrective Actions\n\n1. **Lamp verification**: Check lamp output at affected position\n2. **Lamp replacement**: Replace with properly specified lamp\n3. **Output calibration**: Verify all lamp outputs balanced\n4. **Temperature mapping**: Run TC wafer to verify uniformity\n5. **Validation**: Anneal test wafer, verify no thermal damage\n\n## Prevention Measures\n\n- Post-relamp output verification\n- Lamp output specification compliance check\n- Localized thermal damage monitoring\n\n**Severity**: Critical\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-50mm, Y=-20mm. Particle defects only on wafers with product-A. Product-B wafers (same lot, same tools) clean at this location. Same reticle used for both products.\n\nProcess Context: Product-A has dense metal pattern at affected location. Product-B has isolated pattern at same location. Same lithography and etch processes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dense pattern loading effect at specific location\n\n**Correlation Reasoning**:\n- Product-A (dense) affected, Product-B (isolated) clean\n- Same location = position-specific\n- Same reticle = NOT reticle issue\n- Pattern density difference = loading effect\n\n**Root Cause Determination**: Dense metal pattern at X=-50, Y=-20 on product-A creates local etch loading effect that generates particles or residue, while isolated pattern on product-B does not.\n\n## Corrective Actions\n\n1. **Etch analysis**: Study loading effect at affected location\n2. **Recipe tuning**: Optimize etch for dense pattern areas\n3. **Over-etch adjustment**: Additional over-etch for dense regions\n4. **Clean step**: Add post-etch clean targeting residue\n5. **Validation**: Process product-A, verify clean at affected location\n\n## Prevention Measures\n\n- Pattern density aware etch development\n- Product-specific defect correlation\n- Dense pattern monitoring locations\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=20mm, Y=-45mm. Same XY but defect appears and disappears across wafers in lot - wafers 1,3,5,7 affected, wafers 2,4,6,8 clean (alternating pattern).\n\nProcess Context: Dual-chamber processing tool. Odd wafers through chamber-A, even wafers through chamber-B. Defect correlates perfectly with chamber-A processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber-A contamination at specific location\n\n**Correlation Reasoning**:\n- Alternating pattern odd/even = chamber assignment\n- Odd wafers (chamber-A) affected\n- Even wafers (chamber-B) clean\n- Same XY = fixed location in chamber-A\n\n**Root Cause Determination**: Chamber-A has localized contamination at position X=20, Y=-45 that transfers to odd-numbered wafers routed through that chamber.\n\n## Corrective Actions\n\n1. **Chamber-A inspection**: Examine location X=20, Y=-45 in chamber\n2. **Contamination cleaning**: Clean affected area\n3. **Chamber comparison**: Compare chamber-A to chamber-B condition\n4. **Source identification**: Determine contamination origin\n5. **Validation**: Test wafers through chamber-A after cleaning\n\n## Prevention Measures\n\n- Chamber-specific defect correlation\n- Multi-chamber tool uniformity monitoring\n- Alternating pattern defect detection\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=55mm, Y=55mm (near corner). Defects are oxide thinning type. Same corner location on all wafers. Affects quarter of wafers in furnace boat consistently.\n\nProcess Context: FURNACE-TEL-07 oxide growth. Boat positions 1-6 always show defect. Positions 7-25 clean. Positions 1-6 are closest to furnace door during load/unload.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace door proximity causing thermal non-uniformity\n\n**Correlation Reasoning**:\n- Positions 1-6 affected = door-end positions\n- Same corner XY = consistent geometry effect\n- Door proximity = thermal exposure during load/unload\n- Oxide thinning = temperature-related growth variation\n\n**Root Cause Determination**: Boat positions 1-6 near furnace door experience temperature perturbation during load/unload, affecting oxide growth at wafer corner closest to door.\n\n## Corrective Actions\n\n1. **Door seal check**: Verify furnace door seal condition\n2. **Load procedure**: Optimize load/unload speed\n3. **Boat positioning**: Move production wafers away from door\n4. **Dummy wafers**: Use dummy wafers in positions 1-6\n5. **Validation**: Verify uniform oxide in positions 7-25\n\n## Prevention Measures\n\n- Avoid door-end positions for production\n- Door seal maintenance\n- Position-specific oxide monitoring\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-30mm, Y=45mm. Defect type: photoresist residue after develop. Same location all wafers. Residue correlates with specific developer nozzle position.\n\nProcess Context: LITH-TEL-22 develop track. Multi-nozzle developer. Nozzle-3 position matches defect XY. Nozzle-3 recently replaced. Other nozzles original.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New nozzle-3 flow rate or pattern issue\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed nozzle position\n- Nozzle-3 location matches defect = nozzle-specific\n- Nozzle-3 recently replaced = recent change\n- Resist residue = developer delivery issue\n\n**Root Cause Determination**: Replacement nozzle-3 has different flow rate or spray pattern, creating developer deficit at X=-30, Y=45 resulting in incomplete development.\n\n## Corrective Actions\n\n1. **Nozzle verification**: Check nozzle-3 flow rate vs spec\n2. **Pattern comparison**: Compare spray pattern to other nozzles\n3. **Nozzle replacement**: Replace with verified nozzle if off-spec\n4. **Calibration**: Verify nozzle flow calibration\n5. **Validation**: Develop test wafer, verify clean at affected location\n\n## Prevention Measures\n\n- Nozzle flow verification after replacement\n- Multi-nozzle spray pattern qualification\n- Post-replacement develop uniformity check\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=35mm, Y=-35mm. Defects appear as hillock formation in aluminum. Same location all wafers. Al film shows stress relief features only at this location.\n\nProcess Context: PVD-AMAT-13 aluminum deposition. Temperature: 350C. Affected location over pedestal heater zone boundary. Dual-zone heated pedestal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pedestal heater zone boundary creating thermal stress\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed position\n- Over heater zone boundary = thermal discontinuity\n- Hillock = thermal stress relief in Al\n- Dual-zone pedestal = zone boundary effect\n\n**Root Cause Determination**: Pedestal heater zone boundary at X=35, Y=-35 creates temperature step during deposition, inducing thermal stress that forms hillocks in aluminum.\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify zone boundary temperature profile\n2. **Zone balancing**: Optimize zone setpoints for uniform temperature\n3. **Transition smoothing**: Implement gradual zone transition\n4. **Process temperature**: Consider lower deposition temperature\n5. **Validation**: Deposit test film, verify no hillocks\n\n## Prevention Measures\n\n- Zone boundary temperature monitoring\n- Pedestal uniformity specification\n- Hillock monitoring at zone boundaries\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-15mm, Y=60mm. Defects are etch striations creating CD variation. Same location all wafers. Striation direction indicates gas flow pattern.\n\nProcess Context: ETCH-LAM-18 poly etch. Gas injection from single point. Defect location in gas flow path from inlet. Striation aligned with flow direction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform gas flow creating etch striations\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed position in flow pattern\n- Striation aligned with flow = gas dynamics issue\n- Single point gas injection = flow pattern source\n- CD variation = etch rate variation along flow\n\n**Root Cause Determination**: Single-point gas injection creates flow jet that causes localized etch rate striations at X=-15, Y=60 in the direct flow path.\n\n## Corrective Actions\n\n1. **Flow analysis**: Model gas flow pattern in chamber\n2. **Baffle installation**: Add gas distribution baffle\n3. **Multi-point injection**: Consider distributed gas injection\n4. **Pressure adjustment**: Modify chamber pressure for better mixing\n5. **Validation**: Etch test wafer, verify no striations\n\n## Prevention Measures\n\n- Gas flow uniformity verification\n- Striation pattern detection\n- Flow-related defect correlation\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=40mm, Y=0mm. Defects are surface pitting in exposed silicon. Same location only on wafers with >4hr queue time before etch. Fresh wafers clean at this location.\n\nProcess Context: Native oxide etch before contact metal. Wafers with queue time >4hr develop native oxide. Affected location corresponds to highest Si exposure in pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized native oxide regrowth affecting etch quality\n\n**Correlation Reasoning**:\n- Only wafers with >4hr queue = time-dependent oxide growth\n- Fresh wafers clean = no oxide issue\n- Highest Si exposure location = most native oxide growth\n- Surface pitting = oxide breakthrough damage\n\n**Root Cause Determination**: Extended queue time allows native oxide regrowth, particularly at X=40, Y=0 where pattern has maximum Si exposure, causing pitting during subsequent etch.\n\n## Corrective Actions\n\n1. **Q-time control**: Enforce <4hr queue time limit\n2. **Pre-clean addition**: Add native oxide removal for long Q-time wafers\n3. **Process optimization**: Optimize etch for native oxide tolerance\n4. **WIP management**: Prioritize wafer flow to minimize queue\n5. **Validation**: Verify clean etch within Q-time limit\n\n## Prevention Measures\n\n- Q-time monitoring with alerts\n- Q-time based process routing\n- Native oxide sensitive location tracking\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=25mm, Y=25mm. Defect only appears on wafers where lot W2024-6543 preceded in same chamber. Other lots as predecessor show no defect at this location.\n\nProcess Context: CVD-AMAT-15 multi-product chamber. Lot W2024-6543 is experimental high-stress film. Regular products follow without chamber clean between lots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from experimental high-stress film lot\n\n**Correlation Reasoning**:\n- Only when lot W2024-6543 precedes = lot-specific contamination\n- Other predecessor lots clean = specific lot issue\n- High-stress film = unusual process residue\n- No clean between lots = contamination transfer\n\n**Root Cause Determination**: Experimental high-stress film from lot W2024-6543 leaves residue at X=25, Y=25 that affects subsequent lots when no chamber clean is performed.\n\n## Corrective Actions\n\n1. **Chamber clean**: Add chamber clean after experimental lots\n2. **Lot segregation**: Schedule experimental lots at end of shift\n3. **Residue identification**: Analyze residue composition\n4. **Clean validation**: Verify clean removes experimental residue\n5. **Process rules**: Establish experimental lot handling rules\n\n## Prevention Measures\n\n- Experimental lot flagging system\n- Mandatory clean after experimental processes\n- Predecessor lot defect correlation\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-40mm, Y=-40mm. Defects are Cu voiding in damascene trenches. Same location correlates with alignment mark position. Only full-field alignments affected.\n\nProcess Context: CMP-AMAT-16 Cu CMP. Full-field alignment marks at corners. Alignment mark pattern is open area without Cu fill. CMP pressure distribution affected by pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pressure non-uniformity near alignment mark open area\n\n**Correlation Reasoning**:\n- Defect at alignment mark position = pattern effect\n- Only full-field alignment = mark location specific\n- Open area without Cu = pressure distribution change\n- Cu voiding nearby = over-polish from pressure concentration\n\n**Root Cause Determination**: Open alignment mark area at X=-40, Y=-40 creates local pressure concentration during CMP, causing over-polish and Cu voiding in adjacent trenches.\n\n## Corrective Actions\n\n1. **Pressure mapping**: Model pressure distribution near marks\n2. **Dummy fill**: Add dummy Cu fill around alignment marks\n3. **CMP recipe tune**: Adjust pressure for pattern variation\n4. **Mark design**: Consider different alignment mark design\n5. **Validation**: Verify no voiding after dummy fill addition\n\n## Prevention Measures\n\n- Alignment mark area CMP consideration in design rules\n- Pattern-aware CMP process development\n- Alignment mark proximity defect monitoring\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=50mm, Y=-50mm. Defects appear as local oxidation under nitride mask. Same location all wafers. Location corresponds to nitride thickness transition in film stack.\n\nProcess Context: LOCOS isolation process. Nitride mask protects active areas. Affected location has nitride step from previous patterning. Step creates local stress point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Nitride step stress allowing oxidation penetration\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed design/process location\n- Nitride thickness transition = structural weakness\n- Local oxidation = LOCOS penetration through stressed nitride\n- Stress point = oxidation pathway\n\n**Root Cause Determination**: Nitride thickness step at X=50, Y=-50 creates stress concentration that allows oxidation to penetrate under the nitride mask during LOCOS.\n\n## Corrective Actions\n\n1. **Nitride optimization**: Smooth nitride step with additional deposition\n2. **Stress reduction**: Reduce nitride stress in film\n3. **Process modification**: Lower oxidation temperature to reduce penetration\n4. **Design update**: Eliminate nitride step at critical locations\n5. **Validation**: Verify no oxidation penetration after fix\n\n## Prevention Measures\n\n- Nitride step location monitoring\n- Stress-induced oxidation characterization\n- Design rule for nitride step placement\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=0mm, Y=-55mm. Same location only on wafers with specific orientation (notch at 0 degrees). Notch at 90 degrees wafers clean at this location.\n\nProcess Context: Multiple processing steps. Wafers enter tools at different orientations depending on prior alignment. Defect correlates with 0-degree notch orientation path.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Orientation-specific contact or contamination\n\n**Correlation Reasoning**:\n- 0-degree notch affected, 90-degree clean\n- Same absolute XY = tool-specific position\n- Orientation dependent = handling or chuck contact\n- Specific path = orientation-based routing\n\n**Root Cause Determination**: Wafers with 0-degree notch orientation contact specific tool component at X=0, Y=-55 that 90-degree oriented wafers do not contact.\n\n## Corrective Actions\n\n1. **Path analysis**: Map 0-degree vs 90-degree processing paths\n2. **Contact identification**: Find component at affected position\n3. **Component repair**: Fix or clean contacting component\n4. **Clearance verification**: Ensure clearance for all orientations\n5. **Validation**: Process 0-degree wafers, verify clean\n\n## Prevention Measures\n\n- Orientation-based defect correlation\n- Multi-orientation qualification\n- Processing path mapping\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-25mm, Y=10mm. Defect appears as incomplete metal fill only in high-AR vias at this location. Low-AR vias at same location fill completely. 8% yield loss.\n\nProcess Context: ECP-LAM-07 Cu plating. High-AR vias: 10:1. Low-AR vias: 3:1. Both via types exist at defect location. Only 10:1 vias show voids.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Local mass transport limitation for high-AR vias\n\n**Correlation Reasoning**:\n- Same location, different via types = AR-dependent\n- High-AR voids, low-AR fills = mass transport issue\n- Specific XY = local current or flow deficiency\n- 10:1 AR most demanding = marginal process at location\n\n**Root Cause Determination**: Local electrolyte flow or current distribution at X=-25, Y=10 is marginally insufficient for 10:1 AR vias but adequate for less demanding 3:1 AR vias.\n\n## Corrective Actions\n\n1. **Flow analysis**: Check electrolyte flow at affected location\n2. **Current mapping**: Verify current distribution uniformity\n3. **Agitation increase**: Improve mass transport in deficient area\n4. **Process margin**: Optimize ECP for higher AR tolerance\n5. **Validation**: Cross-section high-AR vias at affected location\n\n## Prevention Measures\n\n- High-AR via specific process monitoring\n- Location-based fill quality tracking\n- AR-aware ECP process development\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=15mm, Y=-30mm. Defects only appear after lot has been in stocker >8hrs. Lots processed within 4hrs of stocker entry clean at this location. 7% yield loss.\n\nProcess Context: STOCKER-03 with nitrogen purge. Purge flow recently reduced for cost savings. Affected location may correlate with reduced purge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate nitrogen purge allowing oxidation in stocker\n\n**Correlation Reasoning**:\n- >8hr stocker time affected = time-dependent degradation\n- <4hr clean = short time OK\n- Purge flow reduced = inadequate protection\n- Localized defect = purge dead zone\n\n**Root Cause Determination**: Reduced nitrogen purge creates dead zone at X=15, Y=-30 where atmospheric moisture reaches wafers during extended stocker time, causing localized oxidation or contamination.\n\n## Corrective Actions\n\n1. **Purge restoration**: Restore original purge flow rate\n2. **Flow mapping**: Verify purge reaches all FOUP positions\n3. **Time limit**: Enforce <8hr stocker time until fixed\n4. **Dead zone elimination**: Optimize purge distribution\n5. **Validation**: Test extended stocker time with restored purge\n\n## Prevention Measures\n\n- Purge flow monitoring\n- Stocker time tracking with alerts\n- Change management for purge modifications\n\n**Severity**: Major\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at 3 o'clock position on wafer edge, consistent across all 25 wafers in lot. Defect position is FIXED regardless of wafer notch orientation. Yield loss 4.2%.\n\nProcess Context: Tool ID LITH-TEL-05, Recipe ADV_LITHO_7NM. Recent track maintenance 3 days ago. Notch alignment appears normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Single-point contamination on chuck edge at 3 o'clock position\n\n**Evidence**:\n- Fixed position regardless of notch orientation indicates POST-alignment contamination source\n- If contamination were pre-existing on wafers, defect position would rotate with notch\n- Consistent 3 o'clock position across all wafers confirms chuck-related origin\n- Recent track maintenance may have introduced particle at specific chuck location\n\n## Corrective Actions\n\n1. Inspect chuck edge at 3 o'clock position under high-magnification microscope\n2. Clean chuck edge with approved IPA wipe procedure focusing on contamination site\n3. Run bare silicon qualification wafer to verify contamination removal\n4. Check maintenance procedure compliance - verify no residue from O-ring or gasket replacement\n5. Validate with particle wafer (PWP) before returning to production\n\n## Prevention Measures\n\n- Add chuck edge visual inspection to post-PM checklist\n- Implement 4-point edge inspection (12, 3, 6, 9 o'clock) after any maintenance\n- Deploy edge-specific defect monitoring with clock position tracking in FDC\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss, localized to edge die only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects consistently appearing at notch position (6 o'clock) on 18 wafers. Defect position ROTATES with wafer orientation - always at notch. Small scratches visible under SEM review.\n\nProcess Context: Tool ID HANDLER-BROOKS-03, upstream from LITH-ASML-02. Handler processed 15,000 wafers since last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder mechanism contact damage - worn or contaminated notch alignment sensor causing physical contact\n\n**Evidence**:\n- Defects rotate with wafer orientation = PRE-alignment issue at notch finder\n- Scratches at notch indicate mechanical contact during orientation detection\n- 15,000 wafers since PM suggests wear on notch finder mechanism\n- Brooks handler notch finder uses optical + mechanical pre-alignment that can cause contact if misaligned\n\n## Corrective Actions\n\n1. Stop handler immediately - notch finder causing physical wafer damage\n2. Inspect notch finder sensor assembly for debris, misalignment, or worn components\n3. Verify notch finder gap specification (typically 0.5-1.0mm clearance)\n4. Check notch finder calibration: alignment accuracy spec \u00b10.1\u00b0\n5. Replace notch finder if mechanical wear detected on contact surfaces\n6. Run 10 qualification wafers with post-process edge inspection\n\n## Prevention Measures\n\n- Reduce notch finder PM interval from 15,000 to 10,000 wafer passes\n- Add notch-position defect monitoring to handler SPC\n- Implement wafer count-based predictive maintenance trigger\n\n**Severity**: High - physical wafer damage\n**Yield Impact**: 3.8% yield loss, plus risk of downstream contamination from particles"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist defect at 9 o'clock edge position, appears as incomplete resist coverage. Affects 12 wafers from single lot. Position is fixed on chuck, not rotating with notch.\n\nProcess Context: Tool ID COAT-TEL-08, Recipe EBR_STD_35MM. EBR (Edge Bead Removal) step suspected. No recent maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized EBR nozzle failure - partial clog or misalignment at 9 o'clock position\n\n**Evidence**:\n- Incomplete resist coverage at fixed edge position indicates EBR dispensing issue\n- Fixed position on chuck (not rotating) confirms tool-side origin\n- Single EBR nozzle typically services specific angular range during wafer rotation\n- No recent maintenance means gradual nozzle degradation likely\n\n## Corrective Actions\n\n1. Inspect EBR nozzle assembly - check for partial clog or solvent crystallization\n2. Verify EBR nozzle position specification: \u00b10.3mm from wafer edge\n3. Check EBR solvent flow rate at 9 o'clock position nozzle\n4. Clean or replace affected EBR nozzle\n5. Verify EBR arm positioning motor calibration\n6. Run coat uniformity test wafer with edge bead measurement\n\n## Prevention Measures\n\n- Add EBR nozzle flow verification to daily qual routine\n- Implement nozzle purge sequence between lots\n- Track EBR performance by angular position in FDC\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - edge die only affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Mechanical scratches at 12 o'clock edge position on wafers 5, 10, 15, 20, 25 from lot of 25. Pattern suggests every 5th wafer affected. Scratches are 2-3mm long, radial orientation.\n\nProcess Context: Tool ID HANDLER-YASKAWA-02. Robot arm services 5-wafer cassette positions. Scratches appeared after robot teach point update.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm contact at specific cassette slot - teach point error at position 5 causing edge contact\n\n**Evidence**:\n- Every 5th wafer pattern (5, 10, 15, 20, 25) correlates to specific cassette slot position\n- Scratches at fixed 12 o'clock indicate robot arm contact during pick/place\n- Issue appeared after teach point update confirms programming error\n- Radial scratch orientation consistent with robot arm approach angle\n\n## Corrective Actions\n\n1. Immediately halt robot operations on cassette slot 5\n2. Review teach point update - compare current vs previous values for slot 5\n3. Verify robot arm clearance at slot 5 position using laser measurement\n4. Correct teach point: ensure minimum 1mm edge clearance at all approach angles\n5. Re-teach slot 5 with proper clearance verification\n6. Run dummy wafer validation through slot 5 with edge inspection\n\n## Prevention Measures\n\n- Require edge clearance verification after any teach point modification\n- Implement dual-sign-off for robot teach point changes\n- Add per-slot wafer edge inspection to qual routine\n\n**Severity**: High - mechanical damage pattern\n**Yield Impact**: 4.5% yield loss (20% of wafers severely impacted at edge)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pin marks at three positions (2, 6, 10 o'clock) on wafer edge, consistent triangular pattern. Affects all 25 wafers in lot. Marks appear as small circular impressions 0.5mm diameter.\n\nProcess Context: Tool ID LITH-TEL-05, lift pin assembly. Pins show 8,500 RF-hours. Pattern appeared gradually over last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler lift pin wear causing excessive wafer contact - pins extending beyond specification height\n\n**Evidence**:\n- Triangular pattern at 2, 6, 10 o'clock matches standard 3-pin lift configuration\n- Circular impressions indicate pin tip contact/pressure on wafer backside\n- 8,500 RF-hours approaches typical lift pin replacement interval (10,000 hours)\n- Gradual onset suggests progressive pin wear or contamination buildup\n\n## Corrective Actions\n\n1. Measure lift pin heights - spec per vendor (typically \u00b10.05mm)\n2. Inspect pin tips for wear, contamination, or ceramic chipping\n3. Verify pin retraction depth - pins must fully retract below chuck surface\n4. Replace lift pin assembly if any pin out of spec\n5. Check lift pin actuation pressure - excessive pressure causes over-extension\n6. Run qualification with backside inspection at pin contact points\n\n## Prevention Measures\n\n- Set lift pin replacement PM at 8,000 RF-hours (preventive)\n- Add lift pin height verification to weekly PM checklist\n- Implement lift pin position sensor monitoring in FDC\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss - edge die at three positions affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects at 7 o'clock position ONLY on recipe METAL_HARD_MASK, not on other recipes run on same tool. 15 wafers affected, 3.5% yield loss. Other recipes on same chuck show no edge issues.\n\nProcess Context: Tool ID ETCH-LAM-12. METAL_HARD_MASK recipe uses higher bias power (800W vs 400W standard). Chuck edge ring replaced 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge effect - high bias power causing localized plasma non-uniformity at 7 o'clock position due to edge ring gap or seating issue\n\n**Evidence**:\n- Recipe-specific occurrence rules out general chuck contamination\n- High bias power (800W) amplifies any edge ring gap asymmetry\n- Recent edge ring replacement may have introduced seating issue at 7 o'clock\n- Lower power recipes (400W) don't generate sufficient field to expose the gap\n\n## Corrective Actions\n\n1. Inspect edge ring seating at 7 o'clock position - check for gap or debris\n2. Verify edge ring torque at all clamp positions (spec: 2.5 Nm \u00b10.2)\n3. Check edge ring flatness - spec <0.1mm deviation\n4. Run plasma uniformity test at 800W to map asymmetry\n5. Reseat or replace edge ring if gap detected\n6. Validate with METAL_HARD_MASK recipe qual wafers\n\n## Prevention Measures\n\n- Add plasma uniformity test at max bias power to edge ring replacement PM\n- Implement recipe-specific edge defect tracking in SPC\n- Document edge ring torque values at each clamp position during PM\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on high-power recipes only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized particles at 4-5 o'clock sector on wafer edge, approximately 30\u00b0 arc affected. Particles are metallic per EDX analysis (Al signature). 22 wafers in lot, first 10 clean, last 12 affected.\n\nProcess Context: Tool ID LITH-ASML-02. Chamber opened for reticle change between wafer 10 and 11. Reticle handler arm operates at 4 o'clock position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle handler arm contamination - Al particles shed from handler mechanism during reticle exchange\n\n**Evidence**:\n- Clear correlation: first 10 wafers clean, contamination started after reticle change\n- Al signature indicates mechanical wear from handler components (Al alloy common in handlers)\n- 4-5 o'clock sector matches reticle handler arm operating position\n- Chamber opening allowed particles to deposit on chuck edge in handler path\n\n## Corrective Actions\n\n1. Inspect reticle handler arm for wear at bearing and guide surfaces\n2. Check handler arm coating integrity - Al substrate exposure indicates coating failure\n3. Clean chamber and chuck surface at 4-5 o'clock sector\n4. Replace worn handler components showing Al exposure\n5. Perform particle qual (PWP) before returning to production\n6. Implement post-reticle-change purge and mini-clean sequence\n\n## Prevention Measures\n\n- Add handler arm visual inspection to reticle change procedure\n- Implement particle monitoring after every reticle exchange\n- Set handler arm coating replacement PM interval based on reticle exchanges (not time)\n\n**Severity**: High - metallic contamination risk\n**Yield Impact**: 4.8% yield loss, plus cross-contamination risk to subsequent lots"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Crescent-shaped defect at wafer edge, 11 o'clock position. Defect appears as resist thinning over ~15mm arc. Consistent on all 25 wafers. Pattern does NOT rotate with notch position.\n\nProcess Context: Tool ID COAT-TEL-03, spin coat with EBR. EBR uses 4-nozzle design. Recent solvent change from supplier A to supplier B.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle flow imbalance due to solvent viscosity difference - new supplier solvent affecting one of four EBR nozzles\n\n**Evidence**:\n- Fixed position (not rotating with notch) confirms tool-side EBR issue\n- Crescent/arc shape consistent with one EBR nozzle coverage zone (90\u00b0 per nozzle \u00f7 4 nozzles)\n- 11 o'clock position corresponds to Nozzle 1 coverage sector\n- Solvent change correlates with defect onset - viscosity difference affects flow rate\n\n## Corrective Actions\n\n1. Measure flow rate from each of 4 EBR nozzles independently\n2. Compare solvent B viscosity to solvent A specification\n3. Adjust EBR pump pressure for Nozzle 1 if flow rate below spec\n4. If solvent viscosity out of spec, revert to qualified supplier or adjust recipe parameters\n5. Verify EBR coverage uniformity with edge bead measurement at 4 quadrants\n6. Run coat qual wafers with full edge inspection\n\n## Prevention Measures\n\n- Require incoming solvent viscosity verification before use\n- Add 4-quadrant EBR uniformity check to solvent qualification\n- Implement flow rate monitoring per nozzle in FDC\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss - resist edge uniformity issue"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Sharp scratch at 8 o'clock edge, single linear defect ~5mm long oriented tangentially. Affects wafers 1, 2, 3 from FOUP-A only. FOUP-B and FOUP-C from same lot are clean.\n\nProcess Context: Tool ID HANDLER-BROOKS-01. Both FOUPs processed through same handler. FOUP-A is 6 months old, FOUP-B and C are new.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A internal damage - worn or damaged wafer support at 8 o'clock causing edge contact\n\n**Evidence**:\n- FOUP-specific issue: only FOUP-A affected, same handler processed all\n- Top slots (1, 2, 3) suggests FOUP lid or upper support damage\n- 6-month old FOUP may have accumulated wear at support features\n- Tangential scratch orientation consistent with wafer rotation during load/unload\n- New FOUPs (B, C) show no issue = not handler-related\n\n## Corrective Actions\n\n1. Immediately quarantine FOUP-A - do not use for production\n2. Inspect FOUP-A internal surfaces at 8 o'clock position, especially slots 1-3\n3. Check wafer support fingers and retaining features for wear or debris\n4. Inspect FOUP door seal and latching mechanism for misalignment\n5. Either repair or retire FOUP-A based on damage assessment\n6. Implement FOUP incoming inspection before re-qualifying\n\n## Prevention Measures\n\n- Set FOUP retirement policy at 6-month or 10,000 wafer cycles (whichever first)\n- Add monthly visual inspection of high-use FOUPs\n- Track FOUP-specific defect signatures in lot genealogy system\n\n**Severity**: High - physical wafer damage\n**Yield Impact**: 5.2% yield loss on FOUP-A wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist splash defects at 1 o'clock edge position. Splash pattern indicates droplet impact. Appears on 8 of 25 wafers, randomly distributed in lot, not sequential.\n\nProcess Context: Tool ID COAT-TEL-08. EBR dispense arm at 1 o'clock. Random occurrence suggests intermittent issue. No recipe changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent EBR nozzle drip - solvent residue dripping from nozzle during idle, splashing on wafers during subsequent coat\n\n**Evidence**:\n- 1 o'clock position matches EBR nozzle home position\n- Random (non-sequential) occurrence indicates drip accumulates, then releases\n- Splash pattern confirms liquid droplet impact\n- Intermittent nature suggests nozzle check valve or suckback issue\n\n## Corrective Actions\n\n1. Inspect EBR nozzle for residual solvent accumulation at tip\n2. Verify nozzle suckback function - should retract solvent after dispense\n3. Check check valve at nozzle for proper seating\n4. Clean nozzle tip and verify drip-free operation over 10 idle cycles\n5. Adjust suckback distance if insufficient (spec: 2-3mm retraction)\n6. Run coat qual batch with extended idle intervals to verify fix\n\n## Prevention Measures\n\n- Add nozzle drip check to daily startup qualification\n- Implement pre-coat nozzle purge if idle time >5 minutes\n- Monitor suckback valve actuation in maintenance log\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.1% yield loss (8 of 25 wafers with minor edge defects)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized haze at 6 o'clock edge, covering ~10mm arc. Haze appears as surface roughening under microscope. Affects Recipe A lots only, not Recipe B on same tool. Both recipes use same chuck position.\n\nProcess Context: Tool ID ETCH-LAM-07. Recipe A: higher temp (80\u00b0C chuck), Recipe B: standard temp (60\u00b0C). Defect position fixed on chuck.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal stress-induced surface damage at chuck edge hot spot - localized chuck heater non-uniformity at 80\u00b0C\n\n**Evidence**:\n- Recipe-specific to high-temp process (80\u00b0C) rules out mechanical cause\n- Fixed position on chuck indicates heater zone issue at 6 o'clock\n- Lower temp Recipe B (60\u00b0C) does not generate sufficient thermal stress to cause damage\n- Surface roughening consistent with localized overheating\n\n## Corrective Actions\n\n1. Map chuck temperature uniformity using thermal imaging or TC wafer at 80\u00b0C\n2. Check heater zone resistance at 6 o'clock sector - compare to other zones\n3. Inspect chuck surface at 6 o'clock for degradation or coating damage\n4. Repair or replace affected heater zone if >5\u00b0C deviation from setpoint\n5. Adjust heater zone calibration if software controllable\n6. Run Recipe A qual wafer with post-process edge inspection\n\n## Prevention Measures\n\n- Add thermal uniformity check to quarterly PM for high-temp recipes\n- Implement per-zone heater monitoring in FDC\n- Set temperature deviation alarm threshold at \u00b13\u00b0C per zone\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on Recipe A only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Isolated defect cluster at 10 o'clock position, ~5mm from edge. Defects appear as embedded particles. Position is CONSISTENT on tool LITH-TEL-05 but NOT on LITH-TEL-06 for same lot split.\n\nProcess Context: Both tools run identical recipe. LITH-TEL-05 has 12,000 wafers since PM, LITH-TEL-06 has 3,000 wafers since PM. Lot was split 50/50 between tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool-specific contamination on LITH-TEL-05 - accumulated particle source at 10 o'clock position from extended run without PM\n\n**Evidence**:\n- Same lot split between tools eliminates wafer-level root cause\n- LITH-TEL-05 (12,000 wafers) shows defects, LITH-TEL-06 (3,000 wafers) clean\n- 4x longer operation since PM on affected tool\n- Fixed position indicates stationary contamination source (not rotating component)\n\n## Corrective Actions\n\n1. Perform particle source investigation on LITH-TEL-05 at 10 o'clock position\n2. Inspect chuck edge, lift pins, and proximity pins in that sector\n3. Check exhaust port location - may be accumulating particles at 10 o'clock\n4. Run PWP (particle wafer program) to quantify contamination\n5. Schedule accelerated PM for LITH-TEL-05\n6. Implement chamber clean and qualification\n\n## Prevention Measures\n\n- Reduce PM interval based on wafer count (set limit at 10,000 wafers)\n- Implement position-based particle trending in SPC\n- Compare multi-tool defect signatures to identify tool-specific issues early\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on LITH-TEL-05, 0% on LITH-TEL-06"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge chipping at 2 o'clock position, small half-moon chips visible under optical microscope. Chips are 0.2-0.5mm in size. Affects 5 wafers from lot, all processed through same loadport.\n\nProcess Context: Tool ID LITH-ASML-02, Loadport 1. Loadport 2 processed wafers from same lot show no chipping. Recent FOUP opener maintenance on Loadport 1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener/loadport door mechanism causing edge contact at 2 o'clock during FOUP opening sequence\n\n**Evidence**:\n- Loadport-specific: LP1 affected, LP2 clean with same lot\n- Recent maintenance on LP1 FOUP opener correlates with defect onset\n- 2 o'clock position matches FOUP door opening path\n- Chipping indicates hard mechanical contact during door operation\n\n## Corrective Actions\n\n1. Stop Loadport 1 immediately - physical wafer damage occurring\n2. Review FOUP opener maintenance - check door alignment and clearances\n3. Verify FOUP dock position sensors and alignment pins\n4. Measure door-to-wafer clearance during opening sequence\n5. Adjust door mechanism or realign to achieve minimum 2mm clearance\n6. Run test wafer through LP1 opening sequence with video observation\n\n## Prevention Measures\n\n- Add wafer clearance verification to loadport maintenance procedure\n- Require edge inspection qualification after any loadport maintenance\n- Implement FOUP opener position monitoring sensors\n\n**Severity**: Critical - physical edge damage causing chips\n**Yield Impact**: 6.5% yield loss plus potential for particle generation from chips"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Watermark-like stains at 5 o'clock edge position. Stains appear as circular rings 1-2mm diameter. Only on wafers that went through rinse step. Pattern does not rotate with notch.\n\nProcess Context: Tool ID WET-DNS-03, rinse/dry module. DI water flow recently optimized for water conservation. 5 o'clock position near water drain outlet.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete rinse drying at drain proximity - reduced DI water flow causing localized drying during active drain\n\n**Evidence**:\n- Rinse-step specific confirms wet process origin\n- 5 o'clock position near drain outlet indicates flow dynamics issue\n- Recent flow optimization (reduction) correlates with defect onset\n- Watermarks indicate water evaporated before proper IPA dry or spin dry\n- Fixed position (not rotating) confirms tool geometry cause\n\n## Corrective Actions\n\n1. Restore original DI water flow rate for rinse step\n2. Verify drain timing - ensure drain doesn't start until spin dry begins\n3. Adjust rinse nozzle coverage to ensure 5 o'clock sector fully wetted\n4. Increase spin speed or duration to ensure complete water removal before evaporation\n5. Verify IPA vapor dry coverage if equipped\n6. Run rinse qual with watermark inspection at drain-side edge\n\n## Prevention Measures\n\n- Require edge defect qual before any flow rate process change\n- Add drain-side edge inspection to recipe qualification\n- Monitor DI water flow rate in FDC with minimum threshold\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.5% yield loss - cosmetic to minor yield impact depending on layer"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized scratches at 9 o'clock edge, oriented radially (from edge toward center). 3-4mm long scratches. Appears only on wafers processed after lot changeover. First lot of day affected.\n\nProcess Context: Tool ID HANDLER-BROOKS-03. Handler idle overnight. First lot in morning shows scratches, subsequent lots clean. Cold start condition suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm thermal contraction overnight causing slight position shift - cold start misalignment at 9 o'clock approach angle\n\n**Evidence**:\n- First lot of day affected, subsequent lots clean = thermal issue\n- Overnight idle allows robot arm to reach ambient temperature\n- Subsequent lots clean as robot warms and returns to calibrated position\n- Radial scratch orientation matches robot approach vector at 9 o'clock\n\n## Corrective Actions\n\n1. Implement robot warm-up routine before first production lot\n2. Run 3-5 dummy wafers through handler after overnight idle\n3. Verify robot teach points are qualified at both cold and warm states\n4. Consider installing robot arm heater for thermal stability\n5. Adjust teach point at 9 o'clock to account for cold-state position shift\n6. Validate with first-lot-of-day wafer inspection protocol\n\n## Prevention Measures\n\n- Add mandatory warm-up sequence to morning startup procedure\n- Track first-lot defect rate as cold-start quality metric\n- Implement temperature monitoring on robot arm with position compensation\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on first lot only, 0% on subsequent lots"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Polymer residue at 3 o'clock edge position after etch. Residue appears as brown discoloration on 20mm arc. All wafers in lot affected. Residue confirmed by FTIR as etch polymer.\n\nProcess Context: Tool ID ETCH-LAM-09, polymer-generating etch recipe. Edge purge gas supposedly protects edge. Recent edge purge flow sensor replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge purge gas failure at 3 o'clock - replaced flow sensor calibrated incorrectly causing insufficient purge flow at one position\n\n**Evidence**:\n- Polymer residue at edge despite edge purge indicates purge failure\n- 3 o'clock localized issue suggests one of multiple purge zones failed\n- Recent sensor replacement correlates with defect onset\n- All wafers affected confirms persistent (not intermittent) purge issue\n\n## Corrective Actions\n\n1. Verify edge purge flow sensor calibration - compare readings to mass flow reference\n2. Check actual purge flow at 3 o'clock position using flow meter\n3. Recalibrate or replace flow sensor if reading incorrectly\n4. Verify purge gas distribution to all edge zones\n5. Clean affected wafers with appropriate ash/strip recipe\n6. Run etch qual with post-etch edge inspection at all clock positions\n\n## Prevention Measures\n\n- Add per-zone purge flow verification to sensor replacement PM\n- Implement edge purge flow monitoring with per-zone alarms in FDC\n- Require polymer residue inspection as part of edge purge qualification\n\n**Severity**: Medium-High\n**Yield Impact**: 3.8% yield loss, plus potential for residue-related defects in subsequent layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Small pits at 12 o'clock edge, appearing as surface voids 50-100\u03bcm diameter. SEM shows pit morphology consistent with bubble collapse. Affects high-temp dep recipes only.\n\nProcess Context: Tool ID DEP-AMAT-04, CVD chamber. High-temp recipe at 450\u00b0C. 12 o'clock position near He backside cooling inlet. Low-temp recipes unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized He backside cooling gas bubble at 12 o'clock - gas leak at cooling inlet creating trapped gas that expands at high temperature\n\n**Evidence**:\n- High-temp specific (450\u00b0C) suggests thermal expansion mechanism\n- 12 o'clock position at He cooling inlet identifies gas supply as source\n- Pit morphology from bubble collapse indicates trapped gas expansion and release\n- Low-temp recipes don't generate sufficient thermal energy to expand trapped gas\n\n## Corrective Actions\n\n1. Inspect He backside cooling inlet at 12 o'clock for seal integrity\n2. Check He supply line for leaks near chuck connection\n3. Verify He flow rate and distribution uniformity\n4. Replace inlet seal if degraded (O-ring or VCR fitting)\n5. Perform He leak check using sniffer at 12 o'clock position\n6. Run high-temp qual with post-dep surface inspection\n\n## Prevention Measures\n\n- Add He inlet seal inspection to PM checklist\n- Implement He flow uniformity monitoring\n- Set He leak rate limit at <1E-9 atm-cc/sec at all inlet positions\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on high-temp recipes, 0% on low-temp"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects at 7 o'clock on odd-numbered slots only (1, 3, 5, etc.). Even slots (2, 4, 6, etc.) clean. Defects are small particles embedded in resist.\n\nProcess Context: Tool ID COAT-TEL-06. Cassette uses alternating slot orientation. Odd slots face one direction, even slots face opposite. Spin coater cup at 7 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin coater cup splash-back onto odd-slot wafers - cup contamination splashes onto wafers facing specific direction during load\n\n**Evidence**:\n- Odd-slot only pattern correlates with wafer orientation in cassette\n- Odd slots face toward spin cup at 7 o'clock during load\n- Particles embedded in resist indicates contamination during or just before coat\n- Even slots face away from cup, protected from splash\n\n## Corrective Actions\n\n1. Inspect spin coater cup for accumulated resist residue\n2. Clean cup thoroughly focusing on 7 o'clock inner surface\n3. Check cup exhaust - blocked exhaust causes splash accumulation\n4. Verify cup drain is clear and functioning\n5. Adjust wafer load position to minimize cup exposure during placement\n6. Run coat qual with alternating slot inspection\n\n## Prevention Measures\n\n- Increase cup cleaning frequency based on wafer count\n- Add cup visual inspection to daily qual\n- Implement cup residue sensor or inspection camera\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.8% yield loss (50% of wafers affected, edge die only)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Discoloration at 4 o'clock edge extending 15mm inward from edge. Appears as slight color shift in thin film. Affects only wafers that sat in queue >30 minutes before processing.\n\nProcess Context: Tool ID DEP-AMAT-02. Queue time varies due to tool utilization. Short queue (<10 min) wafers are clean. Load lock at 4 o'clock side.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock outgassing contamination at 4 o'clock - wafers facing load lock absorb contaminants during extended queue time\n\n**Evidence**:\n- Queue-time dependent confirms time-based contamination accumulation\n- >30 minute threshold suggests adsorption mechanism requires time\n- 4 o'clock position facing load lock identifies source\n- Short queue wafers clean confirms contamination source is in queue location\n- Color shift indicates thin film surface contamination\n\n## Corrective Actions\n\n1. Inspect load lock for contamination sources (O-ring outgassing, residual deposits)\n2. Implement load lock purge during wafer queue time\n3. Reduce maximum queue time to <20 minutes via scheduling optimization\n4. Add intermediate vacuum pump-down cycle for extended queue wafers\n5. Clean load lock chamber and replace any degraded seals\n6. Qualify with intentional 30-minute queue to verify fix\n\n## Prevention Measures\n\n- Set queue time limit of 20 minutes in tool scheduling system\n- Implement load lock environment monitoring (RGA for contaminants)\n- Track queue time correlation with defect rate in SPC\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on extended queue wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Mechanical damage at 6 o'clock edge, appearing as small chips and cracks. Damage visible on wafers from Lot A but not Lot B, though both processed through same tools sequentially.\n\nProcess Context: Lot A wafers are 0.775mm thick (standard), Lot B wafers are 0.725mm thick (thin). Both lots passed through same handler and process tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler gripper or end effector calibrated for thin wafers - standard thickness wafers (Lot A) experience edge contact at 6 o'clock grip position\n\n**Evidence**:\n- Thickness-dependent: standard (0.775mm) damaged, thin (0.725mm) clean\n- Handler likely calibrated for thin wafer spec with insufficient clearance for standard\n- 6 o'clock position indicates gripper or end effector contact point\n- 0.050mm thickness difference at edge can cause contact if clearance marginal\n\n## Corrective Actions\n\n1. Verify handler is configured for correct wafer thickness (should accommodate both)\n2. Check end effector edge clearance specification - must handle \u00b10.05mm thickness variation\n3. Adjust gripper or end effector position for standard thickness wafers\n4. Implement wafer thickness sensing with automatic clearance adjustment\n5. If gripper worn, replace with new unit calibrated for thickness range\n6. Run qualification with both thick and thin wafers through handler\n\n## Prevention Measures\n\n- Implement wafer thickness-based recipe selection for handler\n- Add thickness variation to handler qualification matrix\n- Track handler performance by wafer thickness in SPC\n\n**Severity**: High - mechanical damage\n**Yield Impact**: 5.5% yield loss on standard thickness wafers, 0% on thin"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist edge bead at 8 o'clock position thicker than specification (2.5mm vs 1.5mm spec). Causes subsequent etch non-uniformity. Consistent across all 25 wafers.\n\nProcess Context: Tool ID COAT-TEL-07. 4-nozzle EBR system. Nozzle 3 services 8 o'clock sector. No recent maintenance or recipe changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR Nozzle 3 partial blockage - reduced solvent flow leaving thicker edge bead at 8 o'clock\n\n**Evidence**:\n- 8 o'clock position corresponds to Nozzle 3 coverage sector in 4-nozzle design\n- Consistent thick bead indicates systematic under-removal at that position\n- No recipe changes rules out process parameter cause\n- Gradual nozzle clog likely from solvent crystallization over time\n\n## Corrective Actions\n\n1. Measure EBR solvent flow rate from Nozzle 3 independently\n2. Compare flow to Nozzles 1, 2, 4 - should be within 5% of each other\n3. Clean or replace Nozzle 3 if flow below specification\n4. Perform ultrasonic cleaning of nozzle assembly\n5. Verify EBR nozzle position: \u00b10.3mm from edge specification\n6. Run edge bead measurement on qual wafer at all 4 quadrants\n\n## Prevention Measures\n\n- Implement per-nozzle flow monitoring in FDC\n- Add nozzle purge sequence between lots to prevent crystallization\n- Set edge bead uniformity specification in SPC (max deviation 0.3mm)\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss from edge non-uniformity"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized etch non-uniformity at 1 o'clock edge, showing 15% etch rate deviation in 20mm arc. Only during first 5 wafers of batch, subsequent wafers normal.\n\nProcess Context: Tool ID ETCH-LAM-04. Chamber idle 4 hours before batch. First-wafer effect suspected. 1 o'clock position near gas inlet manifold.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: First-wafer gas distribution instability at 1 o'clock - gas inlet manifold requires stabilization after extended idle\n\n**Evidence**:\n- First 5 wafers affected, subsequent normal = classic first-wafer effect\n- 4-hour idle allows gas delivery system to reach non-optimal state\n- 1 o'clock near gas inlet means this sector sees freshest (unstabilized) gas flow\n- 15% rate deviation indicates significant gas composition or flow instability\n\n## Corrective Actions\n\n1. Implement chamber conditioning sequence after >2 hour idle\n2. Run 2-3 dummy wafers to stabilize gas distribution before production\n3. Verify gas line purge sequence activates after idle\n4. Check gas manifold for dead volumes that cause composition drift\n5. Consider continuous low-flow purge during idle periods\n6. Validate with first-wafer etch rate measurement at 1 o'clock\n\n## Prevention Measures\n\n- Automate chamber conditioning for idle >2 hours\n- Track first-wafer etch rate deviation as chamber stability metric\n- Implement gas manifold dead volume reduction modifications\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on first 5 wafers, 0% on remainder"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge peeling at 11 o'clock position, film delamination from substrate over 25mm arc. Adhesion test confirms poor adhesion at that position. Center of wafer has good adhesion.\n\nProcess Context: Tool ID DEP-AMAT-06, adhesion layer deposition. 11 o'clock position near wafer clamp. Recent clamp replacement performed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer clamp shadow effect at 11 o'clock - new clamp geometry blocks deposition precursor, resulting in thin adhesion layer\n\n**Evidence**:\n- 11 o'clock at clamp position indicates geometric shadowing\n- Recent clamp replacement correlates with defect onset\n- Poor adhesion at edge with good adhesion at center = edge-specific deposition issue\n- New clamp may have different geometry than original, creating larger shadow\n\n## Corrective Actions\n\n1. Compare new clamp geometry to original clamp specifications\n2. Measure film thickness at 11 o'clock vs other edge positions and center\n3. If new clamp larger/taller, consider reverting to original design\n4. Adjust wafer position or clamp engagement to minimize shadow\n5. Modify recipe to increase deposition time compensating for edge shadowing\n6. Run adhesion test qual with film thickness mapping at all edge positions\n\n## Prevention Measures\n\n- Require geometry verification for any clamp replacement parts\n- Add edge adhesion test to clamp replacement qualification\n- Maintain critical spare parts with identical specifications\n\n**Severity**: High - film integrity issue\n**Yield Impact**: 5.2% yield loss - edge die with delamination risk"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particles at 5 o'clock edge, metallic (Fe) signature per EDX. 10-20 particles per wafer concentrated in 30\u00b0 arc. Particles appeared after tool maintenance involving stainless steel components.\n\nProcess Context: Tool ID ETCH-LAM-11. Stainless steel gas line replaced during PM. 5 o'clock position near new gas line connection. Chamber cleaned post-PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stainless steel installation debris at gas line connection - Fe particles from cutting, welding, or fitting installation contaminating chamber\n\n**Evidence**:\n- Fe metallic particles directly correlate to stainless steel work during PM\n- 5 o'clock near new gas line connection identifies source location\n- Chamber clean post-PM insufficient to remove all installation debris\n- Particles continue releasing from connection during process gas flow\n\n## Corrective Actions\n\n1. Inspect gas line connection at 5 o'clock for visible debris or burrs\n2. Perform additional high-flow purge of new gas line section\n3. If debris continues, disconnect and clean/replace fitting\n4. Electropolish any rough surfaces at connection point\n5. Run extended chamber clean sequence\n6. Validate with PWP (particle wafer program) at 5 o'clock focus\n\n## Prevention Measures\n\n- Require particle count qualification after any stainless steel installation\n- Use electropolished components only for gas delivery systems\n- Add high-flow purge step to gas line installation procedure\n- Clean all fittings ultrasonically before installation\n\n**Severity**: High - metallic contamination\n**Yield Impact**: 6.0% yield loss plus cross-contamination risk"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist thickness variation at 2 o'clock edge, showing 8% thickness deviation from target. Thickness map shows gradual roll-off starting 10mm from edge. All wafers affected uniformly.\n\nProcess Context: Tool ID COAT-TEL-05, spin coating. Chuck vacuum at edge compromised per FDC alarm. 2 o'clock position has edge vacuum groove.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge vacuum leak at 2 o'clock groove - vacuum loss causes slight wafer bow/lift during spin, affecting resist distribution\n\n**Evidence**:\n- FDC alarm confirms edge vacuum compromised\n- 2 o'clock position at edge vacuum groove identifies leak location\n- Wafer bow during spin causes resist flow toward lifted edge = thinning pattern\n- Gradual roll-off from 10mm inward consistent with bow-induced flow\n\n## Corrective Actions\n\n1. Check edge vacuum groove for cracks or debris at 2 o'clock position\n2. Verify vacuum seal integrity using leak detector\n3. Clean vacuum groove if contamination blocking seal\n4. Replace chuck if groove damaged or cracked\n5. Verify vacuum level meets specification (typically >-60 kPa)\n6. Run coat uniformity qual with edge thickness focus\n\n## Prevention Measures\n\n- Add edge vacuum monitoring to real-time FDC with lot stop\n- Implement chuck vacuum leak check in daily qualification\n- Track edge vacuum trend to predict seal degradation\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss from resist thickness non-uniformity"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches at 10 o'clock edge, oriented circumferentially. Scratches 5-10mm long following edge curvature. Only on product wafers, not on carrier/conditioner wafers.\n\nProcess Context: Tool ID CMP-AMAT-03. 10 o'clock near retaining ring sector. Product wafers are full surface polish, carriers are bare silicon.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear at 10 o'clock - worn ring sector allows wafer edge contact with pad, causing scratches\n\n**Evidence**:\n- Product wafers scratched, carriers clean = pattern/film sensitive issue\n- Circumferential scratch orientation matches rotational motion at edge\n- 10 o'clock near retaining ring sector identifies worn location\n- Pattern film has different mechanical properties than bare silicon\n- Worn ring section provides insufficient edge protection during polish\n\n## Corrective Actions\n\n1. Inspect retaining ring for wear at 10 o'clock sector\n2. Measure ring height uniformity - should be within 0.1mm around circumference\n3. Replace retaining ring if wear exceeds specification\n4. Check wafer-to-ring clearance with product wafer (may differ from carrier)\n5. Verify down force uniformity - excessive pressure at 10 o'clock?\n6. Run product wafer qual with post-CMP edge inspection\n\n## Prevention Measures\n\n- Track retaining ring wear by wafer position (clock position trending)\n- Set ring replacement interval based on product wafer count\n- Qualify ring with product wafers, not just carriers\n\n**Severity**: Medium-High\n**Yield Impact**: 4.5% yield loss - scratches may cause yield loss in subsequent layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern distortion at 9 o'clock edge, showing 15nm overlay shift. Shift is consistent at 9 o'clock across all wafers. Other edge positions show normal overlay.\n\nProcess Context: Tool ID LITH-ASML-02. Wafer stage uses 4-point leveling. Level sensor at 9 o'clock reading erratically per FDC log.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Level sensor malfunction at 9 o'clock - erratic readings causing local stage height error, resulting in overlay shift\n\n**Evidence**:\n- FDC confirms erratic level sensor readings at 9 o'clock position\n- 15nm overlay shift at that position corresponds to stage height error\n- Other edge positions normal confirms isolated sensor issue\n- 4-point leveling means each sensor controls quadrant height\n\n## Corrective Actions\n\n1. Calibrate level sensor at 9 o'clock position\n2. Check sensor for contamination on optical path\n3. Clean sensor window using approved procedure\n4. If readings remain erratic, replace sensor unit\n5. Run leveling diagnostic to verify all 4 sensors reading consistently\n6. Validate with overlay qual at all edge positions\n\n## Prevention Measures\n\n- Add level sensor stability monitoring to FDC with immediate alarm\n- Implement daily sensor calibration verification\n- Track per-sensor reading variance as predictive maintenance indicator\n\n**Severity**: High - overlay specification impact\n**Yield Impact**: 4.8% yield loss at 9 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized oxidation at 7 o'clock edge, showing different color than rest of wafer. Ellipsometry confirms 2nm thicker oxide at that position. Only wafers with queue time >1 hour affected.\n\nProcess Context: Tool ID FURN-TEL-01, furnace processing. Wafers queue in clean room at 7 o'clock facing HEPA filter outlet. High humidity week due to weather.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized moisture absorption at 7 o'clock - wafers facing HEPA outlet in humid conditions absorb moisture during extended queue\n\n**Evidence**:\n- Queue time dependent (>1 hour) confirms time-based absorption\n- 7 o'clock facing HEPA outlet = direct airflow exposure at that position\n- High humidity week provides moisture source\n- 2nm additional oxide consistent with moisture-enhanced oxidation during furnace process\n\n## Corrective Actions\n\n1. Reduce maximum queue time to <45 minutes during high humidity periods\n2. Reorient wafer storage to avoid direct HEPA airflow\n3. Implement nitrogen purge cabinet for queue wafers\n4. Add humidity monitoring with queue time adjustment based on RH%\n5. Consider pre-bake step to drive off absorbed moisture before furnace\n6. Validate with controlled queue time test at various humidity levels\n\n## Prevention Measures\n\n- Install humidity-controlled wafer storage for pre-furnace queue\n- Link clean room humidity to queue time limits in scheduling system\n- Track humidity-correlated defects in SPC\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.2% yield loss - oxide thickness variation affects device parameters"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge pitting at 12 o'clock position after wet etch. Pits are 20-50\u03bcm diameter, ~10 pits in 20mm arc. Pattern consistent across all wafers. Pits only in specific film stack areas.\n\nProcess Context: Tool ID WET-DNS-05, HF-based etch. 12 o'clock position near megasonic transducer. Megasonic power recently increased for better uniformity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Megasonic cavitation damage at 12 o'clock - increased power creates localized cavitation causing pitting in sensitive film stack\n\n**Evidence**:\n- 12 o'clock at megasonic transducer identifies energy source\n- Recent power increase correlates with defect onset\n- Film-stack specific confirms material sensitivity to cavitation\n- Pit morphology (round, 20-50\u03bcm) consistent with cavitation bubble collapse damage\n\n## Corrective Actions\n\n1. Reduce megasonic power to previous setting\n2. If uniformity suffers, optimize transducer angle instead of power\n3. Adjust wafer position to move sensitive edge away from peak energy zone\n4. Consider frequency change if available (higher frequency = smaller, less damaging bubbles)\n5. Qualify power level change on test wafers with sensitive film stack\n6. Run etch qual with edge pit inspection\n\n## Prevention Measures\n\n- Require film-stack specific qualification for any megasonic parameter change\n- Document power limits for each film type in recipe database\n- Add edge pit monitoring to wet etch SPC\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss - pitting causes defectivity in subsequent layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist striations at 4 o'clock edge, appearing as radial streaks in resist film. Streaks extend 15mm from edge toward center. Visible on 30% of wafers, random distribution.\n\nProcess Context: Tool ID COAT-TEL-04. 4 o'clock near solvent dispense nozzle. Intermittent occurrence suggests transient condition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent solvent pre-wet drip at 4 o'clock - nozzle drips before proper dispense, creating resist flow streaks during spin\n\n**Evidence**:\n- 4 o'clock at solvent nozzle identifies source\n- 30% random distribution indicates intermittent drip accumulation/release\n- Radial streaks from edge toward center = solvent drying pattern during spin\n- Streaks create resist thickness variation as resist flows over dried solvent path\n\n## Corrective Actions\n\n1. Inspect solvent nozzle for residual drip between dispenses\n2. Check nozzle suckback function - should retract solvent after pre-wet\n3. Verify check valve operation at nozzle\n4. Clean or replace nozzle assembly\n5. Adjust suckback distance to prevent drip (spec: 2-3mm retraction)\n6. Run coat qual with multiple idle cycles to test for drip\n\n## Prevention Measures\n\n- Add drip detection to nozzle qualification\n- Implement nozzle purge before each wafer if intermittent drip detected\n- Track striation defects correlated with idle time before coat\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.5% yield loss on affected wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge exclusion ring visible at 6 o'clock, but ring width 4.0mm instead of 3.0mm specification. Film deposition extended too far toward edge. Consistent across all wafers.\n\nProcess Context: Tool ID DEP-AMAT-05, PVD deposition. Edge exclusion mask at 6 o'clock shows wear. Mask last replaced 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion mask wear at 6 o'clock - mask erosion allows deposition to extend further toward edge than specification\n\n**Evidence**:\n- Mask at 6 o'clock shows visible wear\n- 4.0mm vs 3.0mm exclusion indicates 1mm mask erosion\n- 8 months since mask replacement - exceeds typical mask life\n- Consistent across wafers confirms mask geometry issue (not process drift)\n\n## Corrective Actions\n\n1. Measure mask edge position at 6 o'clock - verify erosion amount\n2. Compare to new mask specification\n3. Replace edge exclusion mask with new unit\n4. Verify new mask provides 3.0mm exclusion uniformly\n5. Check other mask positions for wear (may have similar erosion elsewhere)\n6. Run deposition qual with edge exclusion measurement at all positions\n\n## Prevention Measures\n\n- Set mask replacement interval at 6 months or 50,000 wafers\n- Add edge exclusion measurement to monthly qualification\n- Track mask wear rate to optimize replacement interval\n\n**Severity**: Low\n**Yield Impact**: 1.5% - primarily affects edge die placement and metrology alignment"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist lifting at 3 o'clock edge during develop. Resist delaminates from substrate in 10mm arc. Only on wafers with extended post-exposure delay (>4 hours).\n\nProcess Context: Tool ID LITH-TEL-02, develop module. 3 o'clock near developer puddle edge. Long delay wafers stored in FOUP at 45% RH.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-exposure delay + moisture absorption at 3 o'clock - extended storage allows moisture ingress at exposed resist edge, weakening adhesion\n\n**Evidence**:\n- >4 hour delay dependency confirms time-based degradation\n- 3 o'clock at developer puddle edge = most aggressive chemistry contact point\n- 45% RH storage provides moisture source\n- Exposed resist is more susceptible to moisture absorption than unexposed\n- Developer attacks moisture-weakened resist/substrate interface\n\n## Corrective Actions\n\n1. Reduce post-exposure delay (PED) limit to <3 hours for this resist\n2. Implement nitrogen storage for wafers with unavoidable PED\n3. Add HMDS re-vapor treatment before develop if PED >2 hours\n4. Optimize developer concentration at edge - may need adjustment for long PED wafers\n5. Qualify resist adhesion at various PED times\n6. Run develop qual with intentional 4-hour PED to verify fix\n\n## Prevention Measures\n\n- Set PED limit in scheduling system with escalation for exceedance\n- Implement low-humidity storage for any wafers with expected PED >2 hours\n- Track PED time and correlate with edge defect rate\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on long PED wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches at 8 o'clock edge during implant. Linear scratches parallel to wafer edge, 3-5mm long. Appears on wafers from specific implant angles only (7\u00b0 tilt).\n\nProcess Context: Tool ID IMP-AMAT-02. 8 o'clock position contacts wafer clamp during 7\u00b0 tilt. Other tilt angles (0\u00b0, 15\u00b0) show no scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer clamp contact at 7\u00b0 tilt angle - clamp clearance insufficient at 8 o'clock for this specific tilt position\n\n**Evidence**:\n- Angle-specific occurrence (7\u00b0 only) indicates geometric interference\n- 8 o'clock clamp contact point at that tilt angle\n- Other tilt angles (0\u00b0, 15\u00b0) have different wafer-to-clamp geometry - no contact\n- Parallel scratches indicate sliding contact during tilt motion\n\n## Corrective Actions\n\n1. Verify clamp clearance at 7\u00b0 tilt position - should be minimum 1mm\n2. Check wafer seating position - may be shifted causing edge contact\n3. Adjust clamp position or wafer centering for 7\u00b0 tilt recipes\n4. If clamp worn, replace with new unit\n5. Modify 7\u00b0 tilt approach to minimize edge proximity to clamp\n6. Run implant qual at 7\u00b0 with post-process edge inspection\n\n## Prevention Measures\n\n- Add clamp clearance verification for each new tilt angle recipe\n- Implement per-angle qualification matrix for edge clearance\n- Track angle-specific scratch rate in SPC\n\n**Severity**: Medium-High\n**Yield Impact**: 4.0% yield loss at 7\u00b0 tilt, 0% at other angles"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Etch residue at 1 o'clock edge forming crescent pattern. Residue confirmed as incompletely etched material. Affects only the 1 o'clock sector in 25\u00b0 arc. All wafers in lot affected.\n\nProcess Context: Tool ID ETCH-LAM-06. Gas distribution showerhead has 8 zones. Zone 1 at 1 o'clock showing 5% lower flow than specification.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead Zone 1 flow restriction at 1 o'clock - reduced gas flow causes under-etch in that sector\n\n**Evidence**:\n- Zone 1 at 1 o'clock with 5% lower flow directly correlates to residue location\n- 25\u00b0 arc matches Zone 1 coverage area (360\u00b0/8 zones \u2248 45\u00b0 per zone)\n- Reduced flow means lower etchant species concentration at that position\n- All wafers affected confirms systematic (not intermittent) restriction\n\n## Corrective Actions\n\n1. Inspect Zone 1 gas distribution holes for partial blockage\n2. Clean showerhead with approved procedure focusing on Zone 1\n3. Verify flow controller for Zone 1 is functioning correctly\n4. Recalibrate Zone 1 flow to match other zones (within 2%)\n5. If holes blocked, consider showerhead replacement\n6. Run etch qual with 8-zone uniformity measurement\n\n## Prevention Measures\n\n- Implement per-zone flow monitoring with deviation alarm\n- Add zone uniformity check to chamber qualification\n- Track zone-by-zone flow trends to predict blockage\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss at 1 o'clock sector"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Color variation at 11 o'clock edge indicating thickness non-uniformity. Film 3% thicker than center at that position. Only on wafers processed at 3:00 AM - 6:00 AM time window.\n\nProcess Context: Tool ID DEP-AMAT-03, CVD. 11 o'clock near facility cooling water supply. Facility cooling water temperature fluctuates during early morning hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cooling water temperature fluctuation affecting chuck temperature at 11 o'clock - early morning temperature variations cause deposition rate change\n\n**Evidence**:\n- Time-window specific (3:00-6:00 AM) indicates facility-related variation\n- 11 o'clock near cooling water supply = most sensitive to temperature change\n- Cooling water likely coldest during low-demand early morning hours\n- Lower chuck temp at that position = different deposition rate = thickness variation\n\n## Corrective Actions\n\n1. Install local cooling water temperature monitoring at tool\n2. Verify cooling water inlet temperature during 3:00-6:00 AM\n3. Install temperature stabilizer/recirculator at tool if facility supply varies\n4. Adjust chuck temperature setpoint compensation for cooling water variation\n5. Work with facilities to stabilize cooling water temperature\n6. Run deposition qual during early morning to verify fix\n\n## Prevention Measures\n\n- Implement cooling water temperature monitoring with alarm\n- Link wafer processing to cooling water stability check\n- Track time-of-day correlation with film uniformity in SPC\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.0% yield loss during early morning shift only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern collapse at 5 o'clock edge after etch. High aspect ratio features (~10:1) collapsing in 15mm arc. Center features intact. Only on Recipe HR (high aspect ratio), not on standard recipes.\n\nProcess Context: Tool ID ETCH-LAM-08. 5 o'clock position near chamber exhaust port. Recipe HR uses minimal over-etch to protect features.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized over-etch at 5 o'clock near exhaust port - higher etch rate at exhaust creates longer effective etch time, collapsing high AR features\n\n**Evidence**:\n- Recipe-specific (HR only) - standard recipes with more margin unaffected\n- 5 o'clock at exhaust port = higher reactive species concentration (exhaust pulls gas)\n- High AR features (10:1) sensitive to small over-etch variation\n- Pattern collapse from lateral etch attacking feature base\n\n## Corrective Actions\n\n1. Map etch rate uniformity with focus on exhaust port proximity\n2. Adjust exhaust flow to reduce local over-etch at 5 o'clock\n3. Reduce overall etch time for Recipe HR to compensate for 5 o'clock over-etch\n4. Consider edge-specific endpoint detection\n5. Modify gas flow distribution to reduce exhaust-side rate enhancement\n6. Run Recipe HR qual with pattern collapse inspection at all edge positions\n\n## Prevention Measures\n\n- Add edge-specific etch rate monitoring for high AR recipes\n- Document exhaust-induced non-uniformity for recipe development\n- Implement pattern collapse inspection as qual criterion for high AR recipes\n\n**Severity**: High - structural failure of features\n**Yield Impact**: 5.5% yield loss on Recipe HR at 5 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-cracks at 2 o'clock edge visible under bright field microscopy. Cracks 50-200\u03bcm long, oriented radially. Only on wafers with thicker metal layers (>1\u03bcm Cu). Standard metal (<0.5\u03bcm) unaffected.\n\nProcess Context: Tool ID DEP-AMAT-07, Cu electroplating. 2 o'clock edge near current thief. Thicker deposits create higher stress.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Film stress-induced cracking at 2 o'clock - thicker Cu generates high tensile stress at edge, exceeding substrate fracture strength\n\n**Evidence**:\n- Thickness-dependent (>1\u03bcm affected, <0.5\u03bcm clean) confirms stress accumulation\n- 2 o'clock at current thief = local plating rate variation creating stress concentration\n- Cu film stress increases with thickness; at >1\u03bcm reaches critical cracking threshold\n- Radial crack orientation follows stress relief path at edge\n\n## Corrective Actions\n\n1. Optimize current distribution at 2 o'clock using current thief adjustment\n2. Consider multi-step deposition with stress-relief anneals for thick films\n3. Adjust edge exclusion to avoid plating at crack-prone position\n4. Modify plating chemistry (additives) to reduce film stress\n5. Verify Cu seed layer quality at edge - poor seed increases stress\n6. Run thick Cu qual with edge stress/crack inspection\n\n## Prevention Measures\n\n- Set film stress specification limit for each thickness range\n- Implement stress monitoring (wafer bow) for thick metal recipes\n- Track crack occurrence by thickness in SPC\n\n**Severity**: High - crack propagation risk\n**Yield Impact**: 6.0% yield loss on thick metal layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Misaligned edge exposure at 6 o'clock, resist edge pattern off by 0.2mm from target. Misalignment consistent across all wafers. Notch alignment verified correct.\n\nProcess Context: Tool ID LITH-ASML-02, edge exposure. Edge exposure uses separate alignment from main exposure. 6 o'clock at edge exposure start position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exposure start position drift at 6 o'clock - edge exposure motor or encoder not matching main aligner coordinates\n\n**Evidence**:\n- Notch alignment correct but edge exposure wrong = separate alignment system drift\n- 6 o'clock at edge exposure start indicates initialization position error\n- 0.2mm offset consistent across wafers = systematic calibration drift\n- Edge exposure uses different actuator than main stage\n\n## Corrective Actions\n\n1. Calibrate edge exposure start position to main stage coordinates\n2. Verify edge exposure encoder reading against reference\n3. Check edge exposure motor for mechanical play or wear\n4. Recalibrate 6 o'clock start position to match edge target\n5. Verify edge exposure path follows wafer edge geometry correctly\n6. Run edge exposure qual with edge position measurement at all angles\n\n## Prevention Measures\n\n- Add edge exposure position verification to daily qualification\n- Implement edge exposure calibration in weekly PM\n- Track edge exposure position drift as predictive maintenance metric\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss - edge die affected by misaligned exposure"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Chemical staining at 9 o'clock edge after wet clean. Stain appears as brown discoloration. Only on last 5 wafers of each batch (wafers 21-25). First 20 wafers clean.\n\nProcess Context: Tool ID WET-DNS-04. Batch process with 25-wafer boat. 9 o'clock position at end of boat. Chemical bath depletes during batch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical depletion affecting boat end position at 9 o'clock - last wafers processed with partially depleted chemistry causing incomplete clean\n\n**Evidence**:\n- Last 5 wafers (21-25) affected = batch-end depletion pattern\n- 9 o'clock at end of boat = chemistry reaches this position last\n- Brown staining indicates incomplete removal of organic or metal contamination\n- First 20 wafers with fresh chemistry clean properly\n\n## Corrective Actions\n\n1. Increase chemical replenishment rate during batch processing\n2. Reduce batch size from 25 to 20 wafers if chemistry cannot support full batch\n3. Consider mid-batch chemical refresh for large batches\n4. Verify chemical concentration monitoring and refresh triggers\n5. Add circulation to improve chemical uniformity across boat\n6. Run batch qual with stain inspection at boat-end positions\n\n## Prevention Measures\n\n- Implement real-time chemical concentration monitoring\n- Set batch size limit based on chemical capacity verification\n- Track batch-position defect rate to optimize batch size\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on last 5 wafers per batch (20% of batch)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized dewetting at 10 o'clock edge during spin coat. Resist pulls back from edge leaving 2mm uncoated arc. Intermittent - affects 1 in 5 wafers randomly.\n\nProcess Context: Tool ID COAT-TEL-03. 10 o'clock at EBR backrinse nozzle. Pre-wet dispense operates before resist coat.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-wet solvent residue at 10 o'clock - backrinse nozzle drip creates surface contamination causing intermittent resist dewetting\n\n**Evidence**:\n- 10 o'clock at backrinse nozzle identifies solvent source\n- Intermittent (1 in 5) suggests sporadic drip accumulation and release\n- Dewetting indicates surface energy incompatibility from solvent residue\n- Resist won't adhere to solvent-contaminated surface\n\n## Corrective Actions\n\n1. Inspect backrinse nozzle for residual solvent accumulation\n2. Verify nozzle suckback function - should prevent drip between wafers\n3. Check check valve at nozzle for proper seating\n4. Clean or replace nozzle assembly\n5. Add nozzle purge/wipe sequence if drip persists\n6. Run coat qual with extended idle between wafers to test drip prevention\n\n## Prevention Measures\n\n- Add nozzle drip check to daily qualification routine\n- Implement periodic nozzle purge during idle time\n- Track dewetting defects correlated with idle time\n\n**Severity**: Medium\n**Yield Impact**: 2.5% yield loss on affected wafers (1 in 5 = 20% occurrence \u00d7 12.5% edge impact)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern at 12 o'clock edge exactly 3mm from edge. Pattern appears as etch rate discontinuity creating step. Affects all wafers. Step height 5nm.\n\nProcess Context: Tool ID ETCH-LAM-05. Edge exclusion ring sits at 3mm from edge at 12 o'clock. Ring recently replaced with different material supplier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion ring material change affecting etch chemistry at 12 o'clock - new ring material has different surface properties altering local plasma chemistry\n\n**Evidence**:\n- Defect at exactly 3mm matches exclusion ring position\n- Recent ring replacement with different supplier correlates with defect\n- Step height (5nm) indicates etch rate transition at ring boundary\n- Different ring material = different secondary emission or outgassing affecting plasma\n\n## Corrective Actions\n\n1. Compare new ring material specification to original (surface finish, composition)\n2. If material differs, return to original qualified supplier\n3. Verify ring dimensions match specification (3mm position)\n4. Run plasma characterization with new vs old ring material\n5. If new supplier required, re-qualify process with recipe adjustment\n6. Run etch qual with edge step height measurement\n\n## Prevention Measures\n\n- Lock exclusion ring supplier as qualified component\n- Require process re-qualification for any ring material change\n- Document ring material specification in PM procedure\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - edge die affected by etch step"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Embedded particles at 4 o'clock edge in dielectric layer. Particles are ceramic (Al2O3) per EDX. Appear only on wafers run after overnight idle. 5-10 particles per wafer.\n\nProcess Context: Tool ID DEP-AMAT-04, PECVD. 4 o'clock at ceramic plasma confinement ring. Chamber idles overnight in standby mode.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ceramic confinement ring particle shedding after overnight thermal cycling - ring at 4 o'clock sheds Al2O3 particles during first plasma ignition after idle\n\n**Evidence**:\n- Al2O3 particles match ceramic ring composition\n- 4 o'clock at confinement ring location\n- Overnight idle pattern - particles only after extended chamber cooling\n- Thermal stress from cold-start plasma ignition causes particle release\n\n## Corrective Actions\n\n1. Inspect ceramic confinement ring at 4 o'clock for degradation or spalling\n2. Implement chamber warm-up sequence before first production wafer\n3. Run 2-3 dummy wafers to collect shed particles before product\n4. Replace ring if showing surface degradation\n5. Consider gradual plasma power ramp to reduce thermal shock\n6. Run post-idle qual with particle inspection at 4 o'clock\n\n## Prevention Measures\n\n- Automate chamber warm-up after idle >4 hours\n- Track first-wafer-of-day particle count at ring position\n- Set ceramic ring replacement interval based on RF-hours and thermal cycles\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on first wafers after overnight idle"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Focus error at 7 o'clock edge causing CD variation. CD 8% wider than target in 20mm arc. Only occurs during high-throughput mode (60 WPH), normal at standard mode (45 WPH).\n\nProcess Context: Tool ID LITH-ASML-02. High-throughput mode uses accelerated stage motion. 7 o'clock at stage turnaround point for scanning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage settling time insufficient at 7 o'clock turnaround in high-throughput mode - accelerated motion causes residual vibration affecting focus at scan edge\n\n**Evidence**:\n- Throughput-dependent: 60 WPH affected, 45 WPH clean\n- 7 o'clock at stage turnaround = maximum acceleration/deceleration point\n- CD widening indicates focus offset (defocus causes aerial image blur)\n- High-speed mode reduces settling time at turnaround\n\n## Corrective Actions\n\n1. Increase stage settling time at scan turnaround for high-throughput mode\n2. Verify stage servo tuning for high-acceleration profiles\n3. Check stage air bearing for stability at high speed\n4. Optimize acceleration profile to reduce turnaround vibration\n5. If settling time cannot be increased, reduce WPH target\n6. Run focus-exposure matrix at high throughput to verify focus stability\n\n## Prevention Measures\n\n- Qualify high-throughput mode with edge CD verification\n- Implement stage vibration monitoring during high-speed operation\n- Set throughput limit based on edge focus performance\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on 7 o'clock edge at high throughput, 0% at standard"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Photoresist residue at 8 o'clock edge after strip. Residue remains in 15mm arc despite full strip recipe. Other edge positions clean. Strip time was standard 60 seconds.\n\nProcess Context: Tool ID ASH-LAM-02, plasma ash. 8 o'clock position near chamber wall shadow zone. Chamber wall has coating buildup from previous lots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber wall shadowing at 8 o'clock - coating buildup on wall reduces local plasma density, causing under-strip\n\n**Evidence**:\n- 8 o'clock near chamber wall = geometric shadowing zone\n- Coating buildup on wall creates additional shadowing and potentially consumes reactive species\n- Other edge positions clean confirms localized issue at 8 o'clock\n- Standard strip time insufficient to compensate for shadowing effect\n\n## Corrective Actions\n\n1. Perform chamber clean to remove wall coating buildup\n2. Inspect chamber wall at 8 o'clock for excessive buildup\n3. Run plasma uniformity test to map shadow zones\n4. Consider wafer rotation during ash to improve uniformity\n5. If wall geometry causes inherent shadow, adjust wafer position\n6. Extend strip time or increase power for edge-critical processes\n\n## Prevention Measures\n\n- Increase chamber clean frequency based on wafer count\n- Add edge strip completion to qualification criteria\n- Monitor wall coating thickness with periodic inspection\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - residue may cause issues in subsequent layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Corrosion spots at 3 o'clock edge appearing 24-48 hours after processing. Spots are Cu oxidation confirmed by green discoloration. Only on wafers stored in cleanroom A, not cleanroom B.\n\nProcess Context: Post-Cu CMP wafers. Cleanroom A has higher humidity (48% vs 42%) and AMC (airborne molecular contamination) levels. 3 o'clock edge faces air supply in storage rack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-CMP Cu corrosion from AMC + humidity at 3 o'clock - wafers facing air supply in cleanroom A absorb corrosive contaminants\n\n**Evidence**:\n- Cleanroom-specific (A affected, B clean) confirms environment cause\n- 24-48 hour delay indicates time-dependent corrosion mechanism\n- Higher humidity + AMC in cleanroom A accelerates Cu oxidation\n- 3 o'clock facing air supply = maximum exposure to airborne contaminants\n- Post-CMP Cu surface is freshly exposed and highly reactive\n\n## Corrective Actions\n\n1. Move post-Cu CMP storage to cleanroom B immediately\n2. Implement nitrogen-purged storage for post-Cu CMP wafers\n3. Reduce cleanroom A humidity to match B (<45% RH)\n4. Investigate and reduce AMC sources in cleanroom A\n5. Apply corrosion inhibitor to Cu surface post-CMP if storage required\n6. Reduce queue time between CMP and subsequent protective deposition\n\n## Prevention Measures\n\n- Set maximum queue time for post-Cu CMP wafers (target <24 hours)\n- Monitor AMC levels with real-time sensors in both cleanrooms\n- Implement Cu-specific storage protocol with environmental controls\n\n**Severity**: High - Cu corrosion affects device performance\n**Yield Impact**: 5.0% yield loss for cleanroom A storage"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Via voiding at 1 o'clock edge after metal fill. Voids visible in 20% of vias within 10mm arc. Voids are at bottom of via. Center and other edge positions show good fill.\n\nProcess Context: Tool ID DEP-AMAT-08, PVD + CVD metal fill. 1 o'clock at precursor gas injection point. Deposition temperature 300\u00b0C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform precursor distribution at 1 o'clock - gas injection point creates localized oversaturation affecting via fill nucleation\n\n**Evidence**:\n- 1 o'clock at gas injection = highest precursor concentration\n- Bottom-of-via voids indicate nucleation failure at via bottom\n- Oversaturation can cause precursor self-reaction before reaching via bottom\n- Other positions with normal precursor levels show good fill\n\n## Corrective Actions\n\n1. Adjust gas injection uniformity - reduce flow or spread injection points\n2. Verify showerhead distribution at 1 o'clock sector\n3. Optimize precursor pulse timing for better via bottom coverage\n4. Consider lower deposition rate at 1 o'clock (reduced gas flow)\n5. Add RF bias to improve via bottom coverage uniformity\n6. Run metal fill qual with via voiding inspection at all positions\n\n## Prevention Measures\n\n- Implement precursor distribution uniformity monitoring\n- Add via fill inspection at gas injection vicinity to qualification\n- Optimize injection geometry for uniform coverage\n\n**Severity**: High - via voids cause interconnect failure\n**Yield Impact**: 5.5% yield loss at 1 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Laser mark damage at 6 o'clock edge - existing laser marks showing degradation and flaking. Damage visible as material loss around mark letters. Only on wafers through WET-DNS-03.\n\nProcess Context: Multiple wet tools in process flow. WET-DNS-03 uses HF-based clean. 6 o'clock at wafer position during HF exposure. Laser marks at standard 6 o'clock position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HF attack on laser mark at 6 o'clock - laser-marked region has different material properties susceptible to HF undercut\n\n**Evidence**:\n- Tool-specific (WET-DNS-03 only) confirms HF chemistry issue\n- 6 o'clock laser mark position faces HF solution directly during process\n- Laser marking creates local damage/amorphization that HF attacks preferentially\n- Other wet tools using non-HF chemistry don't show this damage\n\n## Corrective Actions\n\n1. Reposition wafer in WET-DNS-03 to orient laser marks away from direct HF exposure\n2. Reduce HF concentration or exposure time if process allows\n3. Apply protective coating over laser marks before HF steps\n4. Consider alternative wet tool with less aggressive chemistry\n5. Evaluate laser mark recipe to create more HF-resistant marks\n6. Qualify HF-resistant laser mark parameters\n\n## Prevention Measures\n\n- Document wafer orientation relative to chemistry for each wet tool\n- Include laser mark integrity in wet process qualification\n- Track laser mark degradation as wet process health indicator\n\n**Severity**: Low-Medium - primarily affects traceability\n**Yield Impact**: 0.5% yield loss (mark degradation rarely affects die), but traceability impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Unintended ion implant at 5 o'clock edge showing doping concentration 20% higher than target. Affects 8mm arc at edge. Only on high-dose implants (>5E15 ions/cm\u00b2).\n\nProcess Context: Tool ID IMP-AMAT-03. 5 o'clock at beam scan edge where ion beam reverses direction. High-dose implants require slower scan speed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam dwell time excess at 5 o'clock scan reversal - slower scan speed for high-dose causes excessive dwell at beam turnaround\n\n**Evidence**:\n- Dose-dependent (>5E15 only) correlates with slow scan speed recipes\n- 5 o'clock at scan edge = beam reversal point\n- 20% higher dose = extra dwell time during turnaround\n- Normal dose implants have faster scan that minimizes turnaround dwell\n\n## Corrective Actions\n\n1. Optimize beam scan profile at turnaround for high-dose recipes\n2. Reduce dwell time at scan edges through acceleration optimization\n3. Consider multi-pass implant to reduce per-pass dose and enable faster scan\n4. Apply dose compensation at scan edges\n5. Verify scan uniformity calibration for slow-scan recipes\n6. Run high-dose implant qual with edge dose uniformity measurement\n\n## Prevention Measures\n\n- Add edge dose uniformity specification for high-dose recipes\n- Implement scan turnaround optimization for each dose range\n- Track edge/center dose ratio as implant health metric\n\n**Severity**: Medium - device parameter variation\n**Yield Impact**: 3.2% yield loss on high-dose implants at 5 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Double exposure at 11 o'clock edge showing resist pattern overlay/ghosting. Second exposure offset 0.3mm from first. Affects random wafers (approximately 10%).\n\nProcess Context: Tool ID LITH-TEL-03, coater/developer track linked to LITH-ASML-02 scanner. 11 o'clock near wafer handoff position. Intermittent wafer slip reported during handoff.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer slip during handoff at 11 o'clock causing position shift between passes - intermittent grip failure during track-to-scanner transfer\n\n**Evidence**:\n- 10% random occurrence matches intermittent mechanical issue pattern\n- 11 o'clock at handoff position identifies slip location\n- 0.3mm offset indicates wafer moved slightly before second exposure/process step\n- \"Intermittent wafer slip reported\" confirms known mechanical issue\n\n## Corrective Actions\n\n1. Inspect handoff robot gripper at 11 o'clock contact point\n2. Check gripper vacuum level - may be marginal causing intermittent slip\n3. Clean gripper pads and verify surface condition\n4. Adjust handoff speed to reduce slip risk\n5. Verify wafer centering at handoff receiver position\n6. Replace gripper pads if worn\n\n## Prevention Measures\n\n- Implement gripper vacuum monitoring with threshold alarm\n- Add wafer position verification after handoff\n- Track handoff-related defects as robot health indicator\n- Set gripper pad replacement interval based on usage\n\n**Severity**: High - overlay failure causes device failure\n**Yield Impact**: 7.0% yield loss on affected 10% of wafers (0.7% overall, but critical when it occurs)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Missing EBR (edge bead removal) at 9 o'clock creating thick resist ring in 10mm arc. Thick bead causes defocus during subsequent exposure. Issue appeared after recipe update.\n\nProcess Context: Tool ID COAT-TEL-05. Recipe update changed EBR dispense timing. 9 o'clock at EBR nozzle start position. EBR now starts 0.5 seconds later in recipe.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR timing error at 9 o'clock start position - delayed dispense start causes nozzle to miss initial edge arc during wafer rotation\n\n**Evidence**:\n- Recipe update with EBR timing change correlates directly with defect\n- 9 o'clock at EBR start = first position serviced by nozzle\n- 0.5 second delay = at 1000 RPM spin speed, nozzle misses ~8.3% of rotation (30\u00b0)\n- 10mm arc thick bead matches missed EBR coverage at start\n\n## Corrective Actions\n\n1. Revert EBR dispense timing to previous setting\n2. If timing change required, adjust spin speed to compensate\n3. Verify EBR dispense starts before wafer reaches full spin speed\n4. Re-qualify EBR coverage uniformity at all positions\n5. Document EBR timing dependency on spin speed\n6. Run coat qual with edge bead measurement at 9 o'clock\n\n## Prevention Measures\n\n- Require edge bead qualification for any EBR timing recipe change\n- Add 4-quadrant edge bead measurement to recipe update checklist\n- Implement EBR coverage specification with position-specific requirements\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss - edge defocus from thick bead"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Backside scratch visible through thin wafer at 2 o'clock edge. Scratch on backside propagates stress to front side causing pattern distortion. Scratch length 8mm.\n\nProcess Context: Tool ID HANDLER-BROOKS-02. 2 o'clock at robot end effector contact. Wafer thickness 200\u03bcm (ultra-thin for 3D packaging). Standard thickness wafers unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector edge contact on ultra-thin wafers at 2 o'clock - handler not optimized for 200\u03bcm thin wafer handling, causing backside edge damage\n\n**Evidence**:\n- Thickness-dependent (200\u03bcm affected, standard unaffected)\n- 2 o'clock at end effector contact point\n- Thin wafers flex more during handling, edge contacts end effector\n- Backside scratch causes front-side pattern distortion through stress field\n\n## Corrective Actions\n\n1. Install thin-wafer-specific end effector with larger contact area\n2. Reduce end effector edge speed for thin wafers\n3. Verify vacuum level appropriate for thin wafer mass (lower vacuum may be needed)\n4. Increase end effector pad compliance to accommodate wafer flex\n5. Implement thin wafer recipe with modified handling parameters\n6. Run thin wafer qual with backside edge inspection\n\n## Prevention Measures\n\n- Create separate handling recipe for thin wafers (<300\u03bcm)\n- Add backside inspection to thin wafer qualification\n- Track thin wafer scratch rate as handler qualification metric\n- Consider dedicated thin-wafer handler for 3D packaging line\n\n**Severity**: High - stress causes pattern distortion\n**Yield Impact**: 6.5% yield loss on thin wafers at 2 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle distribution across entire wafer surface, 50-150 particles per wafer with no systematic pattern. Particle sizes 0.1-0.5\u03bcm. Affects ALL tools in Bay 3, not isolated to single tool. 8 lots affected, 6.5% yield loss.\n\nProcess Context: Bay 3 HEPA filter replaced 48 hours ago. Cleanroom particle counter shows 3.2 particles/ft\u00b3 @ 0.1\u03bcm (spec: <1.0). Other bays normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HEPA filter installation error in Bay 3 - gasket seal incomplete allowing unfiltered air bypass\n\n**Evidence**:\n- Bay-wide contamination (all tools) rules out tool-specific issue = environment cause\n- Timing correlates with filter replacement 48 hours ago\n- Particle count 3.2/ft\u00b3 exceeds Class 1 specification (<1.0/ft\u00b3)\n- Other bays normal confirms localized to Bay 3 ceiling\n- Random distribution consistent with airborne particle fall-out\n\n**Distinguishing Factor**: Multi-tool pattern = environmental, not process-specific\n\n## Corrective Actions\n\n1. Stop production in Bay 3 immediately - contamination ongoing\n2. Re-inspect HEPA filter gasket seal using smoke/tracer test\n3. Verify filter frame-to-ceiling interface integrity\n4. Reseat filter with new gasket if seal compromised\n5. Perform DOP (Dioctyl Phthalate) filter integrity test: target >99.99% @ 0.3\u03bcm\n6. Verify particle count returns to <1.0/ft\u00b3 @ 0.1\u03bcm before production restart\n7. Run PWP (particle wafer program) on affected tools before production\n\n## Prevention Measures\n\n- Require DOP test within 24 hours of any filter replacement\n- Implement continuous particle monitoring with automated alarm at 1.5/ft\u00b3\n- Add post-filter-change particle verification to PM checklist\n\n**Severity**: Critical - Bay-wide contamination\n**Yield Impact**: 6.5% yield loss across 8 lots, ongoing until corrected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metallic particles on wafer surface, 20-40 particles per wafer. EDX confirms Fe/Cr signature (stainless steel). Single tool affected: WET-DNS-02. Other wet tools processing same lots show no contamination.\n\nProcess Context: WET-DNS-02 chemical pump replaced 1 week ago. New pump is stainless steel bellows type. Chemical: HCl-based clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New stainless steel pump incompatible with HCl chemistry - pump material corrosion releasing Fe/Cr particles\n\n**Evidence**:\n- Single tool (WET-DNS-02) affected = tool-specific, not environmental\n- Fe/Cr particles match stainless steel composition\n- New pump correlates with contamination onset (1 week ago)\n- HCl chemistry attacks stainless steel, especially non-316L grades\n- Other wet tools with compatible pumps show no issue\n\n**Distinguishing Factor**: Tool-specific + metal signature = process equipment issue\n\n## Corrective Actions\n\n1. Stop WET-DNS-02 immediately - ongoing contamination source\n2. Verify pump material specification - should be Hastelloy or PTFE for HCl service\n3. Replace stainless steel pump with HCl-compatible material (Hastelloy-C276 or PTFE)\n4. Drain and flush entire chemical delivery system\n5. Clean chemical bath thoroughly to remove accumulated particles\n6. Sample chemical post-cleaning for metal content: target <10 ppb Fe\n7. Run PWP to verify contamination eliminated before production\n\n## Prevention Measures\n\n- Verify material compatibility for ALL wetted parts before installation\n- Maintain approved vendor list with material specifications per chemistry\n- Implement chemical metal content monitoring (ICP-MS) weekly\n\n**Severity**: High - metallic contamination\n**Yield Impact**: 5.8% yield loss on single tool, cross-contamination risk if not contained"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic particles on wafers, increasing trend over 2 weeks: Week 1 avg 15 particles/wafer, Week 2 avg 45 particles/wafer. FTIR confirms particles are photoresist-related. Affects multiple litho tracks.\n\nProcess Context: Resist solvent chemical lot changed 2 weeks ago. New lot from same supplier. Solvent filter lifetime: 8 weeks into 12-week recommended interval.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New solvent lot quality issue - higher particulate content in incoming chemical exceeding filter capacity\n\n**Evidence**:\n- Timing correlates with solvent lot change 2 weeks ago\n- Increasing trend indicates accumulating contamination = filter saturation\n- Resist-related particles confirm litho chemical origin\n- Multiple tracks affected suggests common chemical supply\n- Filter at 8/12 weeks normally OK, but new lot may have higher burden\n\n**Distinguishing Factor**: Gradual increase + chemical change = quality issue with filter overload\n\n## Corrective Actions\n\n1. Sample current solvent lot - submit for particle count analysis\n2. Replace solvent filters on all affected tracks immediately\n3. Compare new lot particle specification to previous lot and incoming QC data\n4. If new lot out of spec, quarantine and return to supplier\n5. Revert to previous solvent lot if available in inventory\n6. Perform incoming chemical qualification testing before use\n7. Run coat qual on each track after filter replacement\n\n## Prevention Measures\n\n- Implement incoming chemical particle count verification for each lot\n- Reduce filter replacement interval when chemical lot changes\n- Track particle trend daily to catch gradual buildup early\n- Set supplier quality agreement with particle limits\n\n**Severity**: Medium-High - multi-tool impact with increasing trend\n**Yield Impact**: Week 1: 2.5%, Week 2: 5.8% - accelerating"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random haze on wafer surface after gate oxide growth. Haze appears as light scattering under dark field inspection. All furnace tubes affected simultaneously. Haze appeared Monday morning after weekend shutdown.\n\nProcess Context: Fab DI water system was serviced over weekend. DI water resistivity Monday AM: 17.2 M\u03a9\u00b7cm (spec: >18.0). Furnace preclean uses DI water rinse.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water quality degradation after weekend service - low resistivity indicates ionic contamination affecting preclean quality\n\n**Evidence**:\n- All furnace tubes affected = common upstream cause (not tube-specific)\n- Weekend DI service correlates with Monday defect onset\n- DI resistivity 17.2 M\u03a9\u00b7cm below 18.0 spec = ionic contamination\n- Preclean rinse with contaminated DI leaves residue affecting oxide quality\n- Surface haze consistent with ionic/organic contamination under oxide\n\n**Distinguishing Factor**: All tubes + Monday = shared utility issue\n\n## Corrective Actions\n\n1. Stop furnace operations - contaminated preclean ongoing\n2. Verify DI water system status with facilities - check service completion\n3. Flush DI distribution lines until resistivity >18.0 M\u03a9\u00b7cm\n4. Check DI water TOC (Total Organic Carbon): target <5 ppb\n5. Sample DI water for ionic content (ICP-MS)\n6. Requalify preclean with verified DI quality\n7. Run test wafers through furnace with gate oxide inspection\n\n## Prevention Measures\n\n- Require DI qualification before production restart after any service\n- Implement DI resistivity interlock - block process if <18.0 M\u03a9\u00b7cm\n- Add post-maintenance DI flush procedure to facilities checklist\n- Install point-of-use DI monitor at furnace wet bench\n\n**Severity**: High - gate oxide quality issue\n**Yield Impact**: 7.2% yield loss on Monday lots, full recovery once DI corrected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random native oxide growth on wafers after queue in stocker. Ellipsometry shows 1.2nm oxide (expected 0.3nm for fresh wafers). Affects wafers stored >6 hours. Shorter queue times unaffected.\n\nProcess Context: Stocker environment: N2 purge at 95% concentration (spec: >99%). Mini-environment humidity: 48% RH. Oxygen monitor shows 4.2% O2.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stocker N2 purge failure - insufficient nitrogen concentration allowing oxidation and moisture exposure during queue\n\n**Evidence**:\n- Queue-time dependent (>6 hours affected) = environment exposure issue\n- N2 at 95% well below 99% specification\n- O2 at 4.2% (should be <1% with proper purge)\n- 48% RH indicates moisture ingress\n- Native oxide 4x expected confirms oxidation in storage\n\n**Distinguishing Factor**: Time-dependent + environment specs out = storage issue\n\n## Corrective Actions\n\n1. Check stocker N2 supply pressure and flow rate\n2. Inspect N2 purge lines for leaks or blockage\n3. Verify stocker door seal integrity - check for air infiltration\n4. Repair N2 delivery system and verify >99% concentration\n5. Confirm O2 drops to <1% with proper purge\n6. Reduce queue time limit to <4 hours until stocker repaired\n7. Requalify stocker environment with oxide growth test wafers\n\n## Prevention Measures\n\n- Add real-time N2/O2 monitoring with alarm at 98%/2%\n- Implement automatic queue time alert based on environment quality\n- Schedule N2 purge system PM quarterly\n- Install redundant N2 supply for critical stockers\n\n**Severity**: Medium - affects long queue wafers only\n**Yield Impact**: 3.5% yield loss on >6 hour queue lots, 0% on normal queue"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic contamination across wafers, appears as dark spots under UV inspection. Affects ONLY lots processed during night shift (10 PM - 6 AM). Day shift lots clean.\n\nProcess Context: Night shift uses same tools, chemicals, and procedures as day shift. No process differences documented. Night shift staffing: 60% of day shift level.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Night shift procedural deviation - likely glove contamination or handling procedure not followed due to reduced supervision\n\n**Evidence**:\n- Shift-specific occurrence rules out tool/chemical issue (same as day shift)\n- Organic contamination suggests human contact (skin oils, cosmetics, or lotions)\n- Reduced staffing may lead to procedural shortcuts\n- No process documentation differences = undocumented human factor\n\n**Distinguishing Factor**: Shift-specific with identical equipment = human/procedural issue\n\n## Corrective Actions\n\n1. Conduct detailed review of night shift wafer handling procedures\n2. Audit glove change frequency and contamination awareness\n3. Interview night shift operators about any undocumented procedural variations\n4. Verify gowning compliance (cosmetics, lotions prohibited in fab)\n5. Review FOUP handling - may be touching wafer surfaces\n6. Increase night shift supervision temporarily\n7. Re-train all night shift personnel on contamination control\n\n## Prevention Measures\n\n- Install handling audit cameras at critical process points\n- Implement cross-shift contamination control audits\n- Standardize staffing levels or supervision ratios\n- Add organic contamination monitoring to lot tracking\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on night shift lots, 0% on day shift"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random fluorine-containing particles on wafer surface after dry etch. Approximately 30 particles per wafer. Particles are AlF3 per EDX. Affects single etch tool ETCH-LAM-03.\n\nProcess Context: ETCH-LAM-03 chamber cleaned with in-situ NF3 plasma 1 hour before affected lots. No other tools show similar contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber clean residue - NF3 plasma reacted with Al-containing chamber components, AlF3 particles redepositing on wafers\n\n**Evidence**:\n- Single tool (ETCH-LAM-03) = tool-specific contamination\n- AlF3 composition confirms F-containing plasma reaction with Al surfaces\n- Timing immediately after NF3 chamber clean\n- NF3 plasma attacks Al components (showerhead, chamber liner if Al-based)\n- First wafers after clean received loosened particle fall-out\n\n**Distinguishing Factor**: Post-chamber-clean timing + fluoride compound = clean residue\n\n## Corrective Actions\n\n1. Extend post-clean seasoning/conditioning before production wafers\n2. Run 3-5 dummy wafers after chamber clean to collect residual particles\n3. Inspect chamber for Al component degradation (showerhead, focus ring)\n4. Replace any Al-containing components with anodized or ceramic alternatives\n5. Optimize NF3 clean power and time to minimize Al attack\n6. Perform PWP after chamber clean before production\n\n## Prevention Measures\n\n- Add post-clean particle qualification to chamber clean PM\n- Consider alternative clean chemistry less aggressive to Al\n- Track particles after each clean to monitor component degradation\n- Set component replacement threshold based on clean cycle count\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss on first lots after clean"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random crystalline particles on wafers, diamond-shaped morphology under SEM. Material analysis shows SiO2. Affects wafers from FOUP storage positions 12-25 (bottom half). Top slots 1-11 clean.\n\nProcess Context: FOUPs recently cleaned with new ultrasonic cleaning procedure. Bottom of FOUP sits in cleaning bath during process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP cleaning residue in bottom section - SiO2 particles from cleaning solution or FOUP material abraded during ultrasonic cleaning\n\n**Evidence**:\n- Position-dependent (slots 12-25 bottom) = FOUP-related pattern\n- Top slots clean, bottom slots affected = bottom contamination source\n- New cleaning procedure correlates with defect onset\n- Ultrasonic cleaning can abrade FOUP material or leave cleaning residue\n- SiO2 crystalline particles may be from cleaning solution evaporation\n\n**Distinguishing Factor**: FOUP position-specific = carrier contamination, not tool\n\n## Corrective Actions\n\n1. Inspect affected FOUPs - check bottom interior for visible residue\n2. Review new cleaning procedure - verify rinse and dry steps adequate\n3. Extend post-clean rinse cycle to remove particulate residue\n4. Add DI water final rinse after ultrasonic cleaning\n5. Implement FOUP PWP (particle wafer test) after cleaning\n6. Verify ultrasonic power level not damaging FOUP surfaces\n\n## Prevention Measures\n\n- Qualify new cleaning procedures with particle testing before deployment\n- Add FOUP interior inspection to post-clean checklist\n- Limit ultrasonic power to prevent FOUP material damage\n- Implement periodic FOUP particle qualification\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on bottom-half wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random polymer particles on wafers after resist strip. FTIR confirms carbonaceous organic material. Particle count 25-60 per wafer, highly variable between wafers. Single strip tool ASH-LAM-01 affected.\n\nProcess Context: ASH-LAM-01 chamber at 28,000 RF-hours. O2 plasma strip recipe. Chamber clean scheduled at 30,000 RF-hours. Variable particle count suggests intermittent shedding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber polymer buildup approaching end-of-life - accumulated resist residue flaking from chamber walls intermittently\n\n**Evidence**:\n- 28,000 RF-hours approaching 30,000 clean interval = chamber condition degraded\n- Carbonaceous particles match resist strip byproducts\n- Variable count (25-60) indicates random flaking, not steady-state contamination\n- Single tool = tool-specific chamber condition\n- O2 plasma can cause polymer accumulation on cooler chamber surfaces\n\n**Distinguishing Factor**: Variable particle count + high RF-hours = end-of-life flaking\n\n## Corrective Actions\n\n1. Move up scheduled chamber clean - do not wait for 30,000 RF-hours\n2. Perform wet clean of chamber interior (IPA wipe)\n3. Run O2 plasma chamber conditioning at elevated power\n4. Inspect chamber walls, especially cooler regions near exhaust\n5. Run PWP to verify particle count <10/wafer before production\n6. Consider reducing clean interval to 25,000 RF-hours\n\n## Prevention Measures\n\n- Implement particle trending to predict chamber clean timing\n- Add in-situ particle monitoring if available\n- Reduce clean interval based on particle performance, not fixed hours\n- Track particle variability as early warning indicator\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss average, variable wafer-to-wafer"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects with NH4+ signature detected on wafer surfaces. Affects all wafers in cleanroom zone during specific 4-hour window (2 PM - 6 PM). Morning and evening production clean.\n\nProcess Context: Fab adjacent to office building with cafeteria. 2-6 PM corresponds to lunch cleanup and afternoon HVAC peak demand. AMC monitoring not deployed in affected zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AMC (Airborne Molecular Contamination) ingress from adjacent cafeteria - ammonia-based cleaning products or food decomposition releasing NH3 during afternoon period\n\n**Evidence**:\n- NH4+ signature indicates ammonia-based contamination\n- Time-window specific (2-6 PM) correlates with cafeteria cleanup/peak HVAC\n- All wafers in zone affected = airborne environmental contamination\n- Morning/evening clean = NH3 source only active during afternoon\n- HVAC peak demand may cause pressure differential drawing external air\n\n**Distinguishing Factor**: Time-specific + AMC signature = external contamination source\n\n## Corrective Actions\n\n1. Install AMC monitors in affected zone immediately\n2. Verify cleanroom pressure positive vs. adjacent areas during 2-6 PM\n3. Check HVAC makeup air source - may be drawing cafeteria exhaust\n4. Install chemical filtration on makeup air handling unit\n5. Increase cleanroom pressurization during peak HVAC demand\n6. Consider relocating or isolating air handling from cafeteria proximity\n\n## Prevention Measures\n\n- Deploy real-time AMC monitoring with <1 ppb sensitivity for NH3\n- Implement pressure differential monitoring with alarm\n- Schedule sensitive processes outside 2-6 PM window until resolved\n- Work with facilities to modify HVAC routing away from contamination sources\n\n**Severity**: Medium-High - affects entire zone during window\n**Yield Impact**: 5.5% yield loss during 2-6 PM, 0% other times"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random Si particles on wafers after CMP, 10-30 particles per wafer. Particles are crystalline Si confirmed by EDX. Affects wafers polished with Slurry Batch SL-2024-087. Previous batch SL-2024-086 showed no particles.\n\nProcess Context: New slurry batch received from supplier last week. Incoming QC particle count: 85,000/ml (spec: <50,000/ml but accepted on deviation).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Out-of-spec slurry batch with excessive Si particle contamination - deviation acceptance allowed substandard material into production\n\n**Evidence**:\n- Batch-specific: SL-2024-087 affected, SL-2024-086 clean\n- Incoming QC showed 85,000/ml vs 50,000/ml spec (1.7x over limit)\n- Deviation accepted despite out-of-spec condition\n- Si particles match slurry abrasive composition (colloidal silica)\n- Previous batch at spec showed no particle issue\n\n**Distinguishing Factor**: Batch-specific + incoming QC failure = supplier quality issue\n\n## Corrective Actions\n\n1. Quarantine remaining Batch SL-2024-087 immediately\n2. Switch to previous qualified batch or new batch meeting spec\n3. Review deviation approval process - should not accept 1.7x over spec\n4. Submit rejected batch to supplier with defect evidence\n5. Request supplier root cause and corrective action\n6. Clean slurry delivery system to remove residual contaminated material\n7. Run CMP qual with new batch before production\n\n## Prevention Measures\n\n- Enforce strict incoming QC rejection for particle count exceedance\n- No deviations for critical consumable specifications\n- Implement additional filtration at point-of-use for all slurry batches\n- Require supplier to filter to <25,000/ml to provide margin\n\n**Severity**: High - known out-of-spec material in production\n**Yield Impact**: 5.2% yield loss on affected batch usage"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random Cu particles on wafers after electroplating. 15-25 particles per wafer with spherical morphology suggesting liquid droplet origin. Affects only wafers run during first hour after tool startup.\n\nProcess Context: Tool DEP-AMAT-08 idles overnight in standby. Plating bath recirculation stops during idle. First-hour wafers affected, subsequent wafers clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bath stagnation overnight causing Cu precipitation - particles form during idle and resuspend during initial circulation after startup\n\n**Evidence**:\n- First-hour specific = startup-related contamination\n- Overnight idle with stopped recirculation allows precipitation\n- Spherical morphology consistent with precipitated metal particles\n- Subsequent wafers clean = particles consumed/flushed during initial operation\n- Cu particles in Cu plating = bath chemistry issue (not external contamination)\n\n**Distinguishing Factor**: First-hour pattern + idle correlation = startup condition issue\n\n## Corrective Actions\n\n1. Implement low-flow recirculation during idle (don't completely stop)\n2. If recirculation must stop, run extended circulation before first wafer\n3. Process 3-5 dummy wafers to capture precipitated particles before production\n4. Verify bath temperature maintained during idle (precipitation worsens if cooled)\n5. Check bath chemistry - Cu concentration, additives, pH after idle\n6. Add particle filtration with finer mesh to catch precipitates\n\n## Prevention Measures\n\n- Maintain minimum recirculation rate during all idle periods\n- Implement mandatory startup dummy wafer sequence\n- Monitor bath particle count after idle with online counter\n- Set maximum idle time limit before required conditioning\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on first-hour wafers, 0% on subsequent"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random fiber-like particles on wafers, 5-15 per wafer, 50-200\u03bcm length. Material analysis shows cellulose. Affects wafers across multiple tools in photolithography module.\n\nProcess Context: Cleanroom garment laundering service changed 2 weeks ago. New service uses different detergent. Some operators reporting garment lint shedding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleanroom garment quality degradation from new laundering service - inadequate lint removal in new cleaning process\n\n**Evidence**:\n- Cellulose fibers = fabric/paper material (garment or wipe origin)\n- Multiple tools in photo module = human activity area contamination\n- Laundering service change 2 weeks ago correlates with onset\n- Operator reports of lint shedding confirm garment quality issue\n- Photo module has high human density (manual resist inspection, reticle handling)\n\n**Distinguishing Factor**: Multi-tool + cellulose + service change = garment contamination\n\n## Corrective Actions\n\n1. Audit new laundry service - verify lint testing per cleanroom standards\n2. Test sample garments from new service for particle shedding\n3. If shedding confirmed, revert to previous laundry service immediately\n4. Replace all garments currently in circulation with known-good inventory\n5. Increase garment change frequency until resolved\n6. Enhance pre-entry air shower effectiveness\n\n## Prevention Measures\n\n- Require particle shedding certification for any laundry service\n- Perform incoming garment lot testing before deployment\n- Implement periodic garment shedding testing as part of quality program\n- Audit laundry service process changes quarterly\n\n**Severity**: Medium - affects human-activity-dense areas\n**Yield Impact**: 3.8% yield loss in photo module"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random embedded particles in TEOS film after CVD. Particles are SiO2 with trace metals (Na, K). 20-40 particles per wafer. Affects tool DEP-AMAT-03 only. Other CVD tools clean.\n\nProcess Context: DEP-AMAT-03 TEOS liquid source replaced 3 days ago. New TEOS bottle from same supplier. Incoming purity certificate shows Na <1 ppb (within spec).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: TEOS source contamination during bottle connection - handling contamination introduced Na/K despite meeting incoming purity spec\n\n**Evidence**:\n- Single tool (DEP-AMAT-03) = tool-specific contamination, not supplier issue\n- Timing correlates with TEOS replacement 3 days ago\n- Na/K contamination common from human contact (skin salts)\n- Incoming purity spec OK = contamination introduced during installation\n- SiO2 with Na/K indicates contaminated precursor in deposition\n\n**Distinguishing Factor**: Single tool + installation timing = handling contamination\n\n## Corrective Actions\n\n1. Replace TEOS source bottle on DEP-AMAT-03 with fresh bottle\n2. Use proper glove protocol - no bare contact with fittings or bottle\n3. Clean all fittings and delivery lines before reconnection\n4. Verify connection procedure followed approved method\n5. Run source purge cycle before production\n6. Test deposited film for trace metals before production restart\n\n## Prevention Measures\n\n- Implement double-glove handling for all source changes\n- Use dedicated clean fittings from sealed packaging\n- Purge new source lines before connecting to process\n- Add trace metal test to post-source-change qualification\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss due to trace metal contamination"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random micro-pitting on wafer backside, visible as surface roughening. Affects wafers after wet clean WET-DNS-01. Pits are 1-5\u03bcm diameter, 10-50 per wafer randomly distributed.\n\nProcess Context: WET-DNS-01 HF bath concentration increased from 1:100 to 1:50 (dilute to concentrated) 1 week ago for throughput improvement. Other wet tools at original concentration show no pitting.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HF overetch of wafer backside - higher concentration (1:50) attacking Si surface beyond intended etch\n\n**Evidence**:\n- Single tool with concentration change (WET-DNS-01) affected\n- Other tools at 1:100 show no pitting = concentration-dependent\n- Micro-pitting morphology consistent with localized HF attack\n- Random distribution indicates non-uniform attack (surface defect sites)\n- Backside Si more susceptible without protective film\n\n**Distinguishing Factor**: Concentration change + single tool = process parameter issue\n\n## Corrective Actions\n\n1. Revert HF concentration to 1:100 dilute ratio\n2. Reduce etch time if higher concentration required for throughput\n3. Verify backside etch rate at current vs original concentration\n4. Inspect affected wafers for electrical impact of backside damage\n5. Consider backside protection if aggressive clean required\n6. Qualify any concentration changes with surface integrity test\n\n## Prevention Measures\n\n- Require surface integrity qualification for any concentration change\n- Document maximum allowable concentration for each substrate type\n- Implement concentration monitoring with automated limit enforcement\n- Test backside quality as part of wet process qualification\n\n**Severity**: Medium - backside damage may affect downstream processing\n**Yield Impact**: 3.2% yield loss from backside damage effects"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination appearing after wafer measurement on KLA inspection tool. Pre-measurement: 5 particles/wafer average. Post-measurement: 35 particles/wafer. Measurement adds ~30 particles.\n\nProcess Context: KLA-INSP-02 used for in-line inspection. Particles are organic per FTIR. Stage uses vacuum hold. Mini-environment N2 purge at 92% (spec: >98%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inspection tool mini-environment contamination - inadequate N2 purge allowing organic AMC adsorption during measurement\n\n**Evidence**:\n- Post-measurement particle increase confirms tool is adding contamination\n- N2 at 92% well below 98% specification\n- Organic particles suggest AMC condensation on wafer surface\n- Vacuum hold exposes wafer to mini-environment during measurement time\n- Particle adsorption proportional to exposure time in contaminated environment\n\n**Distinguishing Factor**: Pre/post measurement delta = inspection tool adding defects\n\n## Corrective Actions\n\n1. Repair N2 purge system - restore to >98% specification\n2. Check purge flow rate and distribution uniformity\n3. Verify mini-environment seals are intact\n4. Install AMC filtration in mini-environment if not equipped\n5. Reduce measurement time to minimize exposure (if N2 cannot be restored immediately)\n6. Verify particle adder rate <5/wafer after repair\n\n## Prevention Measures\n\n- Add N2 concentration monitoring to metrology tool qualification\n- Set particle adder limit (<5/wafer) for all inspection tools\n- Include inspection tools in fab contamination control program\n- Implement mini-environment purge verification in daily qual\n\n**Severity**: Medium - metrology tool corrupting data and adding defects\n**Yield Impact**: 2.8% yield loss attributed to measurement-induced contamination"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random black spots on wafers after thermal oxidation, 0.5-2mm diameter spots visible to naked eye. Material analysis shows carbon contamination. Affects all furnace tubes on single day (Monday). Other days clean.\n\nProcess Context: Fab performs weekend maintenance including tube cleaning. Monday is first production day after maintenance. Furnace N2 purge runs during weekend.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-maintenance organic residue burnoff - cleaning solvents or handling contamination from maintenance oxidizing during first high-temp runs\n\n**Evidence**:\n- Monday-only pattern = first day after weekend maintenance\n- All tubes affected = common maintenance procedure issue\n- Carbon contamination from organic material pyrolysis\n- Visible spots indicate significant organic residue burning off\n- Weekend N2 purge insufficient to remove organic contamination\n\n**Distinguishing Factor**: Post-maintenance + all tubes + Monday = maintenance contamination\n\n## Corrective Actions\n\n1. Implement bake-out cycle Monday morning before production (ramp to 800\u00b0C in O2)\n2. Run dummy wafers through each tube to absorb residual contamination\n3. Review maintenance cleaning procedure - verify solvent evaporation complete\n4. Extend post-maintenance purge duration\n5. Use lower-residue cleaning solvents (e.g., high-purity IPA)\n6. Add pre-production qualification wafer requirement Monday AM\n\n## Prevention Measures\n\n- Standardize Monday bake-out as mandatory startup procedure\n- Qualify cleaning materials for low-residue compatibility\n- Add organic contamination test to post-maintenance qualification\n- Track Monday-specific defect rate as maintenance quality indicator\n\n**Severity**: Medium\n**Yield Impact**: 5.5% yield loss on Monday lots, 0% other days"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle spikes during processing, detected by in-situ particle monitor. Baseline: 5 counts/min. Spikes: 200+ counts/min lasting 30-60 seconds. Spikes correlate with FOUP door open events.\n\nProcess Context: Tool LITH-TEL-05 loadport area. FOUPs from different sources: internal fab FOUPs and customer-owned FOUPs. Spikes occur with customer FOUPs only.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Customer-owned FOUPs contaminated - external FOUPs not cleaned to fab standards releasing particles when opened\n\n**Evidence**:\n- Particle spikes correlate with FOUP door open events\n- Customer FOUPs only = external source contamination\n- Internal fab FOUPs clean = internal cleaning procedure effective\n- Spike timing (door open) indicates contamination release from FOUP interior\n- Customer FOUPs may have been exposed to non-cleanroom environments\n\n**Distinguishing Factor**: Customer-specific FOUPs + door-open correlation = external carrier contamination\n\n## Corrective Actions\n\n1. Implement incoming FOUP cleaning requirement for all customer FOUPs\n2. Install FOUP cleaning station at receiving\n3. Do not accept customer FOUPs directly into production area\n4. Transfer customer wafers to qualified internal FOUPs before processing\n5. Audit customer FOUP handling and storage procedures\n6. Establish FOUP cleanliness acceptance criteria for incoming carriers\n\n## Prevention Measures\n\n- Require all external FOUPs be cleaned before entering fab\n- Implement FOUP particle qualification test at receiving\n- Consider dedicated FOUPs for external lots (never leave fab)\n- Add FOUP source tracking to lot genealogy\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on customer FOUP lots"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metal contamination (Fe, Ni, Cr) on wafers after implant. 50-100 ppb surface concentration measured by TXRF. Affects wafers processed through IMP-AMAT-01 only. Other implant tools clean.\n\nProcess Context: IMP-AMAT-01 beamline had maintenance 2 weeks ago including source chamber opening. Graphite parts handled during maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beamline contamination from maintenance handling - metal contamination (tools, gloves) introduced during source chamber work\n\n**Evidence**:\n- Single tool (IMP-AMAT-01) = tool-specific contamination\n- Fe/Ni/Cr signature consistent with stainless steel tool contact\n- Maintenance 2 weeks ago correlates with contamination onset\n- Source chamber opening exposed internal surfaces to handling contamination\n- Graphite part handling may have used metal tools leaving residue\n\n**Distinguishing Factor**: Post-maintenance + single tool + metal mix = handling contamination\n\n## Corrective Actions\n\n1. Perform beamline bake-out at elevated temperature to desorb surface metals\n2. Run extended conditioning/seasoning before production\n3. Use carbon or ceramic tools for graphite part handling (no metal)\n4. Verify glove cleanliness during maintenance - use metal-free gloves\n5. Perform TXRF on test wafers to verify contamination <10 ppb before production\n6. Review and update maintenance handling procedures\n\n## Prevention Measures\n\n- Use metal-free tooling for all internal beamline maintenance\n- Require post-maintenance metal contamination qualification\n- Train maintenance technicians on metal-free handling procedures\n- Implement TXRF monitoring as part of implant tool qualification\n\n**Severity**: High - metal contamination affects device performance\n**Yield Impact**: 6.8% yield loss from metal contamination effects"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects that appear and disappear between sequential inspections. First inspection: 45 defects. Repeat inspection 1 hour later: 12 defects (different locations). Defects seem transient.\n\nProcess Context: Wafers stored in cleanroom mini-environment between inspections. Mini-environment humidity: 55% RH (spec: 40-50%). Some defects are water-like spots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Humidity-induced condensation - transient water droplets forming and evaporating on wafer surface in high-humidity storage\n\n**Evidence**:\n- Transient defects (appear/disappear) indicate reversible phenomenon\n- Different locations between inspections = not fixed contamination\n- Humidity at 55% exceeds 50% specification\n- Water-like spot appearance consistent with condensation\n- Condensation can form, evaporate, and reform at different locations\n\n**Distinguishing Factor**: Transient + humidity exceedance = environmental condensation\n\n## Corrective Actions\n\n1. Reduce mini-environment humidity to 40-45% RH specification\n2. Check mini-environment humidity control system\n3. Verify N2 purge dry and flowing (humid ambient air may be infiltrating)\n4. Inspect mini-environment door seals\n5. Store wafers in controlled environment between inspections\n6. Allow wafers to equilibrate in dry environment before re-inspection\n\n## Prevention Measures\n\n- Implement humidity monitoring with alarm at 50% RH\n- Ensure all storage environments meet humidity specification\n- Add humidity control verification to mini-environment PM\n- Track humidity-correlated transient defects in SPC\n\n**Severity**: Low-Medium - transient, but indicates environment issue\n**Yield Impact**: Inspection reliability impacted, actual yield loss ~2.0% from moisture effects"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random SiN particles on wafers after PECVD nitride deposition. 30-50 particles per wafer. Particles loosely adhered and some fall off during handling. Affects all wafers on specific process recipe only.\n\nProcess Context: Recipe STRESS_HIGH uses elevated RF power for high-stress film. Standard recipe STRESS_STD at lower power shows no particles. Both run on same tool DEP-AMAT-02.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific arcing at high RF power causing particle generation - elevated power in STRESS_HIGH causes micro-arcing that creates SiN particle spray\n\n**Evidence**:\n- Recipe-specific (STRESS_HIGH only) = process parameter issue\n- Same tool, different recipe = not hardware issue\n- High RF power increases arcing probability\n- Loosely adhered particles suggest they fell on surface, not grown in film\n- SiN composition matches deposited film material\n\n**Distinguishing Factor**: Recipe-specific + high power + loose particles = arcing-generated debris\n\n## Corrective Actions\n\n1. Reduce RF power in STRESS_HIGH recipe if stress target allows\n2. Inspect chamber for arc damage sites (pitting on showerhead or sidewalls)\n3. Verify chamber grounding and RF connections\n4. Check for insulating film buildup that promotes arcing\n5. Increase chamber clean frequency for high-power recipes\n6. Consider multi-step deposition with lower per-step power\n\n## Prevention Measures\n\n- Set RF power limits based on arcing threshold testing\n- Monitor RF reflected power for arcing signatures\n- Implement automatic power reduction if arcing detected\n- Clean chamber more frequently for high-power recipes\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on STRESS_HIGH recipe"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random discoloration on wafers stored >24 hours before next process step. Discoloration appears as brown stains, 5-20mm diameter patches. Stains contain sulfur per EDX analysis.\n\nProcess Context: Wafers queue in cleanroom stocker between process steps. Fab located in industrial area with nearby petrochemical facility. Recent air quality reports show elevated SO2 during queue period.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ambient SO2 contamination from external industrial source - sulfur dioxide penetrating cleanroom during high-pollution events\n\n**Evidence**:\n- Sulfur content in stains matches SO2 exposure\n- Queue-time dependent (>24 hours) = accumulation during storage\n- Air quality reports confirm elevated SO2 from nearby petrochemical facility\n- Industrial area location provides contamination source\n- Stocker may not have adequate chemical filtration\n\n**Distinguishing Factor**: External source + sulfur signature + queue-time dependency = AMC from environment\n\n## Corrective Actions\n\n1. Install chemical filtration (activated carbon) on stocker HVAC\n2. Add SO2 AMC monitoring to cleanroom with alarm threshold\n3. Reduce maximum queue time to <12 hours until filtration installed\n4. Verify cleanroom positive pressure vs. ambient (may need increase)\n5. Consider relocating critical storage to interior of building\n6. Seal any penetrations that may allow external air infiltration\n\n## Prevention Measures\n\n- Deploy real-time AMC monitoring for SO2, NO2, and other industrial pollutants\n- Link external air quality monitoring to cleanroom alarms\n- Implement queue time limits based on external pollution levels\n- Install chemical filtration on all makeup air units\n\n**Severity**: High - external contamination source difficult to control\n**Yield Impact**: 5.5% yield loss on long-queue wafers during pollution events"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random resist scum on wafers after develop, appearing as thin film residue. 20-60 affected spots per wafer randomly distributed. Only occurs on wafers developed >15 minutes after exposure. <10 minute PED wafers clean.\n\nProcess Context: Tool LITH-TEL-03 develop module. Post-exposure delay (PED) varies due to tool utilization. Resist type: chemically amplified (CAR).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist acid deactivation during extended PED - chemically amplified resist loses acid catalyst activity, leaving undeveloped residue\n\n**Evidence**:\n- PED-dependent (>15 min affected, <10 min clean) = time-sensitive chemistry\n- CAR resist requires active acid for complete development\n- Acid neutralization by ambient base (AMC) during queue causes incomplete development\n- Random distribution matches areas where acid diffused/neutralized unevenly\n- Scum = resist that didn't develop due to insufficient local acid\n\n**Distinguishing Factor**: PED-dependent + CAR resist = acid deactivation issue\n\n## Corrective Actions\n\n1. Reduce maximum PED to <12 minutes via scheduling optimization\n2. Install chemical filtration on exposure-to-develop transport path\n3. Consider N2-purged storage for exposed wafers awaiting develop\n4. If longer PED required, use PED-tolerant resist formulation\n5. Optimize develop chemistry (concentration, time) for extended PED if unavoidable\n6. Test resist at various PED times to establish limits\n\n## Prevention Measures\n\n- Set PED limit in lithography scheduling system\n- Deploy AMC monitoring in litho module (especially basic species)\n- Track PED time correlation with develop defects\n- Qualify resist with documented PED tolerance specification\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on PED >15 minute wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random pitting on Cu surface after anneal. Pits are 5-20\u03bcm diameter, 50-100 per wafer. SEM shows voiding at Cu grain boundaries. Issue appeared after changing anneal gas from N2 to forming gas (N2/H2).\n\nProcess Context: Forming gas anneal at 350\u00b0C introduced for improved Cu grain growth. Gas composition: 95% N2, 5% H2. Moisture in gas: 2 ppm (spec: <1 ppm).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture in forming gas causing Cu oxidation and H2 reduction blistering - water vapor creates local oxide that H2 then reduces, leaving voids\n\n**Evidence**:\n- Issue appeared with forming gas change = process gas related\n- Moisture at 2 ppm exceeds 1 ppm specification\n- Grain boundary pitting = preferential oxidation/reduction at boundaries\n- H2 in forming gas reduces Cu oxide but creates blistering if moisture present\n- 350\u00b0C provides sufficient thermal energy for this mechanism\n\n**Distinguishing Factor**: Gas change + moisture exceedance + grain boundary pits = gas quality issue\n\n## Corrective Actions\n\n1. Verify forming gas moisture content - must be <1 ppm\n2. Replace gas cylinder if moisture exceeds spec\n3. Add inline purifier/dryer to forming gas delivery\n4. Verify gas panel for leak points allowing moisture ingress\n5. If moisture cannot be reduced, revert to N2 anneal\n6. Run test anneal with qualified low-moisture gas\n\n## Prevention Measures\n\n- Implement inline moisture monitoring on forming gas\n- Set moisture spec at <0.5 ppm for added margin\n- Verify gas quality with each cylinder change\n- Add moisture specification to gas purchase agreement\n\n**Severity**: High - Cu integrity issue\n**Yield Impact**: 6.2% yield loss from Cu voiding"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particles appearing after plasma etch, increasing in frequency through lot. First wafer: 5 particles. 25th wafer: 85 particles. Progressive increase during lot processing.\n\nProcess Context: Tool ETCH-LAM-07 processing back-to-back lots. No chamber clean between lots. Chamber walls accumulating polymer byproduct visible through viewport.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive polymer accumulation without in-situ cleaning - chamber byproduct flakes off increasingly as thickness builds during lot processing\n\n**Evidence**:\n- Progressive increase (5 to 85 particles) = cumulative contamination\n- Visible polymer accumulation through viewport confirms source\n- No chamber clean between lots allows unchecked buildup\n- Polymer flaking increases non-linearly as film thickens and stresses increase\n- Random distribution consistent with falling particles from various wall locations\n\n**Distinguishing Factor**: Progressive increase during lot = chamber condition degradation\n\n## Corrective Actions\n\n1. Implement in-situ chamber clean between lots (O2 or NF3 plasma)\n2. Run chamber clean immediately before continuing production\n3. Perform manual chamber inspection and wipe if severe buildup\n4. Define maximum continuous wafer count before mandatory clean\n5. Run PWP after clean to verify particle count <10/wafer\n6. Establish lot-based clean schedule\n\n## Prevention Measures\n\n- Implement automatic chamber clean after N wafers (determine N from particle trending)\n- Add in-situ particle monitoring to trigger cleaning\n- Track particle progression to optimize clean interval\n- Include inter-lot clean time in capacity planning\n\n**Severity**: Medium\n**Yield Impact**: First wafer 0.5%, last wafer 8.5% - averaging 4.5% per lot"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface haze on wafers after implant. Haze appears as light scattering visible under laser inspection. Affects wafers implanted with high-dose (>1E16) recipes only. Lower doses clean.\n\nProcess Context: Tool IMP-AMAT-02. High-dose implant creates amorphous surface layer. Wafers stored 48 hours before anneal. Standard annealing at 900\u00b0C for recrystallization.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Native oxide growth on damaged implant surface during extended queue - amorphous layer oxidizes preferentially during storage, interfering with anneal recrystallization\n\n**Evidence**:\n- High-dose (>1E16) specific = damage-dependent effect\n- Heavy implant damage creates reactive amorphous Si surface\n- 48-hour queue allows significant native oxide growth on damaged surface\n- Oxide on amorphous layer causes haze during recrystallization\n- Lower doses create less damage, less reactive surface\n\n**Distinguishing Factor**: High dose + queue time + surface reactivity = oxidation of implant damage\n\n## Corrective Actions\n\n1. Reduce implant-to-anneal queue time to <24 hours for high-dose wafers\n2. Store high-dose wafers in N2-purged environment\n3. Add HF dip before anneal to remove native oxide\n4. Consider in-situ anneal immediately after implant if available\n5. Optimize anneal ramp rate to minimize oxide effects\n6. Qualify queue time limits by implant dose\n\n## Prevention Measures\n\n- Set dose-dependent queue time limits in scheduling system\n- Implement N2 storage for all high-dose wafers\n- Track implant-to-anneal queue time as process variable\n- Add surface quality inspection before anneal for high-dose lots\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on high-dose wafers with extended queue"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic contamination on wafers after post-CMP clean. Contamination appears as streaky film under UV light. Affects all tools using Clean Chemical Batch CC-456. Previous batch CC-455 showed no contamination.\n\nProcess Context: Post-CMP clean uses proprietary organic solvent. New batch CC-456 received last week. Same supplier, same product number. No specification changes documented.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical batch quality variation - undocumented formulation or process change in CC-456 leaving organic residue\n\n**Evidence**:\n- Batch-specific (CC-456 affected, CC-455 clean) = incoming material issue\n- All tools using batch affected = not tool-specific\n- Organic residue consistent with cleaning solvent leaving film\n- Same product number but different quality = lot-to-lot variation\n- Streaky pattern suggests incomplete rinse or residue from chemical\n\n**Distinguishing Factor**: Chemical batch correlation = supplier quality issue\n\n## Corrective Actions\n\n1. Quarantine remaining CC-456 batch immediately\n2. Switch to reserve CC-455 inventory or other qualified batch\n3. Sample CC-456 for comparison analysis vs CC-455\n4. Contact supplier for batch investigation and root cause\n5. Request certificate of analysis comparison between batches\n6. Clean all affected tanks and lines before using new batch\n\n## Prevention Measures\n\n- Implement incoming chemical lot qualification testing\n- Perform comparative analysis of each batch vs reference\n- Establish supplier quality agreement with batch consistency requirements\n- Add residue test to chemical incoming inspection\n\n**Severity**: High - chemical quality issue affecting multiple tools\n**Yield Impact**: 5.8% yield loss on affected batch usage"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface damage on wafers after ion beam etch. Damage appears as shallow craters 10-50\u03bcm diameter. Affects wafers during first 30 minutes after tool startup, then stabilizes. Ion source warm-up suspected.\n\nProcess Context: Tool IBE-01 idles between lots. Ion source re-ignites after idle. Sputter target soak-in takes 15-20 minutes per specification. First wafers processed after only 10-minute soak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient ion source conditioning after startup - target not fully stable causing particle ejection and beam non-uniformity\n\n**Evidence**:\n- First 30 minutes affected, then stabilizes = startup conditioning issue\n- 10-minute actual soak vs 15-20 minute spec = inadequate conditioning\n- Craters indicate particle bombardment or unstable ion species\n- Sputter target requires thermal equilibration for stable operation\n- Production started before source fully conditioned\n\n**Distinguishing Factor**: Startup-specific + below-spec soak time = conditioning issue\n\n## Corrective Actions\n\n1. Enforce minimum 20-minute source conditioning after any startup\n2. Run dummy wafers during conditioning period - do not process product\n3. Verify beam current stability meets spec before production (<\u00b12% variation)\n4. Check target condition - may need replacement if unstable after conditioning\n5. Monitor source parameters during startup for anomalies\n6. Implement source stability interlock to prevent early production start\n\n## Prevention Measures\n\n- Add source conditioning time to tool recipe with interlock\n- Automate beam stability verification before production enable\n- Track first-wafer-after-startup quality as source health indicator\n- Document minimum conditioning requirements in SOP\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss on first 30 minutes of production"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random polymer-like contamination on wafers, detected only by SEM (not visible on optical inspection). 100-200 nano-scale particles per wafer. Affects all wafers processed in Module 3 regardless of tool.\n\nProcess Context: Module 3 contains 6 process tools and shared mini-environment. Module ceiling FFU (Fan Filter Unit) at 8 years old. Other modules with newer FFUs show lower background particle levels.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aging FFU outgassing - old fan filter unit releasing polymer particles from degraded gaskets, fan components, or filter media\n\n**Evidence**:\n- Module-wide (all 6 tools) = shared environment issue, not tool-specific\n- Nano-scale particles consistent with polymer degradation products\n- 8-year-old FFU exceeds typical 5-7 year service life\n- Other modules with newer FFUs cleaner = age correlation\n- Polymer materials in FFU (gaskets, fan components) degrade over time\n\n**Distinguishing Factor**: Module-wide + old FFU + polymer = FFU degradation\n\n## Corrective Actions\n\n1. Schedule FFU replacement for Module 3 as priority maintenance\n2. Perform detailed FFU inspection for polymer degradation sources\n3. Increase particle monitoring frequency until FFU replaced\n4. Consider temporary HEPA filtration enhancement in module\n5. Check fan motor bearings for wear (can shed particles)\n6. Test current filter efficiency - may be below 99.99% spec\n\n## Prevention Measures\n\n- Establish FFU replacement schedule at 7 years maximum\n- Implement annual FFU efficiency testing after 5 years\n- Track module-specific particle levels to identify aging equipment\n- Include polymer particle monitoring in contamination control program\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss across Module 3"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random crystal defects detected by X-ray diffraction after epitaxy. Defects appear as stacking faults 50-200 per cm\u00b2. Affects wafers from specific substrate supplier (Supplier B). Supplier A wafers clean.\n\nProcess Context: Both suppliers certified to same substrate specification. Supplier B provides 30% cost savings. Substrate incoming inspection passes specification. Epitaxy recipe identical for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Substrate quality variation from Supplier B - surface preparation or crystal quality differences not captured by incoming specification\n\n**Evidence**:\n- Supplier-specific (B affected, A clean) = incoming material issue\n- Incoming inspection passes = specification may be inadequate\n- Stacking faults initiated at substrate/epi interface\n- Lower cost supplier may have different surface preparation or CZ growth process\n- Crystal quality differences not detected by standard inspection\n\n**Distinguishing Factor**: Supplier-specific + incoming spec pass = hidden quality difference\n\n## Corrective Actions\n\n1. Quarantine remaining Supplier B substrates pending investigation\n2. Perform detailed surface analysis comparing Supplier A vs B (AFM, TEM, contamination)\n3. Add epitaxy qualification test for each incoming substrate lot\n4. Work with Supplier B to identify process difference\n5. Revise incoming specification to capture actual quality differences\n6. Consider surface preparation enhancement for Supplier B if defects are surface-related\n\n## Prevention Measures\n\n- Implement process-specific qualification testing for all substrate suppliers\n- Require equivalent epitaxy results, not just specification compliance\n- Add stacking fault density to substrate qualification criteria\n- Conduct regular supplier audits including process monitoring\n\n**Severity**: High - crystal defects affect device performance\n**Yield Impact**: 7.2% yield loss on Supplier B substrates"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface pitting on wafers after DI water rinse, 20-80 pits per wafer. Pits are 1-5\u03bcm diameter. Affects wafers rinsed at high flow rate (20 L/min). Lower flow rate (10 L/min) shows no pitting.\n\nProcess Context: Wet bench WET-DNS-06 DI rinse module. High flow rate introduced for faster cycle time. DI water source: 18.2 M\u03a9\u00b7cm, TOC <3 ppb. Same water quality at both flow rates.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cavitation damage from high-flow turbulence - excessive flow rate creates cavitation bubbles that collapse on wafer surface causing pitting\n\n**Evidence**:\n- Flow-rate specific (20 L/min affected, 10 L/min clean) = hydrodynamic effect\n- Same DI quality rules out water contamination\n- Pit morphology consistent with cavitation bubble collapse damage\n- High flow creates turbulent regime with localized low-pressure zones\n- Surfaces with thin films or patterns more susceptible to cavitation damage\n\n**Distinguishing Factor**: Flow-rate specific + same water quality = mechanical/hydrodynamic cause\n\n## Corrective Actions\n\n1. Reduce rinse flow rate to 10-15 L/min (below cavitation threshold)\n2. Optimize nozzle design to reduce turbulence at high flow\n3. Increase rinse time to compensate for lower flow if cycle time critical\n4. Evaluate alternative rinse methods (cascade, spray) less prone to cavitation\n5. Qualify maximum flow rate that avoids cavitation\n6. Run surface integrity test at various flow rates\n\n## Prevention Measures\n\n- Establish maximum flow rate limits based on cavitation threshold testing\n- Include surface damage testing in any flow rate optimization\n- Monitor for cavitation indicators (noise, vibration) at rinse stations\n- Document flow rate limits in recipe specifications\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss at high flow rate, 0% at qualified rate"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random micro-masking defects after etch creating \"grass\" or pillar structures. 10-50 affected sites per wafer. Pillars are 50-200nm tall. Occurs on Product A wafers only, not Product B processed on same tool.\n\nProcess Context: Both products use same etch recipe. Product A has 50nm more photoresist thickness than Product B. Same resist type and vendor for both products.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist sputtering from thicker resist creating micro-masking - thicker resist on Product A redeposits during etch, creating etch residue pillars\n\n**Evidence**:\n- Product-specific (A with thick resist affected, B clean) = resist-related\n- Same recipe and tool = not process or hardware issue\n- 50nm additional resist thickness on Product A creates more sputter material\n- Sputtered resist redeposits as micro-mask creating grass/pillars\n- Product B with thinner resist has insufficient sputter volume to cause issue\n\n**Distinguishing Factor**: Product-specific + resist thickness difference = resist sputtering mechanism\n\n## Corrective Actions\n\n1. Reduce resist thickness on Product A to match Product B if process allows\n2. Add overetch step with higher polymer-clearing conditions for Product A\n3. Increase ion bombardment component of etch to clear redeposited material\n4. Consider in-situ resist strip during etch to reduce available sputter source\n5. Optimize selectivity to minimize resist erosion/sputtering\n6. Run etch optimization DOE for Product A resist thickness\n\n## Prevention Measures\n\n- Qualify etch recipe for each resist thickness range\n- Document resist thickness limits for each etch recipe\n- Implement resist thickness monitoring before etch\n- Add micro-masking inspection to etch qualification\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on Product A"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure - wafer surface 100% damaged with plasma burn marks covering entire surface. Metallic discoloration visible. Failure occurred at wafer 12 of 25-wafer lot. Tool alarm: 'RF REFLECTED POWER HIGH - PROCESS ABORT'.\n\nProcess Context: Tool ETCH-LAM-05, Recipe POLY_GATE_ETCH. RF generator showed 95% reflected power spike at timestamp 14:32:45. Previous 11 wafers processed normally.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF matching network failure - catastrophic impedance mismatch causing uncontrolled plasma arc\n\n**Failure Mechanism**:\n- Matching network component failure (likely capacitor or inductor)\n- 95% reflected power indicates near-total impedance mismatch\n- Unmatched RF energy dissipated as destructive plasma arc on wafer surface\n- Metallic discoloration from electrode material sputtered by arc\n\n**Timeline Analysis**:\n- 14:32:45: RF reflected power spike to 95%\n- Failure was sudden (previous 11 wafers normal) indicating component failure, not gradual drift\n- Mid-lot failure pattern confirms equipment malfunction during process\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Do not process any wafers\n2. Quarantine wafer 12 and all subsequent wafers in loadlock\n3. Quarantine wafers 1-11 pending inspection (may have RF damage precursors)\n4. Lock out tool from scheduling system\n5. Post warning signage at tool\n\n## Investigation Steps\n\n1. Download full FDC data from 14:30:00 - 14:35:00\n2. Review RF forward/reflected power trends for wafers 1-11 for drift\n3. Inspect matching network capacitors and inductors for burn marks or failure\n4. Check RF cable connections for arcing damage\n5. Verify RF generator output power stability\n6. Measure matching network component values vs. specification\n\n## Prevention Measures\n\n- Implement RF reflected power interlock with immediate abort at >20% reflected\n- Add matching network component health monitoring to FDC\n- Schedule matching network PM at 15,000 RF-hours\n- Install redundant RF monitoring with automatic tool lockout\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% - wafer 12 destroyed; 44% of lot (11/25) potentially affected by RF stress"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full contamination covering 95% of wafer surface with thick brown deposit. All 25 wafers in lot affected. Contamination appeared suddenly on first wafer after tool had been idle for 6 hours.\n\nProcess Context: Tool DEP-AMAT-03, TEOS oxide deposition. Tool idle 6 hours before lot start. No chamber conditioning performed. Alarm: 'CHAMBER PRESSURE EXCURSION - HIGH'.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber outgassing contamination after extended idle - condensed moisture and organics released in uncontrolled deposition during first process cycle\n\n**Failure Mechanism**:\n- 6-hour idle allowed moisture and organic contaminants to adsorb on chamber walls\n- No conditioning cycle before production\n- First wafer received massive contaminant dump during initial process heat-up\n- Pressure excursion from volatile contaminant release\n- Brown deposit consistent with organic decomposition products\n\n**Timeline Analysis**:\n- 6 hours idle with chamber at reduced temperature\n- First wafer of lot immediately affected = chamber conditioning issue\n- All wafers affected indicates chamber never recovered without intervention\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Chamber contaminated\n2. Quarantine all 25 wafers as scrap\n3. Do not open chamber without proper PPE (unknown contaminants)\n4. Isolate chemical delivery system\n5. Notify environmental safety if hazardous materials suspected\n\n## Investigation Steps\n\n1. Review FDC for pressure, temperature, and gas flow anomalies\n2. Analyze brown deposit by FTIR to identify composition\n3. Check precursor delivery system for decomposition or leaks\n4. Verify chamber hadn't been opened during idle (maintenance)\n5. Review idle state parameters - should maintain purge and temperature\n6. Check foreline and pump for backstreaming contamination\n\n## Prevention Measures\n\n- Implement mandatory chamber conditioning after idle >4 hours\n- Maintain elevated chuck temperature during idle (80\u00b0C minimum)\n- Continue N2 purge flow during all idle periods\n- Automate post-idle conditioning sequence before production enable\n- Add wafer count interlock requiring conditioning wafers after extended idle\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% - entire lot scrapped due to contamination"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic vacuum failure - wafer surface shows oxidation/discoloration across 90% of surface consistent with atmospheric exposure. Wafer 18 of 25 lot. Tool alarm: 'CHAMBER PRESSURE >100 TORR - EMERGENCY STOP'.\n\nProcess Context: Tool ETCH-LAM-08, metal etch process requiring <5 mTorr base pressure. Sudden pressure rise at 11:15:22 from 5 mTorr to atmosphere in 2 seconds. Facility reported no external events.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Catastrophic vacuum seal failure - O-ring rupture or gate valve seal failure causing immediate chamber venting to atmosphere\n\n**Failure Mechanism**:\n- 2-second pressure rise indicates large-area seal failure (not pinhole leak)\n- Atmospheric oxygen exposure during active plasma caused immediate wafer oxidation\n- Metal etch chemistry (chlorine-based) potentially created corrosive byproducts\n- Mid-lot failure indicates progressive seal degradation reaching failure point\n\n**Timeline Analysis**:\n- 11:15:22: Sudden pressure spike 5 mTorr \u2192 760 Torr (2 seconds)\n- Failure speed indicates major seal rupture, not gradual leak\n- Wafers 1-17 may have experienced declining vacuum without alarm\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Vacuum integrity compromised\n2. Do not open chamber - may contain corrosive gas residue\n3. Quarantine all 25 wafers - atmospheric exposure during etch\n4. Verify chamber exhaust is functioning (safety)\n5. Evacuate personnel from immediate tool area until gases confirmed safe\n6. Contact vacuum system specialist for seal assessment\n\n## Investigation Steps\n\n1. Review base pressure trend for wafers 1-17 for gradual degradation\n2. Perform helium leak check on all chamber seals\n3. Inspect chamber door O-ring for rupture or extrusion\n4. Check gate valve seals and actuator\n5. Verify slit valve integrity\n6. Review maintenance history - O-ring replacement schedule\n7. FDC analysis for pressure instability precursors\n\n## Prevention Measures\n\n- Implement continuous vacuum monitoring with tight alarm bands (\u00b10.5 mTorr)\n- Replace chamber O-rings at 50% of manufacturer rated cycles\n- Add leak-up rate test to daily qualification\n- Install redundant vacuum gauge with cross-check alarm\n- Implement predictive O-ring replacement based on cycle count and temperature exposure\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - atmospheric exposure during active process"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete process failure - no film deposited on wafer, bare substrate visible across 100% of surface. Affects wafers 1-5 of lot, wafers 6-25 showed partial/thin film. Tool alarm: 'MFC-3 FLOW DEVIATION - OUT OF SPEC'.\n\nProcess Context: Tool DEP-AMAT-06, tungsten CVD deposition. MFC-3 controls WF6 precursor flow. FDC shows MFC-3 flow at 0 sccm vs. recipe setpoint 200 sccm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mass flow controller (MFC-3) complete failure - WF6 precursor flow blocked causing no film deposition\n\n**Failure Mechanism**:\n- MFC-3 reading 0 sccm indicates complete flow stoppage\n- WF6 is tungsten source - without it, no W deposition possible\n- Partial recovery on wafers 6-25 suggests intermittent MFC operation\n- WF6 is corrosive gas - MFC internal valve seat may have corroded closed\n\n**Timeline Analysis**:\n- First wafer affected = failure existed before lot start\n- Wafers 1-5: Complete failure (0% deposition)\n- Wafers 6-25: Partial recovery (intermittent MFC operation)\n- MFC likely failed during previous lot or idle period\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - MFC not functioning correctly\n2. Quarantine all 25 wafers - film thickness out of specification\n3. Close WF6 supply valve upstream of MFC\n4. Verify no WF6 leak downstream of failed MFC\n5. Review previous lot for potential affected wafers\n\n## Investigation Steps\n\n1. Verify MFC-3 mechanical position (should match command)\n2. Test MFC response with N2 (safe gas) to verify valve operation\n3. Check MFC internal valve seat for corrosion or particle blockage\n4. Review MFC calibration history and last verification date\n5. Check WF6 bottle/cylinder pressure and supply valve status\n6. Verify MFC control cable and signal integrity\n7. Test MFC electronics/controller board\n\n## Prevention Measures\n\n- Implement MFC flow verification at recipe start (pre-check before wafer load)\n- Add MFC flow interlock - abort process if actual flow <80% of setpoint\n- Schedule MFC replacement for corrosive gases at 2-year intervals\n- Add redundant flow sensor downstream of critical MFCs\n- Implement zero-flow alarm with immediate tool lockout\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - wafers 1-5 no film, wafers 6-25 out-of-spec thickness"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic contamination - thick metallic particles covering 85% of wafer surface. Particles are large (50-500\u03bcm) and visible to naked eye. Occurred simultaneously on two tools: ETCH-LAM-05 and ETCH-LAM-06 at 09:45.\n\nProcess Context: Both tools share common process gas delivery system. Facility alarm at 09:44: 'GAS CABINET B - REGULATOR FAILURE'. Gas cabinet B supplies Cl2 to both etch tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas regulator failure releasing contamination from corroded regulator internals into process gas stream\n\n**Failure Mechanism**:\n- Gas cabinet regulator catastrophic failure\n- Corroded regulator components (typically stainless steel, nickel, Hastelloy) released into Cl2 gas stream\n- Particles transported through gas lines to both connected tools\n- Multi-tool simultaneous failure confirms shared infrastructure root cause\n- Large particle size (50-500\u03bcm) indicates mechanical breakup of regulator components\n\n**Timeline Analysis**:\n- 09:44: Facility alarm - regulator failure\n- 09:45: Defects appear on both tools (1-minute propagation delay through gas lines)\n- Simultaneous multi-tool failure = facility issue, not tool-specific\n\n## Immediate Containment Actions\n\n1. **BOTH TOOLS DOWN IMMEDIATELY** - Shared contamination source\n2. Close Cl2 supply at gas cabinet isolation valve\n3. Quarantine all wafers from both tools processed after 09:44\n4. Evacuate area near gas cabinet (Cl2 safety concern)\n5. Notify facilities and gas delivery maintenance\n6. Check other tools connected to Gas Cabinet B\n\n## Investigation Steps\n\n1. Secure failed regulator for failure analysis (do not discard)\n2. Inspect gas lines from cabinet to tools for particle accumulation\n3. Check all regulators on Gas Cabinet B for similar degradation\n4. Review regulator maintenance and replacement history\n5. Verify gas purity specification being supplied\n6. Sample particles for composition analysis (confirm regulator material)\n7. Check upstream filter integrity\n\n## Prevention Measures\n\n- Implement inline particle filter at each tool gas inlet (point-of-use filtration)\n- Add gas cabinet regulator pressure stability monitoring\n- Replace Cl2 service regulators annually (corrosive service life)\n- Install redundant regulator with automatic switchover\n- Add downstream pressure monitoring to detect regulator failure\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% on both tools - multiple lots affected by facility failure"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete etch failure - film remains unaffected, 0% etch observed across entire wafer surface. All 25 wafers in lot show identical issue. Tool showed no alarms during processing.\n\nProcess Context: Tool ETCH-LAM-03. Recipe loaded shows 'OXIDE_BLANK_TEST' instead of production recipe 'OXIDE_MAIN_ETCH'. Operator logged recipe change at 07:15 for qualification wafer, production lot started at 08:00.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong recipe loaded - test recipe (no etch chemistry) used for production lot due to operator error in recipe selection\n\n**Failure Mechanism**:\n- OXIDE_BLANK_TEST is qualification recipe with no active etch chemistry\n- Production recipe OXIDE_MAIN_ETCH not loaded after qualification complete\n- No tool alarm because test recipe executed correctly (just wrong recipe)\n- Human error compounded by lack of recipe verification interlock\n\n**Timeline Analysis**:\n- 07:15: Operator changed to test recipe for qualification\n- 08:00: Production lot started without reverting to production recipe\n- All 25 wafers processed with wrong recipe\n- No alarms because no process parameter excursion occurred\n\n## Immediate Containment Actions\n\n1. **STOP LOT PROCESSING** - Wrong recipe in use\n2. Verify correct recipe now loaded for subsequent lots\n3. Quarantine all 25 wafers - require full rework\n4. Review operator actions and lot traveler documentation\n5. Check if other lots were similarly affected\n\n## Investigation Steps\n\n1. Review recipe change log for timeline of changes\n2. Verify lot traveler vs. actual recipe used\n3. Interview operator about qualification and production handoff\n4. Check if recipe verification step exists in work instructions\n5. Audit recipe management system for access controls\n6. Review FDC to confirm test recipe parameters (no etch chemistry)\n\n## Prevention Measures\n\n- Implement recipe-to-lot verification interlock (MES integration)\n- Require dual verification for any recipe change\n- Automatic recipe revert after qualification wafer completion\n- Add recipe confirmation step in production startup checklist\n- Implement recipe lockout after qualification - require explicit production enable\n- Add supervisor sign-off for recipe changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot rework required - significant cycle time impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic thermal damage - wafer shows discoloration and warping across 100% of surface. Wafer physically deformed (>2mm bow). Occurred on wafer 3 of lot. Tool alarm: 'CHUCK TEMPERATURE >500\u00b0C - INTERLOCK TRIP'.\n\nProcess Context: Tool ETCH-LAM-09, designed for room temperature etch. Chuck temperature setpoint: 25\u00b0C. FDC shows chuck temp ramped from 25\u00b0C to 520\u00b0C over 45 seconds before interlock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck heater controller runaway - heater control loop failure causing uncontrolled temperature rise\n\n**Failure Mechanism**:\n- Heater controller failed in 'full power' state\n- Temperature feedback loop not controlling heater output\n- 45-second ramp from 25\u00b0C to 520\u00b0C indicates maximum heater power\n- Thermal shock caused wafer warping and material degradation\n- Interlock at 500\u00b0C provided late protection (damage already done)\n\n**Timeline Analysis**:\n- Wafers 1-2 normal (controller functioning)\n- Wafer 3 process start: controller failure occurred\n- 45-second uncontrolled ramp: 25\u00b0C \u2192 520\u00b0C\n- Interlock trip at 500\u00b0C stopped heating but damage complete\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Heater control failure\n2. Allow chamber to cool naturally - do not open hot\n3. Quarantine wafer 3 (destroyed) and wafers 1-2 (potential thermal stress)\n4. De-energize heater circuit at breaker\n5. Post thermal hazard warning at tool\n6. Do not restart until controller replaced and tested\n\n## Investigation Steps\n\n1. Review FDC temperature and heater power data for failure signature\n2. Check temperature controller output signal (stuck high?)\n3. Test thermocouple feedback circuit for open/short\n4. Inspect heater relay/SSR for welded contacts (common failure)\n5. Verify temperature controller PID settings unchanged\n6. Check for controller firmware/hardware fault codes\n7. Thermal image chuck to verify heater zone functionality\n\n## Prevention Measures\n\n- Add independent over-temperature sensor with hardware interlock (separate from controller)\n- Implement heater power monitoring with rate-of-rise alarm\n- Lower interlock setpoint to 200\u00b0C for room-temp processes\n- Add redundant temperature monitoring with cross-check\n- Schedule SSR/relay replacement at 50,000 cycles\n- Implement controller watchdog with automatic shutdown\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer 3 destroyed; wafers 1-2 require thermal stress evaluation"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive arcing damage - wafer shows crater-like damage pits covering 95% of surface. Burn marks visible on wafer edge and flat. Occurred at first wafer after PM completion. Tool alarm: 'ARC DETECT - PROCESS ABORT'.\n\nProcess Context: Tool DEP-AMAT-05, PVD sputter deposition. PM completed 2 hours ago including target replacement and shield cleaning. Chamber pumped down post-PM. First qualification wafer showed severe arcing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-PM chamber conditioning failure - residual contamination or improper component installation causing severe plasma arcing\n\n**Failure Mechanism**:\n- PM activities introduced contamination or left conductive debris\n- Target or shield may be improperly seated/grounded\n- First wafer received full arc damage during plasma ignition\n- Crater damage from localized high-energy arc strikes\n- Edge/flat damage indicates arcing to grounded chamber components\n\n**Timeline Analysis**:\n- PM completed 2 hours ago\n- First wafer after PM = chamber condition issue\n- Arc detected immediately upon plasma ignition\n- No seasoning wafers run post-PM to condition chamber\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber condition compromised\n2. Quarantine failed wafer as evidence\n3. Do not vent chamber until arcing source identified\n4. Review PM checklist for completion sign-off\n5. Contact PM technician for debrief\n\n## Investigation Steps\n\n1. Review PM documentation - what was done/changed?\n2. Vent and inspect chamber for:\n   - Target seating and electrical connection\n   - Shield positioning and grounding\n   - Conductive debris on insulators\n   - Tools or materials left in chamber\n3. Verify magnetron assembly properly reinstalled\n4. Check dark space shield gap (too small = arcing)\n5. Verify all RF/DC connections properly torqued\n6. Inspect for fingerprints or contamination on insulators\n\n## Prevention Measures\n\n- Require seasoning wafers (3-5 minimum) after any PM before production\n- Implement post-PM chamber inspection checklist with dual verification\n- Add low-power plasma test before production power levels\n- Take chamber photo post-PM for verification\n- Require supervisor sign-off for PM completion\n- Implement gradual power ramp-up protocol after PM\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% first wafer destroyed; tool unavailable until PM verified"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete film delamination - deposited film peeled off in sheets, affecting 100% of wafer surface. Multiple wafers (8-15 of lot) show identical delamination. Film appears intact but not adhered.\n\nProcess Context: Tool DEP-AMAT-07, Ti/TiN barrier deposition. Pre-clean module RF power showed 0W during wafers 8-15 (setpoint: 400W). Pre-clean failed silently. Chamber pressure normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-clean RF failure - sputter pre-clean step not executed, resulting in native oxide barrier preventing film adhesion\n\n**Failure Mechanism**:\n- Pre-clean RF generator failed (0W vs 400W setpoint)\n- No sputter cleaning of native oxide on wafer surface\n- Ti/TiN deposited on oxide layer = poor adhesion\n- Films mechanically intact but no chemical bonding to substrate\n- Failure was 'silent' - no alarm triggered for RF power loss\n\n**Timeline Analysis**:\n- Wafers 1-7: Pre-clean functioning (400W), good adhesion\n- Wafer 8: RF failed during or before this wafer\n- Wafers 8-15: No pre-clean (0W), complete delamination\n- No alarm indicated = monitoring gap for pre-clean power\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Pre-clean not functioning\n2. Quarantine wafers 8-15 (delaminated, scrap)\n3. Inspect wafers 1-7 for adhesion integrity\n4. Verify subsequent lots not affected\n5. Isolate pre-clean module for diagnosis\n\n## Investigation Steps\n\n1. Test pre-clean RF generator output\n2. Check RF cable and connections to pre-clean chamber\n3. Verify RF matching network functionality\n4. Review FDC for RF power trend prior to failure\n5. Check pre-clean interlock logic - why no alarm at 0W?\n6. Test RF generator on dummy load\n7. Inspect pre-clean chamber for damage from failed plasma\n\n## Prevention Measures\n\n- Implement RF power verification interlock - abort if <80% of setpoint\n- Add pre-clean effectiveness monitor (reflectivity change or electrical test)\n- Enable RF power alarm at \u00b110% deviation from setpoint\n- Add adhesion test wafer to qualification routine\n- Implement chamber-by-chamber RF power logging\n- Require pre-clean RF verification before deposition enable\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafers 8-15 (32% of lot scrapped)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Total etch depth failure - etch depth measured at 2500nm vs target 500nm (5x over-etch). Film completely removed plus substrate attack on 95% of wafer. Occurred on wafers 20-25 of lot.\n\nProcess Context: Tool ETCH-LAM-06. Endpoint detector failed at wafer 20. FDC shows endpoint signal flat-lined at wafer 20. Tool continued to run for full timed etch (normally endpoint would stop earlier).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Endpoint detector failure with inadequate backup - optical endpoint system failed, tool defaulted to maximum timed etch causing severe over-etch\n\n**Failure Mechanism**:\n- Endpoint detector signal lost (flat-lined) at wafer 20\n- System defaulted to time-based etch (maximum allowed time)\n- Without endpoint, etch continued ~5x longer than needed\n- Over-etch removed target film plus 2000nm of substrate\n- No alarm for endpoint signal loss during process\n\n**Timeline Analysis**:\n- Wafers 1-19: Endpoint functioning, correct etch depth\n- Wafer 20: Endpoint failed mid-process\n- Wafers 20-25: Timed etch = 5x over-etch\n- 6 wafers affected before lot completed\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Endpoint system failed\n2. Quarantine wafers 20-25 (destroyed by over-etch)\n3. Verify wafers 1-19 etch depth in specification\n4. Do not run production until endpoint restored\n5. Check if subsequent lots were affected\n\n## Investigation Steps\n\n1. Check endpoint optical system (viewport, fiber optic, detector)\n2. Clean viewport - may be coated/blocked\n3. Test endpoint detector response with reference signal\n4. Review FDC for endpoint signal quality degradation prior to failure\n5. Verify endpoint algorithm settings unchanged\n6. Check fiber optic cable for damage or contamination\n7. Test photodetector/spectrometer functionality\n\n## Prevention Measures\n\n- Implement endpoint signal quality interlock - abort if signal lost\n- Add backup timed etch with SHORTER default (not maximum)\n- Enable endpoint signal strength alarm at start of each wafer\n- Add endpoint detector health check to daily qualification\n- Implement dual-endpoint system for critical etch steps\n- Set maximum etch time at 1.5x expected (not 5x)\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafers 20-25 (24% of lot destroyed)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic photoresist failure - resist completely missing from 90% of wafer surface. Pattern not transferred. All 25 wafers show varying degrees of resist loss (50-90%). First lot of day.\n\nProcess Context: Tool COAT-TEL-05, resist coat and bake. Resist bottle changed last night. New resist lot number RC-2024-456. Hot plate temperature reading normal. First lot processed at 06:00 AM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong resist type loaded - resist lot RC-2024-456 is incompatible chemistry (possibly developer-soluble or wrong spin characteristics)\n\n**Failure Mechanism**:\n- New resist lot either:\n  - Wrong resist type entirely (image reversal or other)\n  - Degraded/expired resist\n  - Incorrect viscosity causing throw-off during spin\n- Resist either didn't adhere or dissolved during subsequent develop\n- Variable loss (50-90%) indicates inconsistent failure mechanism\n- First lot of day with new bottle = resist change is root cause\n\n**Timeline Analysis**:\n- Last night: Resist bottle changed to RC-2024-456\n- 06:00 AM: First lot started\n- All 25 wafers affected = issue present from start\n- Resist change is common factor\n\n## Immediate Containment Actions\n\n1. **STOP PROCESSING** - Suspect resist in use\n2. Quarantine all 25 wafers\n3. Remove suspect resist bottle RC-2024-456\n4. Verify resist lot number matches work order/specification\n5. Check previous resist lot inventory for backup\n6. Do not resume until resist verified\n\n## Investigation Steps\n\n1. Verify resist lot RC-2024-456 label vs. purchase order specification\n2. Check incoming resist QC certificate for correct product type\n3. Compare viscosity of new lot to specification\n4. Test resist on bare wafer to verify coat and develop behavior\n5. Check resist expiration date\n6. Verify resist bottle wasn't mislabeled by supplier\n7. Review bottle changeover procedure\n\n## Prevention Measures\n\n- Implement resist barcode verification at bottle load\n- Require test wafer after any resist bottle change\n- Add incoming QC viscosity check for all resist lots\n- Implement MES interlock - verify resist lot vs. product requirement\n- Add resist type verification to morning startup checklist\n- Dual verification for resist bottle changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - resist failure prevents pattern transfer"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive contamination event - black particulate contamination covering 85% of wafer surface. Particles appear to be carbon/soot. Three consecutive lots affected (75 wafers total) before discovery.\n\nProcess Context: Tool FURN-TEL-02, diffusion furnace. Facility reported minor power fluctuation at 02:15 AM. No tool alarms. Carbon particles consistent with organic material combustion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Power fluctuation caused incomplete organic combustion in furnace - organic contaminants partially burned creating soot deposition\n\n**Failure Mechanism**:\n- Power fluctuation at 02:15 AM disrupted furnace temperature profile\n- Residual organics in tube experienced incomplete combustion\n- Carbon/soot generated and deposited on wafer surfaces\n- No alarm because temperature recovered within spec band\n- Night shift processed 3 lots before defect discovered\n\n**Timeline Analysis**:\n- 02:15 AM: Power fluctuation (facility event)\n- ~02:20 AM onwards: Contaminated lots processed\n- 75 wafers affected before morning inspection\n- 6+ hours of contaminated production\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Furnace tube contaminated\n2. Quarantine all 75 wafers (3 lots)\n3. Review all lots processed after 02:15 AM\n4. Do not open furnace hot - safety concern\n5. Notify facilities about power fluctuation investigation\n6. Check other furnaces for similar contamination\n\n## Investigation Steps\n\n1. Review power quality log at 02:15 AM (voltage, frequency, duration)\n2. Analyze soot composition to confirm source (organic combustion)\n3. Identify organic contamination source in furnace tube\n4. Check tube loading mechanism for lubricant contamination\n5. Verify O2 flow during power fluctuation (may have dropped)\n6. Review process recipes active at 02:15 AM\n7. Inspect furnace tube for carbon deposits\n\n## Prevention Measures\n\n- Install UPS on critical furnace controls for power quality immunity\n- Add particle monitoring with automatic alarm to furnace module\n- Implement post-power-event automatic qualification requirement\n- Add furnace tube inspection to shift handoff checklist\n- Enable automatic lot hold for any facility event during processing\n- Install power quality monitoring with tool-specific alerting\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 75 wafers - major production loss from undetected event"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete implant failure - no dopant detected across 100% of wafer surface. Sheet resistance measurement shows substrate value (no implant). All wafers in lot (25) identically affected.\n\nProcess Context: Tool IMP-AMAT-01. Ion beam current reading: 0.5 mA (setpoint: 15 mA). Dose controller showed normal dose integration. Faraday cup reading incorrect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Faraday cup failure - beam current measurement incorrect, dose controller received false signal while actual beam current near zero\n\n**Failure Mechanism**:\n- Faraday cup providing incorrect current reading\n- Dose controller integrated false signal = showed 'normal' dose\n- Actual beam current 0.5 mA (3% of required)\n- Implant dose ~3% of target = effectively zero\n- No alarm because dose controller thought integration was correct\n\n**Timeline Analysis**:\n- All 25 wafers affected = failure existed before lot start\n- Likely Faraday cup failed during previous lot or idle\n- Dose controller masked the failure by showing normal integration\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Dose measurement system compromised\n2. Quarantine all 25 wafers (require full re-implant)\n3. Review previous lots for similar dose failures\n4. Check sheet resistance of recent lots retrospectively\n5. Isolate Faraday cup for analysis\n\n## Investigation Steps\n\n1. Test Faraday cup response with known beam current\n2. Check Faraday cup aperture for blockage or damage\n3. Verify Faraday cup suppression electrode functionality\n4. Check picoammeter calibration and cables\n5. Inspect cup for carbon buildup from resist outgassing\n6. Verify cup positioning mechanism\n7. Test with alternate beam current measurement method\n\n## Prevention Measures\n\n- Implement dual beam current measurement (Faraday cup + charge integration)\n- Add beam current reasonableness check (compare to source output)\n- Enable dose uniformity monitor check each wafer\n- Add sheet resistance spot-check for implant verification\n- Implement dose rate alarm (dose/time should match beam current)\n- Require daily Faraday cup calibration verification\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires re-implant - significant cycle time penalty"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Severe backside contamination transferred to frontside - metallic particles (Cu) visible across 80% of front surface after flip and process. Backside showed severe Cu contamination. 12 wafers affected.\n\nProcess Context: Wafers processed through backside Cu deposition, then flipped for frontside process. Chuck vacuum held contaminated backside directly. Front side contamination appeared after frontside process on ETCH-LAM-02.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from backside Cu to frontside via chuck contact - frontside chuck contacted Cu-contaminated backside, transferring particles\n\n**Failure Mechanism**:\n- Backside Cu deposition left residual Cu particles on wafer back\n- Wafer flipped for frontside processing\n- Frontside tool chuck (ETCH-LAM-02) contacted contaminated backside\n- Cu particles transferred from backside to chuck\n- Chuck then contacted frontside when wafer placed\n- Chuck now contaminated, affecting subsequent wafers\n\n**Timeline Analysis**:\n- Backside Cu process completed\n- Wafers flipped and loaded to frontside tool\n- First frontside wafer contaminated chuck\n- 12 wafers affected as chuck accumulated contamination\n\n## Immediate Containment Actions\n\n1. **ETCH-LAM-02 DOWN** - Chuck contaminated with Cu\n2. Quarantine all 12 affected wafers\n3. Check subsequent wafers for Cu cross-contamination\n4. Isolate all wafers from backside Cu flow for inspection\n5. Notify Cu contamination as fab-wide alert (Cu kills gate oxide)\n\n## Investigation Steps\n\n1. Sample ETCH-LAM-02 chuck surface for Cu\n2. Review backside Cu process for edge/backside exclusion adequacy\n3. Check backside clean step between Cu dep and frontside process\n4. Verify wafer handling procedure specifies backside clean\n5. Review tool dedication rules (Cu vs. non-Cu flows)\n6. Audit all wafers from backside Cu lot for contamination\n\n## Prevention Measures\n\n- Implement mandatory backside clean after backside Cu processes\n- Dedicate frontside tools for Cu vs. non-Cu flows (no mixing)\n- Add backside Cu inspection before frontside processing\n- Implement backside exclusion verification for Cu deposition\n- Install non-contact wafer handling for Cu-contaminated wafers\n- Add Cu contamination monitoring to frontside tools\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 12 wafers plus potential Cu contamination of downstream wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic oxidation - wafer surface completely oxidized with 500nm thermal oxide (expected 10nm). Surface appears rainbow colored from thick oxide interference. All 25 wafers affected. Occurred during 'native oxide removal' step.\n\nProcess Context: Tool FURN-TEL-03. Recipe called for N2 anneal but O2 was delivered instead. Gas cabinet shows O2 valve open, N2 valve closed. Manual valve operation required after cabinet PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas selection error - O2 valve opened instead of N2 after PM, resulting in oxidation instead of inert anneal\n\n**Failure Mechanism**:\n- Gas cabinet PM required manual valve restoration\n- O2 valve opened, N2 valve closed (inverted from requirement)\n- Recipe expected N2 for inert anneal\n- O2 delivered instead, causing massive thermal oxidation\n- High temperature furnace rapidly grew 500nm oxide\n\n**Timeline Analysis**:\n- Gas cabinet PM completed\n- Manual valve settings incorrect (O2 open, N2 closed)\n- First lot processed with wrong gas\n- All 25 wafers oxidized before error discovered\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Wrong gas connected\n2. Correct gas cabinet valve settings immediately (N2 open, O2 closed)\n3. Quarantine all 25 wafers (oxide must be removed)\n4. Verify correct gas flowing before restart\n5. Review all tools connected to same gas cabinet\n\n## Investigation Steps\n\n1. Review PM procedure for valve restoration step\n2. Verify valve labels are clear and unambiguous\n3. Check if gas verification step exists in PM procedure\n4. Interview technician about PM execution\n5. Verify gas cabinet interlock with process recipe\n6. Check if pre-process gas verification was performed\n7. Review similar incidents for recurring pattern\n\n## Prevention Measures\n\n- Implement gas cabinet valve position verification with checklist\n- Add inline gas analyzer to verify gas type before process\n- Install solenoid valves with recipe-controlled selection (eliminate manual)\n- Require dual sign-off for manual valve operations\n- Add pre-process gas sampling to qualification routine\n- Implement gas cabinet status display in tool GUI\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires oxide strip and rework - significant cycle time impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete focus failure - all patterns severely defocused across 100% of wafer surface. CD measurements show 200nm CD (target 45nm). Images completely unusable. Occurred on wafers 1-3 of lot, then tool stopped.\n\nProcess Context: Tool LITH-ASML-02. Auto-focus system showed erratic readings. Tool alarm: 'LEVEL SENSOR SIGNAL LOW' at wafer 1 start. Operator acknowledged alarm and continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Level sensor failure with alarm override - auto-focus system malfunctioning but operator proceeded despite warning alarm\n\n**Failure Mechanism**:\n- Level sensor signal low = auto-focus cannot determine wafer height\n- Without accurate level sensing, focus position completely wrong\n- 200nm CD vs 45nm target indicates ~500nm focus error\n- Operator acknowledged alarm but did not stop processing\n- 3 wafers destroyed before tool auto-stopped\n\n**Timeline Analysis**:\n- Wafer 1 start: Level sensor alarm appeared\n- Operator acknowledged and continued\n- Wafers 1-3 processed with non-functional auto-focus\n- Tool eventually stopped (likely sensor completely failed)\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Level sensor not functioning\n2. Quarantine wafers 1-3 (require rework)\n3. Review operator action - alarm acknowledgment without investigation\n4. Verify lot not continued on other tools with same issue\n5. Document alarm sequence and operator response\n\n## Investigation Steps\n\n1. Check level sensor optical system (laser, detector, alignment)\n2. Clean level sensor optics - contamination common cause\n3. Test sensor response on reference surface\n4. Review alarm history for prior level sensor warnings\n5. Verify sensor calibration current\n6. Check sensor electronics and cables\n7. Review operator training records for alarm response\n\n## Prevention Measures\n\n- Make level sensor alarm a hard interlock (cannot override without supervisor)\n- Implement focus verification measurement on first die before full exposure\n- Re-train operators: alarm = STOP and investigate, never continue\n- Add level sensor health check to wafer start sequence\n- Implement alarm acknowledgment requiring documented investigation\n- Remove operator ability to bypass critical alarms\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 3 wafers; operator error compounded equipment failure"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer shattered during process - wafer broke into multiple pieces inside chamber. Tool alarm: 'WAFER PRESENCE ERROR' followed by process abort. Fragment of wafer embedded in electrostatic chuck.\n\nProcess Context: Tool DEP-AMAT-08, high-stress film deposition at 400\u00b0C. Wafer showed pre-existing edge chip (3mm). Wafer passed incoming inspection as 'minor chip - acceptable'. Film stress: 1.2 GPa tensile.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stress-induced fracture propagation from pre-existing edge chip - high-stress film combined with thermal stress exceeded fracture threshold at chip location\n\n**Failure Mechanism**:\n- Pre-existing 3mm edge chip created stress concentration point\n- High-stress film (1.2 GPa tensile) added significant wafer stress\n- 400\u00b0C process temperature created thermal stress\n- Combined stress exceeded Si fracture strength at chip location\n- Crack propagated from chip causing catastrophic shatter\n\n**Timeline Analysis**:\n- Wafer with edge chip accepted into production\n- Film deposition increased stress accumulation\n- Fracture occurred mid-process when stress exceeded threshold\n- Wafer pieces contaminated chamber\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber contaminated with wafer fragments\n2. Do not attempt wafer retrieval - sharp Si fragments\n3. Quarantine any remaining wafers from same lot\n4. Document wafer condition from incoming inspection records\n5. Plan chamber disassembly and cleaning (major maintenance)\n\n## Investigation Steps\n\n1. Review incoming wafer inspection criteria\n2. Determine if 3mm chip should have been rejected\n3. Calculate stress budget for this process with edge defects\n4. Review historical wafer breakage incidents for patterns\n5. Assess chamber damage from embedded fragments\n6. Determine if ESC requires replacement\n7. Clean and inspect all chamber components for Si contamination\n\n## Prevention Measures\n\n- Tighten incoming wafer inspection: reject any edge chip >1mm\n- Implement edge inspection before high-stress processes\n- Add wafer stress budget calculation considering edge defects\n- Install wafer breakage detection with immediate process abort\n- Reduce film stress if possible for damaged-edge-tolerant process\n- Implement automatic wafer grading to route edge-defect wafers to low-stress processes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer loss + major tool downtime for chamber restoration"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete chemical attack - wafer surface shows massive pitting and material removal across 95% of surface. Pitting depth 5-50\u03bcm. Affected wafers have completely different appearance than expected.\n\nProcess Context: Tool WET-DNS-03. Bath showed wrong chemical. Expected: SC1 (NH4OH/H2O2/H2O). Actual per sample: BOE (Buffered Oxide Etch, HF-based). Chemical drums recently changed by facilities.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong chemical in bath - BOE (HF-based) loaded instead of SC1, causing severe oxide and silicon attack\n\n**Failure Mechanism**:\n- Chemical drum changeover error by facilities\n- BOE (HF) loaded into SC1 tank\n- HF aggressively attacks oxide and silicon\n- SC1 recipe executed with HF = catastrophic etching\n- No inline chemical verification caught the error\n\n**Timeline Analysis**:\n- Facilities changed chemical drums (unclear when)\n- Wrong drum connected to SC1 tank\n- Production processed wafers with BOE instead of SC1\n- Massive material loss before error discovered\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Wrong chemical in bath\n2. Drain and quarantine bath contents (HF safety protocol)\n3. Quarantine all affected wafers\n4. Review lot history - how many lots processed since drum change?\n5. Alert facilities to halt any drum changeovers\n6. Implement HF safety protocols for tool area\n\n## Investigation Steps\n\n1. Sample bath and verify chemical composition\n2. Trace drum changeover records - which drum was connected?\n3. Verify drum labeling - correct or mislabeled?\n4. Review facilities chemical change procedure\n5. Check if chemical verification step exists/was followed\n6. Determine total wafer impact (all lots since changeover)\n7. Interview facilities personnel about changeover\n\n## Prevention Measures\n\n- Implement chemical drum barcode verification at connection\n- Add inline chemical concentration monitor (conductivity or pH)\n- Require dual verification for any chemical drum change\n- Install chemical identification interlock (different fittings for different chemicals)\n- Add pre-process chemical verification sampling\n- Implement chemical lot tracking in MES\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for all affected lots - potentially multiple lots before discovery"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic contamination - thick yellow-brown film covering 90% of wafer surface after CVD. Film appears oily and smears when touched. Not the expected oxide film. First wafer after long idle (72 hours).\n\nProcess Context: Tool DEP-AMAT-01, TEOS oxide deposition. Tool idle 72 hours over holiday weekend. Chamber pressure showed unusual behavior during first wafer pump-down. Foreline pump oil recently changed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pump oil backstreaming - foreline pump oil migrated into chamber during extended idle, depositing on wafer during first process\n\n**Failure Mechanism**:\n- Tool idle 72 hours with pump running but chamber isolated\n- New pump oil may have higher vapor pressure than previous\n- Oil vapor backstreamed through foreline into chamber\n- First wafer pump-down cycle drew oil-contaminated vacuum\n- Oil deposited on wafer surface during processing heat-up\n\n**Timeline Analysis**:\n- Pump oil changed (date unknown)\n- 72-hour idle over holiday weekend\n- First wafer severely contaminated\n- Yellow-brown oily film = hydrocarbon contamination\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber oil-contaminated\n2. Do not process additional wafers\n3. Quarantine contaminated wafer\n4. Verify pump oil type vs. specification\n5. Vent chamber with N2 (do not expose oil to process gases)\n\n## Investigation Steps\n\n1. Sample chamber surface and analyze for oil composition\n2. Compare new oil specification to previous oil\n3. Check pump oil fill level (overfill can cause backstreaming)\n4. Verify pump oil type is compatible with process chemicals\n5. Check foreline valve and molecular sieve trap condition\n6. Review idle state pump configuration (should have isolation)\n7. Determine if chamber bake can remove contamination\n\n## Prevention Measures\n\n- Install molecular sieve trap between pump and chamber\n- Implement foreline isolation valve closing during idle\n- Verify pump oil specification matches tool requirements\n- Require chamber conditioning after any idle >24 hours\n- Add pump oil change to tool-specific PM checklist (not just pump PM)\n- Implement pump-down rate monitoring to detect backstreaming\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% first wafer; major chamber clean required before production"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive particle burst - wafer surface shows >10,000 particles per cm\u00b2, completely covering surface. Particles appeared instantly at process start. Particle count dropped on subsequent wafers (5000, 2000, 500...) indicating particle washout.\n\nProcess Context: Tool ETCH-LAM-04. First lot after chamber wet clean PM. No seasoning wafers processed. Chamber wet cleaned with IPA wipe. First production wafer received full particle burst.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate post-PM chamber conditioning - wet clean residue and loosened particles released onto first production wafer\n\n**Failure Mechanism**:\n- Chamber wet cleaned with IPA during PM\n- IPA residue and loosened particles remained on surfaces\n- No seasoning wafers to capture contamination\n- First production wafer received full contamination dump\n- Decreasing counts (10000\u21925000\u21922000\u2192500) indicates particle washout pattern\n\n**Timeline Analysis**:\n- PM completed with wet clean\n- No conditioning/seasoning step performed\n- First production wafer: >10,000 particles/cm\u00b2\n- Subsequent wafers: decreasing (washout pattern)\n\n## Immediate Containment Actions\n\n1. **STOP LOT** - First wafers contaminated\n2. Quarantine first 5+ wafers (heavily contaminated)\n3. Continue processing remaining wafers if counts approach baseline\n4. Review PM procedure for missing conditioning step\n5. Document PM execution vs. specification\n\n## Investigation Steps\n\n1. Review PM procedure - is seasoning step required?\n2. Verify PM technician followed complete procedure\n3. Check conditioning wafer count requirement post-wet-clean\n4. Review particle trend to determine when baseline reached\n5. Compare to previous PM events for consistency\n6. Audit PM completion documentation\n\n## Prevention Measures\n\n- Add mandatory seasoning wafer requirement to PM (minimum 10 wafers)\n- Implement particle count qualification before production release\n- Create interlock: PM complete flag requires particle qual passed\n- Add automatic seasoning sequence to PM workflow\n- Require PWP test with <100 particles/wafer before production enable\n- Document seasoning requirements in PM specification\n\n**Severity**: CRITICAL\n**Yield Impact**: First wafer 100% loss; subsequent wafers degraded; 5-10 wafers likely affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete pattern destruction - resist pattern collapsed/melted across 100% of wafer. Pattern appears to have flowed together forming continuous film. Occurred at wafer 15 of lot after normal wafers 1-14.\n\nProcess Context: Tool COAT-TEL-02, post-exposure bake (PEB) at 110\u00b0C. FDC shows hot plate temperature spike to 185\u00b0C at wafer 15 start, then returned to 110\u00b0C. Hot plate controller showed fault code.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate temperature overshoot - controller malfunction caused 75\u00b0C overshoot, melting photoresist pattern\n\n**Failure Mechanism**:\n- Hot plate controller fault caused temperature spike to 185\u00b0C\n- Photoresist glass transition temperature ~130-140\u00b0C\n- At 185\u00b0C, resist exceeded softening point and flowed\n- Pattern collapsed and merged into continuous film\n- Controller recovered to 110\u00b0C after damage done\n\n**Timeline Analysis**:\n- Wafers 1-14: Normal PEB at 110\u00b0C, patterns intact\n- Wafer 15: Temperature spike to 185\u00b0C at start\n- Pattern destroyed within seconds of overshoot\n- Controller returned to setpoint but too late\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Hot plate controller fault\n2. Quarantine wafer 15 (destroyed)\n3. Inspect wafers 1-14 for thermal stress effects\n4. Verify subsequent wafers not processed\n5. Document controller fault code for analysis\n\n## Investigation Steps\n\n1. Analyze controller fault code meaning\n2. Check thermocouple for intermittent connection\n3. Verify heater power control (SSR) not stuck on\n4. Review temperature trend prior to spike for warnings\n5. Test controller with dummy plate heating cycles\n6. Check if fault is reproducible or random\n7. Verify over-temperature interlock setpoint and function\n\n## Prevention Measures\n\n- Lower over-temperature interlock from current level to 120\u00b0C (resist-safe)\n- Add independent over-temperature sensor with hardware cutoff\n- Implement rate-of-rise alarm (>5\u00b0C/second = fault)\n- Require wafer-present interlock for heater enable\n- Add temperature stability verification before wafer transfer\n- Schedule controller preventive replacement at 3-year intervals\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafer 15; wafers 1-14 may have thermal stress effects"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Total contamination - thick metallic coating (appears silver) covering 100% of wafer surface. Not a thin film - appears to be several microns of deposited material. Single wafer affected (wafer 8), adjacent wafers clean.\n\nProcess Context: Tool DEP-AMAT-04, PVD chamber with multiple targets (Ti, TiN, Al). Target rotation mechanism showed error at wafer 8. Wrong target was positioned for deposition. Target shutter remained open.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target rotation mechanism failure - wrong target (Al) positioned with shutter open, depositing thick Al layer instead of intended thin film\n\n**Failure Mechanism**:\n- Target rotation motor/encoder failed during wafer 8 positioning\n- Al target moved into deposition position instead of Ti target\n- Shutter opened for expected Ti deposition\n- Al sputtered at high rate onto wafer surface\n- Several microns deposited before process timer stopped\n- Single wafer affected because error occurred during that specific cycle\n\n**Timeline Analysis**:\n- Wafers 1-7: Correct target (Ti), normal processing\n- Wafer 8: Target rotation error, Al target positioned\n- Full Al deposition occurred (process completed)\n- Wafers 9+: Rotation may have recovered (or tool stopped)\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Target rotation mechanism failed\n2. Quarantine wafer 8 (completely wrong film)\n3. Verify wafers 9-25 film composition (were they correct?)\n4. Check wafers 1-7 for correct film\n5. Do not move target rotation until diagnosed\n\n## Investigation Steps\n\n1. Test target rotation mechanism functionality\n2. Check rotation motor, encoder, and home sensor\n3. Verify target position feedback vs. actual position\n4. Review FDC for target position at each wafer\n5. Check for mechanical binding or debris in rotation mechanism\n6. Verify shutter interlock with target position\n7. Confirm target ID matches rotation position\n\n## Prevention Measures\n\n- Implement target position verification before shutter open\n- Add target optical identification sensor\n- Require target position = recipe target before process enable\n- Implement dual verification (encoder + limit switch)\n- Add post-deposition film verification (OES or reflectivity)\n- Create shutter interlock requiring correct target position\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafer 8; adjacent wafers require film verification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Severe electrical arcing damage - wafer shows catastrophic damage with melted regions and vaporized material covering 85% of surface. Occurred during electrostatic chuck (ESC) clamping. First wafer of shift.\n\nProcess Context: Tool ETCH-LAM-01. ESC voltage: 2000V standard. Wafer had abnormal backside coating from previous process deviation. ESC current spike detected: 500mA (normal <1mA).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC arcing through abnormal backside coating - wafer backside condition created conductive path causing electrical discharge\n\n**Failure Mechanism**:\n- Wafer backside had abnormal coating from upstream deviation\n- Coating may have been conductive or created weak dielectric\n- ESC voltage (2000V) arced through coating to grounded chuck\n- 500mA arc current (500x normal) caused massive thermal damage\n- Material vaporization from arc energy\n\n**Timeline Analysis**:\n- Previous process deviation created abnormal backside\n- Wafer reached ETCH-LAM-01 as first wafer of shift\n- ESC clamping initiated arc immediately\n- Catastrophic damage in milliseconds\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - ESC potentially damaged\n2. Quarantine destroyed wafer\n3. Identify source lot - check all wafers for abnormal backside\n4. Review previous process deviation records\n5. Inspect ESC for arc damage (pitting, coating damage)\n6. Do not load wafers with abnormal backside to ESC tools\n\n## Investigation Steps\n\n1. Analyze destroyed wafer backside coating composition\n2. Identify upstream process that created abnormal coating\n3. Measure backside resistivity of affected lot wafers\n4. Check ESC for damage requiring replacement\n5. Review lot traveler for deviation records\n6. Determine if backside inspection could have caught issue\n7. Verify ESC arc detection system functionality\n\n## Prevention Measures\n\n- Implement backside inspection after any process deviation\n- Add backside resistivity check before ESC loading\n- Create ESC wafer acceptance criteria for backside condition\n- Implement arc detection with immediate voltage cutoff\n- Lower ESC voltage for first wafer (soft start)\n- Route deviation wafers through non-ESC tools if backside abnormal\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer destroyed + potential ESC damage requiring repair"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lithography failure - no pattern transferred, entire wafer shows uniform resist with no features. Exposure appears to have not occurred. All 25 wafers in lot identical (no exposure). Tool showed normal cycle completion.\n\nProcess Context: Tool LITH-ASML-01. Reticle stage showed 'RETICLE NOT PRESENT' error cleared before lot start. Operator verified reticle in library. Exposure energy log shows 0 mJ/cm\u00b2 for all wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle load failure - reticle not actually loaded to exposure position despite library verification and error clear\n\n**Failure Mechanism**:\n- 'RETICLE NOT PRESENT' error occurred before lot\n- Operator verified reticle in library (storage) but not at exposure position\n- Error cleared without actually loading reticle\n- Exposure executed with no reticle = 0 mJ/cm\u00b2 dose\n- Tool showed normal cycle because dose timer completed\n\n**Timeline Analysis**:\n- Pre-lot: Reticle presence error\n- Operator verified library (wrong location)\n- Error cleared, lot started\n- All 25 wafers: 0 dose exposure\n- No pattern transfer\n\n## Immediate Containment Actions\n\n1. **STOP LOT** - Reticle not loaded\n2. Quarantine all 25 wafers (require strip and recoat)\n3. Verify reticle location and load status\n4. Document alarm/error sequence and operator actions\n5. Load correct reticle before any restart\n\n## Investigation Steps\n\n1. Verify reticle physical location (library vs. stage)\n2. Review reticle load sequence log\n3. Confirm reticle stage sensor functionality\n4. Test reticle handler pick-and-place mechanism\n5. Review error clear procedure - what verification required?\n6. Check if exposure interlock exists for reticle presence\n7. Interview operator about error handling procedure\n\n## Prevention Measures\n\n- Implement reticle presence interlock - cannot expose without reticle confirmed\n- Add exposure energy verification - abort if dose reads 0\n- Require supervisor approval to clear reticle errors\n- Create dose integration interlock (if dose <threshold, alarm)\n- Add first-wafer pattern verification before continuing lot\n- Train operators: library verification \u2260 stage verification\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires strip and rework - significant cycle time impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer destroyed by incorrect chemistry - surface shows aggressive chemical attack with 80% material removal. Wafer thickness reduced from 775\u03bcm to 650\u03bcm. Occurred during what should have been standard clean.\n\nProcess Context: Tool WET-DNS-05. Production recipe SC1_STD_CLEAN executed. However, recipe parameter showed etch time: 600 seconds (normal: 60 seconds). 10x longer than specification. Recipe was recently modified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe parameter error - etch time modified to 600s (10x intended) during recent recipe update, causing over-etching\n\n**Failure Mechanism**:\n- Recipe modification introduced typing error: 600s vs 60s\n- 10x longer etch time in SC1 caused excessive Si removal\n- 125\u03bcm material loss from extended chemical exposure\n- Recipe change not verified before production use\n- Single digit error had catastrophic impact\n\n**Timeline Analysis**:\n- Recent recipe modification (date unknown)\n- 600s parameter entered (should be 60s)\n- First lot with modified recipe destroyed\n- 10x over-etch occurred\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Recipe contains error\n2. Quarantine all wafers processed with modified recipe\n3. Immediately revert recipe to previous version\n4. Review all recent recipe changes\n5. Check other lots that may have used this recipe\n\n## Investigation Steps\n\n1. Identify when recipe was modified and by whom\n2. Review recipe change log and approval\n3. Verify what verification steps were (not) performed\n4. Check recipe management system change control process\n5. Compare modified recipe to original parameter-by-parameter\n6. Determine if other parameters were also incorrectly modified\n7. Review recipe change request documentation\n\n## Prevention Measures\n\n- Implement recipe parameter change verification (dual sign-off)\n- Add parameter reasonableness checks (time cannot exceed 2x nominal)\n- Require test wafer before any recipe modification goes to production\n- Enable recipe version control with difference highlighting\n- Implement parameter change limits in recipe editor\n- Require process engineering approval for any time/temperature changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for all wafers processed with erroneous recipe"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard lot inspection of Lot W2024-8847 (25 wafers). Defect density measured at 0.08 defects/cm\u00b2 across lot. No systematic spatial pattern observed on wafer maps. Random distribution consistent with baseline.\n\nProcess Context: Full process flow through ETCH-LAM-05, DEP-AMAT-03, LITH-ASML-02. All FDC parameters within specification. Yield: 94.8%. Target yield range: 92-96%.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - normal baseline operation\n\n**Assessment**:\n- Defect density 0.08/cm\u00b2 is well below 0.15/cm\u00b2 threshold\n- Random distribution with no spatial clustering indicates normal particle background\n- Yield at 94.8% is within target range (92-96%)\n- All tools operating within FDC specification bands\n- No tool, recipe, or chamber correlation identified\n\n## Recommendation\n\n**No corrective action required**\n\nCurrent process is operating at expected baseline. Continue standard monitoring:\n- Daily defect density trending\n- Weekly yield SPC review\n- Routine PM schedule maintenance\n\nIf defect density exceeds 0.12/cm\u00b2 on 3 consecutive lots, escalate for investigation.\n\n**Severity**: None\n**Yield Impact**: Within specification - no impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random sample inspection of 5 wafers from Lot W2024-9102. Wafer-to-wafer particle counts: 12, 8, 15, 11, 9 (average: 11 particles/wafer). All counts below 20-particle specification limit. No edge ring, center, or localized patterns.\n\nProcess Context: Lot processed through standard FEOL flow. Tool FURN-TEL-02 (diffusion), WET-DNS-03 (clean), DEP-AMAT-06 (CVD). All tools passed morning qualification. Chamber at 8,500 RF-hours.",
    "output": "## Analysis\n\n**Finding**: Normal particle performance - within baseline specification\n\n**Assessment**:\n- Average 11 particles/wafer is below 20-particle limit\n- Wafer-to-wafer variation (8-15) is normal statistical spread\n- No systematic spatial pattern (edge ring, center, localized) observed\n- All tools operating normally per morning qualification\n- Chamber RF-hours (8,500) within operating range\n\n## Recommendation\n\n**No corrective action required**\n\nParticle performance is nominal. Continue standard operations:\n- Maintain current PM schedule for all tools\n- Continue routine particle monitoring\n- Track chamber performance toward 10,000 RF-hour PM interval\n\n**Severity**: None\n**Yield Impact**: Within specification - nominal operation"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Yield analysis for Lot W2024-7765. Final yield: 95.2% (Target: 93-97%). Defect Pareto shows normal distribution across categories: random particles (45%), nuisance (30%), edge exclusion (20%), other (5%). No single category exceeds historical baseline.\n\nProcess Context: High-volume production lot, standard product flow. 12 process tools involved. All tools within SPC control limits. No FDC alerts during processing.",
    "output": "## Analysis\n\n**Finding**: Normal yield performance with expected defect distribution\n\n**Assessment**:\n- Yield 95.2% within 93-97% target range\n- Defect Pareto distribution matches historical baseline:\n  - Random particles (45%) - expected as primary contributor\n  - Nuisance defects (30%) - normal level of non-killer defects\n  - Edge exclusion (20%) - standard edge die loss\n  - Other (5%) - typical residual category\n- No anomalous spikes in any defect category\n- All 12 process tools operating within control limits\n- Zero FDC alerts indicates stable process\n\n## Recommendation\n\n**No corrective action required**\n\nLot performance is nominal. Process is in control:\n- Continue standard production\n- Maintain routine SPC monitoring\n- No investigation needed\n\n**Severity**: None\n**Yield Impact**: Within specification - meeting production targets"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Post-etch inspection of Lot W2024-6654 (25 wafers). Etch uniformity: 98.2% (spec >97%). CD uniformity: 1.8% (spec <3%). Defect density: 0.05/cm\u00b2 (spec <0.1/cm\u00b2). No pattern anomalies detected. All wafers pass visual inspection.\n\nProcess Context: Tool ETCH-LAM-07, Recipe POLY_GATE_V2. Chamber at 5,200 RF-hours since last PM. Endpoint detection functioned normally on all wafers.",
    "output": "## Analysis\n\n**Finding**: Excellent etch performance - all metrics well within specification\n\n**Assessment**:\n- Etch uniformity 98.2% exceeds 97% minimum by healthy margin\n- CD uniformity 1.8% well within 3% specification\n- Defect density 0.05/cm\u00b2 is half of 0.1/cm\u00b2 limit\n- No systematic pattern anomalies\n- Endpoint detection stable across lot\n- Chamber at mid-life (5,200 of typical 10,000 RF-hour PM interval)\n\n## Recommendation\n\n**No corrective action required**\n\nProcess is performing above baseline expectations:\n- Continue production with current recipe\n- Maintain standard monitoring\n- Next PM scheduled at ~10,000 RF-hours\n- Current performance validates process control\n\n**Severity**: None\n**Yield Impact**: Better than specification - optimal operation"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Weekly qualification wafer results for CVD tool DEP-AMAT-02. Film thickness: 502nm (target 500nm \u00b110nm). Uniformity: 1.2% (spec <2%). Particle count: 8 particles/wafer (spec <15). All metrics nominal.\n\nProcess Context: Tool running 24/7 production. 18,500 wafers since last PM. Next PM scheduled at 20,000 wafers. No customer complaints on recent lots.",
    "output": "## Analysis\n\n**Finding**: Tool qualification passed - all parameters nominal\n\n**Assessment**:\n- Film thickness 502nm within 490-510nm specification\n- Uniformity 1.2% well under 2% limit\n- Particle count 8/wafer under 15/wafer limit\n- Tool approaching PM interval (18,500/20,000 wafers) but metrics stable\n- No degradation trend observed\n- Customer feedback positive\n\n## Recommendation\n\n**No corrective action required**\n\nTool is qualified for continued production:\n- Continue 24/7 operation\n- Monitor metrics approaching PM interval\n- Execute scheduled PM at 20,000 wafers as planned\n- No early intervention needed based on current performance\n\n**Severity**: None\n**Yield Impact**: Within specification - tool performing well"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: End-of-line electrical test results for Lot W2024-5589. Bin 1 (good die): 94.1%. Bin 2 (parametric): 3.2%. Bin 3+ (hard fail): 2.7%. All bins within historical baseline. Wafer maps show normal random distribution of failing die.\n\nProcess Context: Advanced node product, 28-layer process. Lot processed over 6-week cycle time. No hold events during processing. Die yield matches sister lots from same time period.",
    "output": "## Analysis\n\n**Finding**: Electrical test results within normal baseline - no systematic issue\n\n**Assessment**:\n- Bin 1 at 94.1% matches historical baseline for this product\n- Parametric failures (3.2%) are expected level for this design\n- Hard failures (2.7%) show no elevated signature\n- Wafer maps show random distribution (no pattern indicating process issue)\n- Sister lot comparison confirms typical performance\n- No correlation to specific process step or tool\n\n## Recommendation\n\n**No corrective action required**\n\nLot performance is nominal:\n- Ship lot to inventory\n- Continue standard production\n- No process investigation warranted\n- Normal statistical variation observed\n\n**Severity**: None\n**Yield Impact**: Within specification - meets product requirements"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Incoming substrate inspection for Lot SUB-2024-334 (50 wafers). Surface particle count: average 2.3 particles/wafer (spec <5). Scratch inspection: 0 wafers with scratches. Edge chip inspection: 1 wafer with minor chip (<0.5mm, acceptable). All wafers within specification.\n\nProcess Context: Substrate supplier: Vendor A (qualified supplier). Lot manufactured 2 weeks ago. Certificate of analysis matches purchase specification.",
    "output": "## Analysis\n\n**Finding**: Incoming substrate quality acceptable - meets all specifications\n\n**Assessment**:\n- Particle count 2.3/wafer well under 5/wafer limit\n- Zero scratches is excellent incoming quality\n- Single minor edge chip (<0.5mm) within acceptance criteria\n- Vendor A is qualified supplier with good track record\n- COA documentation complete and matches spec\n- Lot age (2 weeks) is acceptable storage duration\n\n## Recommendation\n\n**No corrective action required**\n\nSubstrate lot is qualified for production:\n- Release lot to fab floor\n- No special handling required\n- Continue standard incoming inspection protocol\n- Maintain supplier qualification status\n\n**Severity**: None\n**Yield Impact**: Within specification - substrates meet quality requirements"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cleanroom environmental monitoring weekly report. Bay 3 particle counts: 0.3 particles/ft\u00b3 @ 0.1\u03bcm (spec <1.0). Temperature: 68.2\u00b0F \u00b10.3\u00b0F (spec 68\u00b0F \u00b11\u00b0F). Humidity: 44.5% RH (spec 45% \u00b15%). AMC levels: all species <0.5 ppb (spec <1 ppb).\n\nProcess Context: Bay 3 houses critical lithography tools. HEPA filters at 6 months service (12-month replacement interval). No facility events reported.",
    "output": "## Analysis\n\n**Finding**: Cleanroom environment excellent - all parameters well within specification\n\n**Assessment**:\n- Particle count 0.3/ft\u00b3 is less than 1/3 of specification limit\n- Temperature stability \u00b10.3\u00b0F exceeds \u00b11\u00b0F requirement\n- Humidity 44.5% within 40-50% specification band\n- AMC levels all <0.5 ppb provide 2x margin to 1 ppb limit\n- HEPA filters at 50% of service life with no degradation\n- No facility upsets to investigate\n\n## Recommendation\n\n**No corrective action required**\n\nCleanroom performing excellently:\n- Continue standard environmental monitoring\n- HEPA replacement scheduled for 6 months (no early change needed)\n- Current environment supports high-yield production\n- Maintain current HVAC settings\n\n**Severity**: None\n**Yield Impact**: Within specification - optimal manufacturing environment"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP tool qualification for CMP-AMAT-01. Removal rate: 3250 \u00c5/min (target 3200 \u00b1200). Uniformity: 3.8% (spec <5%). Defect density: 0.12/cm\u00b2 (spec <0.2/cm\u00b2). Dishing: 180\u00c5 (spec <250\u00c5). All within range.\n\nProcess Context: Tool returned from PM 48 hours ago. 500 wafers processed since PM. Consumables (pad, slurry) at 20% of lifetime.",
    "output": "## Analysis\n\n**Finding**: CMP tool qualified - post-PM performance nominal\n\n**Assessment**:\n- Removal rate 3250 \u00c5/min within 3000-3400 range\n- Uniformity 3.8% under 5% specification\n- Defect density 0.12/cm\u00b2 well under 0.2 limit\n- Dishing 180\u00c5 provides 70\u00c5 margin to 250\u00c5 spec\n- Post-PM ramp (500 wafers) shows stable performance\n- Consumables have 80% remaining life\n\n## Recommendation\n\n**No corrective action required**\n\nTool is qualified for production:\n- Continue standard operation\n- PM recovery successful\n- Track performance at 1000, 2000, 5000 wafers for trend\n- Next consumable change at ~80% lifetime\n\n**Severity**: None\n**Yield Impact**: Within specification - PM successful"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Shift handoff report - Day shift to Swing shift. 8 lots completed, all with yield >93% (target). 0 tool down events. 0 quality holds. 3 lots in process (all running normally). Equipment OEE: 87% (target >85%).\n\nProcess Context: Normal production day. All scheduled PMs completed on time. No facility events. Chemical deliveries received and qualified. Full staffing.",
    "output": "## Analysis\n\n**Finding**: Shift performance normal - all metrics at or above target\n\n**Assessment**:\n- 8 lots completed with 100% yield compliance (all >93%)\n- Zero tool down events indicates stable equipment\n- Zero quality holds means no process excursions\n- 3 lots in process running normally\n- OEE 87% exceeds 85% target\n- All PMs on schedule\n- No facility or supply chain issues\n\n## Recommendation\n\n**No corrective action required**\n\nShift handoff summary:\n- Production proceeding normally\n- Continue standard operations for swing shift\n- No open issues requiring attention\n- Monitor lots in process to completion\n\n**Severity**: None\n**Yield Impact**: Within specification - successful production shift"
  }
]