 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: Q-2019.12
Date   : Sat Dec 14 15:08:11 2024
****************************************

Operating Conditions: fast   Library: fast
Wire Load Model Mode: top

  Startpoint: clk_r_REG155_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: myLUT_mySRAM_DP_LUT_R2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl10           fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  clk_r_REG155_S2/CK (DFFQX2)                             0.00       0.50 r
  clk_r_REG155_S2/Q (DFFQX2)                              0.18       0.68 r
  U5813/Y (INVX3)                                         0.13       0.81 f
  U1646/Y (INVX3)                                         0.31       1.12 r
  U3070/Y (NAND2X1)                                       0.15       1.27 f
  U1636/Y (OAI21XL)                                       0.37       1.63 r
  U5815/Y (AOI22X1)                                       0.21       1.84 f
  U2672/Y (NAND2X1)                                       0.14       1.98 r
  U1816/Y (CLKINVX1)                                      0.06       2.04 f
  U5826/Y (OA21X4)                                        0.14       2.18 f
  U5835/Y (OAI21X1)                                       0.22       2.41 r
  U1683/Y (NAND2X1)                                       0.22       2.62 f
  U1670/Y (CLKINVX1)                                      0.19       2.81 r
  U1657/CO (ADDFX2)                                       0.22       3.04 r
  U4521/CO (CMPR32X2)                                     0.11       3.15 r
  U4495/CO (CMPR32X2)                                     0.12       3.27 r
  U2310/CO (ADDHX1)                                       0.11       3.38 r
  U2282/CO (ADDHX1)                                       0.11       3.49 r
  U2232/S (ADDHX1)                                        0.08       3.57 r
  U2175/Y (NAND2X1)                                       0.05       3.63 f
  U5861/Y (NAND2X1)                                       0.29       3.91 r
  myLUT_mySRAM_DP_LUT_R2/AA[10] (SRAM_DP_test5)           0.00       3.91 r
  data arrival time                                                  3.91

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.50       4.50
  clock uncertainty                                      -0.10       4.40
  myLUT_mySRAM_DP_LUT_R2/CLKA (SRAM_DP_test5)             0.00       4.40 r
  library setup time                                     -0.48       3.92
  data required time                                                 3.92
  --------------------------------------------------------------------------
  data required time                                                 3.92
  data arrival time                                                 -3.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
