always @(posedge clk or posedge areset) begin
    if (areset) begin
        q <= 8'b0;
    end
    else begin
        q <= d;
    end
end

endmodule