<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>VLSI Focus - Shadaab Ahmed</title>
    <link rel="stylesheet" href="css/index.css" />
    <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;600&display=swap" rel="stylesheet">
</head>
<body>
    <div class="container">
        <header>
            <div class="logo">
                <div class="dot"></div>
                <span>SHADAAB AHMED</span>
            </div>
            <nav>
                <a href='index.html'>Home</a>
                <a href='resume.html'>Resume</a>
                <a href='contact.html'>Contact</a>
            </nav>
        </header>
        
        <section class="content-section">
            <h1>VLSI Design & Verification Focus (Maven Silicon)</h1>
            <p>I am transitioning into the semiconductor domain through the Advanced VLSI Design & Verification Course, gaining a strong foundation in modern ASIC and FPGA flows[cite: 21, 33, 166]. This comprehensive training covers 21 modules[cite: 160].</p>

            <h2>Key Modules & Methodologies</h2>
            <p>The program emphasizes hands-on training (70% labs) [cite: 130] using industry-standard tools[cite: 162].</p>
            <ul>
                <li>**Verification (HVLs/UVM):** SystemVerilog HVL, Universal Verification Methodology (UVM) [cite: 26, 314, 358], and functional coverage[cite: 344].</li>
                <li>**Design (HDL/RTL):** Verilog HDL for RTL Coding and Synthesis [cite: 26, 189], Advanced Digital Design [cite: 176], and Finite State Machines (FSM)[cite: 217].</li>
                <li>**Advanced Topics:** Assertion-Based Verification (SVA) [cite: 412], Static Timing Analysis (STA) [cite: 26, 235], and FPGA Architecture[cite: 244].</li>
                <li>**Processor Architecture:** RISC-V Processor and Instruction Set Architecture (ISA)[cite: 26, 445].</li>
            </ul>

            <h2>Tools & Final Project</h2>
            <ul>
                <li>**EDA Tools:** Gaining exposure to industry-standard tools from **Synopsys, Siemens, Xilinx, and Aldec**[cite: 22, 162].</li>
                <li>**Final Project:** Culminating in an **Industry Standard Project (Module XXI)** which includes design specification analysis, RTL coding, functional verification, synthesis, and coverage closure[cite: 463, 465, 469, 470, 472].</li>
            </ul>
        </section>

        <footer class="main-footer">
          <div class="footer-section">
            <h4>Contact</h4>
            <p><strong>Phone:</strong> +91 8884035188</p>
            <p><strong>Email:</strong> shadaaba276@gmail.com</p>
          </div>
          <div class="footer-section">
            <h4>Follow Me</h4>
            <a href="https://www.linkedin.com/in/shadaab-ahmed-9917a517b" target="_blank" rel="noopener noreferrer">LinkedIn</a>
            <a href="https://shadaab.pythonanywhere.com/" target="_blank" rel="noopener noreferrer">Personal Site</a>
          </div>
          <div class="footer-section">
            <h4>&copy; 2025 Shadaab Ahmed</h4>
          </div>
        </footer>
    </div>
</body>
</html>