"use strict";(globalThis.webpackChunkdeveloper_riscv_org=globalThis.webpackChunkdeveloper_riscv_org||[]).push([[4170],{8507:e=>{e.exports=JSON.parse('{"allContent":{"docusaurus-plugin-content-docs":{"default":{"loadedVersions":[{"versionName":"current","label":"Next","banner":null,"badge":false,"noIndex":false,"className":"docs-version-current","path":"/developer.riscv.org/docs","tagsPath":"/developer.riscv.org/docs/tags","isLast":true,"routePriority":-1,"sidebarFilePath":"/Users/riscv/code/riscv/developer.riscv.org/sidebars.ts","contentPath":"/Users/riscv/code/riscv/developer.riscv.org/docs","contentPathLocalized":"/Users/riscv/code/riscv/developer.riscv.org/i18n/en/docusaurus-plugin-content-docs/current","docs":[{"id":"hardware/guides/guide1","title":"guide1","description":"","source":"@site/docs/hardware/guides/guide1.md","sourceDirName":"hardware/guides","slug":"/hardware/guides/guide1","permalink":"/developer.riscv.org/docs/hardware/guides/guide1","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{},"sidebar":"hardwareSidebar","previous":{"title":"Get Started","permalink":"/developer.riscv.org/docs/hardware/quickstart"},"next":{"title":"guide2","permalink":"/developer.riscv.org/docs/hardware/guides/guide2"}},{"id":"hardware/guides/guide2","title":"guide2","description":"","source":"@site/docs/hardware/guides/guide2.md","sourceDirName":"hardware/guides","slug":"/hardware/guides/guide2","permalink":"/developer.riscv.org/docs/hardware/guides/guide2","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{},"sidebar":"hardwareSidebar","previous":{"title":"guide1","permalink":"/developer.riscv.org/docs/hardware/guides/guide1"},"next":{"title":"ref1","permalink":"/developer.riscv.org/docs/hardware/reference/ref1"}},{"id":"hardware/overview","title":"Overview","description":"As a hardware designer, you can leverage RISC-V\u2019s flexible ISA to create customized, energy-efficient processors tailored to specific application requirements, fostering innovation across different industries.","source":"@site/docs/hardware/overview.md","sourceDirName":"hardware","slug":"/hardware/overview","permalink":"/developer.riscv.org/docs/hardware/overview","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":1,"frontMatter":{"id":"overview","title":"Overview","sidebar_position":1},"sidebar":"hardwareSidebar","next":{"title":"Get Started","permalink":"/developer.riscv.org/docs/hardware/quickstart"}},{"id":"hardware/quickstart","title":"Get Started","description":"As a hardware designer, you can leverage RISC-V\u2019s flexible ISA to create customized, energy-efficient processors tailored to specific application requirements, fostering innovation across different industries.","source":"@site/docs/hardware/quickstart.mdx","sourceDirName":"hardware","slug":"/hardware/quickstart","permalink":"/developer.riscv.org/docs/hardware/quickstart","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":2,"frontMatter":{"title":"Get Started","id":"quickstart","sidebar_position":2},"sidebar":"hardwareSidebar","previous":{"title":"Overview","permalink":"/developer.riscv.org/docs/hardware/overview"},"next":{"title":"guide1","permalink":"/developer.riscv.org/docs/hardware/guides/guide1"}},{"id":"hardware/reference/ref1","title":"ref1","description":"","source":"@site/docs/hardware/reference/ref1.md","sourceDirName":"hardware/reference","slug":"/hardware/reference/ref1","permalink":"/developer.riscv.org/docs/hardware/reference/ref1","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{},"sidebar":"hardwareSidebar","previous":{"title":"guide2","permalink":"/developer.riscv.org/docs/hardware/guides/guide2"},"next":{"title":"ref2","permalink":"/developer.riscv.org/docs/hardware/reference/ref2"}},{"id":"hardware/reference/ref2","title":"ref2","description":"","source":"@site/docs/hardware/reference/ref2.md","sourceDirName":"hardware/reference","slug":"/hardware/reference/ref2","permalink":"/developer.riscv.org/docs/hardware/reference/ref2","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{},"sidebar":"hardwareSidebar","previous":{"title":"ref1","permalink":"/developer.riscv.org/docs/hardware/reference/ref1"}},{"id":"software/guides/guide1","title":"guide1","description":"","source":"@site/docs/software/guides/guide1.md","sourceDirName":"software/guides","slug":"/software/guides/guide1","permalink":"/developer.riscv.org/docs/software/guides/guide1","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{},"sidebar":"softwareSidebar","previous":{"title":"Get Started","permalink":"/developer.riscv.org/docs/software/quickstart"},"next":{"title":"guide2","permalink":"/developer.riscv.org/docs/software/guides/guide2"}},{"id":"software/guides/guide2","title":"guide2","description":"","source":"@site/docs/software/guides/guide2.md","sourceDirName":"software/guides","slug":"/software/guides/guide2","permalink":"/developer.riscv.org/docs/software/guides/guide2","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{},"sidebar":"softwareSidebar","previous":{"title":"guide1","permalink":"/developer.riscv.org/docs/software/guides/guide1"},"next":{"title":"ref1","permalink":"/developer.riscv.org/docs/software/reference/ref1"}},{"id":"software/overview","title":"Overview","description":"TODOd","source":"@site/docs/software/overview.md","sourceDirName":"software","slug":"/software/overview","permalink":"/developer.riscv.org/docs/software/overview","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":1,"frontMatter":{"id":"overview","title":"Overview","sidebar_position":1},"sidebar":"softwareSidebar","next":{"title":"Get Started","permalink":"/developer.riscv.org/docs/software/quickstart"}},{"id":"software/quickstart","title":"Get Started","description":"","source":"@site/docs/software/quickstart.mdx","sourceDirName":"software","slug":"/software/quickstart","permalink":"/developer.riscv.org/docs/software/quickstart","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":2,"frontMatter":{"title":"Get Started","id":"quickstart","sidebar_position":2},"sidebar":"softwareSidebar","previous":{"title":"Overview","permalink":"/developer.riscv.org/docs/software/overview"},"next":{"title":"guide1","permalink":"/developer.riscv.org/docs/software/guides/guide1"}},{"id":"software/reference/ref1","title":"ref1","description":"","source":"@site/docs/software/reference/ref1.md","sourceDirName":"software/reference","slug":"/software/reference/ref1","permalink":"/developer.riscv.org/docs/software/reference/ref1","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{},"sidebar":"softwareSidebar","previous":{"title":"guide2","permalink":"/developer.riscv.org/docs/software/guides/guide2"},"next":{"title":"ref2","permalink":"/developer.riscv.org/docs/software/reference/ref2"}},{"id":"software/reference/ref2","title":"ref2","description":"","source":"@site/docs/software/reference/ref2.md","sourceDirName":"software/reference","slug":"/software/reference/ref2","permalink":"/developer.riscv.org/docs/software/reference/ref2","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{},"sidebar":"softwareSidebar","previous":{"title":"ref1","permalink":"/developer.riscv.org/docs/software/reference/ref1"}},{"id":"spec/get_started","title":"Get Started","description":"introduction}","source":"@site/docs/spec/get_started.md","sourceDirName":"spec","slug":"/spec/get_started","permalink":"/developer.riscv.org/docs/spec/get_started","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":2,"frontMatter":{"title":"Get Started","sidebar_position":2}},{"id":"spec/guides","title":"Guides","description":"Use the following information to create your RISC-V Specification.","source":"@site/docs/spec/guides.mdx","sourceDirName":"spec","slug":"/spec/guides","permalink":"/developer.riscv.org/docs/spec/guides","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"hidden":true,"title":"Guides","id":"guides"}},{"id":"spec/guides/custom_extension","title":"Creating a Custom RISC-V Extension","description":"TODO: a tutorial on how to create a custom extension","source":"@site/docs/spec/guides/custom_extension.md","sourceDirName":"spec/guides","slug":"/spec/guides/custom_extension","permalink":"/developer.riscv.org/docs/spec/guides/custom_extension","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{}},{"id":"spec/guides/rules","title":"Roberts Rules of Order","description":"TODO create a tutorial on Roberts Rules of Order, how they apply in thec ontext of RISC-V and why a user should care.","source":"@site/docs/spec/guides/rules.md","sourceDirName":"spec/guides","slug":"/spec/guides/rules","permalink":"/developer.riscv.org/docs/spec/guides/rules","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{}},{"id":"spec/isa","title":"ISA Manuals","description":"Instruction Set (ISA) Manual\'s","source":"@site/docs/spec/isa.mdx","sourceDirName":"spec","slug":"/spec/isa","permalink":"/developer.riscv.org/docs/spec/isa","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":4,"frontMatter":{"id":"isa","title":"ISA Manuals","sidebar_position":4,"hide_table_of_contents":true}},{"id":"spec/non-isa","title":"Non-ISA Specifications","description":"These are the current, published versions of the non-ISA specifications","source":"@site/docs/spec/non-isa.mdx","sourceDirName":"spec","slug":"/spec/non-isa","permalink":"/developer.riscv.org/docs/spec/non-isa","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"id":"non-isa","title":"Non-ISA Specifications","hide_table_of_contents":true}},{"id":"spec/non-isa/abi","title":"ABI Specification","description":"Provides the processor-specific application binary interface document for RISC-V.","source":"@site/docs/spec/non-isa/abi.md","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/abi","permalink":"/developer.riscv.org/docs/spec/non-isa/abi","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"ABI Specification","id":"abi","hide_table_of_contents":true,"pdf":"/pdf/riscv-abi.pdf"},"sidebar":"specSidebar","previous":{"title":"IO Mapping Table Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/io-mapping"}},{"id":"spec/non-isa/advanced-interrupt","title":"Advanced Interrupt Architecture","description":"Describes an Advanced Interrupt Architecture for RISC-V systems.","source":"@site/docs/spec/non-isa/advanced-interrupt.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/advanced-interrupt","permalink":"/developer.riscv.org/docs/spec/non-isa/advanced-interrupt","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Advanced Interrupt Architecture","id":"advanced-interrupt","hide_table_of_contents":true,"pdf":"/pdf/riscv-interrupts.pdf"},"sidebar":"specSidebar","previous":{"title":"RISC-V Profiles","permalink":"/developer.riscv.org/docs/spec/profiles/riscv-profiles"},"next":{"title":"IOMMU Architecture Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/iommu-architecture"}},{"id":"spec/non-isa/debug","title":"Debug Specification","description":"Outlines a standard architecture for debug support on RISC-V hardware platforms. This architecture allows a variety of implementations and tradeoffs, which is complementary to the wide range of RISC-V implementations. At the same time, this specification defines common interfaces to allow debugging tools and components to target a variety of hardware platforms based on the RISC-V ISA.","source":"@site/docs/spec/non-isa/debug-specification.md","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/debug","permalink":"/developer.riscv.org/docs/spec/non-isa/debug","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Debug Specification","id":"debug","hide_table_of_contents":true,"pdf":"/pdf/riscv-debug-specification.pdf"},"sidebar":"specSidebar","previous":{"title":"Server SoC Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/server-soc"},"next":{"title":"Efficient Trace","permalink":"/developer.riscv.org/docs/spec/non-isa/efficient-trace"}},{"id":"spec/non-isa/efficient-trace","title":"Efficient Trace","description":"Specifies the signals between the RISC-V core and the encoder, compressed branch trace algorithm, and the packet format used to encapsulate the compressed branch trace information to implement processor tracing.","source":"@site/docs/spec/non-isa/efficient-trace.md","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/efficient-trace","permalink":"/developer.riscv.org/docs/spec/non-isa/efficient-trace","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Efficient Trace","id":"efficient-trace","hide_table_of_contents":true,"pdf":"/pdf/riscv-trace-spec.pdf"},"sidebar":"specSidebar","previous":{"title":"Debug Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/debug"},"next":{"title":"N-Trace (Nexus-based Trace)","permalink":"/developer.riscv.org/docs/spec/non-isa/n-trace"}},{"id":"spec/non-isa/functional-fixed","title":"Functional Fixed Hardware Specification","description":"Provides additional system specification for RISC-V systems which use Advanced Configuration and Power Interface (ACPI), specifically for some ACPI object fields of type \u201cResource Descriptor\u201d.","source":"@site/docs/spec/non-isa/funtional-fixed-hardware.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/functional-fixed","permalink":"/developer.riscv.org/docs/spec/non-isa/functional-fixed","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Functional Fixed Hardware Specification","id":"functional-fixed","hide_table_of_contents":true,"pdf":"/pdf/riscv-ffh.pdf"},"sidebar":"specSidebar","previous":{"title":"Unformatted Trace & Diagnostic Data Packet Encapsulation","permalink":"/developer.riscv.org/docs/spec/non-isa/unformatted-trace"},"next":{"title":"Semihosting","permalink":"/developer.riscv.org/docs/spec/non-isa/semihosting"}},{"id":"spec/non-isa/io-mapping","title":"IO Mapping Table Specification","description":"Provides information about the RISC-V IOMMU and the relationship between the IO topology and the IOMMU in ACPI based RISC-V platforms. The RIMT identifies which components are behind IOMMU and how they are connected together.","source":"@site/docs/spec/non-isa/io-mapping-table.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/io-mapping","permalink":"/developer.riscv.org/docs/spec/non-isa/io-mapping","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"IO Mapping Table Specification","id":"io-mapping","hide_table_of_contents":true,"pdf":"/pdf/rimt-spec.pdf"},"sidebar":"specSidebar","previous":{"title":"UEFI Protocol Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/uefi"},"next":{"title":"ABI Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/abi"}},{"id":"spec/non-isa/iommu-architecture","title":"IOMMU Architecture Specification","description":"Describes an Input-Output Memory Management Unit (IOMMU) that connects direct-memory-access-capable Input/Output (I/O) devices to system memory.","source":"@site/docs/spec/non-isa/iommu-architecture.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/iommu-architecture","permalink":"/developer.riscv.org/docs/spec/non-isa/iommu-architecture","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"IOMMU Architecture Specification","id":"iommu-architecture","hide_table_of_contents":true,"pdf":"/pdf/riscv-iommu.pdf"},"sidebar":"specSidebar","previous":{"title":"Advanced Interrupt Architecture","permalink":"/developer.riscv.org/docs/spec/non-isa/advanced-interrupt"},"next":{"title":"Platform-Level Interrupt Controller Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/platform-interrupt"}},{"id":"spec/non-isa/n-trace","title":"N-Trace (Nexus-based Trace)","description":"Implements the IEEE-5001 Nexus Standard tailored to support the trace of RISC-V ISA cores, harts and SoC/MCU designs.","source":"@site/docs/spec/non-isa/n-trace.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/n-trace","permalink":"/developer.riscv.org/docs/spec/non-isa/n-trace","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"N-Trace (Nexus-based Trace)","id":"n-trace","hide_table_of_contents":true,"pdf":"/pdf/RISC-V-N-Trace.pdf"},"sidebar":"specSidebar","previous":{"title":"Efficient Trace","permalink":"/developer.riscv.org/docs/spec/non-isa/efficient-trace"},"next":{"title":"Capacity and Bandwidth QoS Register Interface","permalink":"/developer.riscv.org/docs/spec/non-isa/qos"}},{"id":"spec/non-isa/platform-interrupt","title":"Platform-Level Interrupt Controller Specification","description":"Delineates the operational parameters for a platform-level interrupt controller on RISC-V.","source":"@site/docs/spec/non-isa/platform-level-interrupt-controller.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/platform-interrupt","permalink":"/developer.riscv.org/docs/spec/non-isa/platform-interrupt","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Platform-Level Interrupt Controller Specification","id":"platform-interrupt","hide_table_of_contents":true,"pdf":"/pdf/riscv-plic-1.0.0.pdf"},"sidebar":"specSidebar","previous":{"title":"IOMMU Architecture Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/iommu-architecture"},"next":{"title":"Server SoC Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/server-soc"}},{"id":"spec/non-isa/qos","title":"Capacity and Bandwidth QoS Register Interface","description":"~60 character description","source":"@site/docs/spec/non-isa/qos-interface.md","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/qos","permalink":"/developer.riscv.org/docs/spec/non-isa/qos","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Capacity and Bandwidth QoS Register Interface","description":"~60 character description","id":"qos","hide_table_of_contents":true,"pdf":"/pdf/riscv-cbqri.pdf"},"sidebar":"specSidebar","previous":{"title":"N-Trace (Nexus-based Trace)","permalink":"/developer.riscv.org/docs/spec/non-isa/n-trace"},"next":{"title":"RERI Architecture Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/reri"}},{"id":"spec/non-isa/reri","title":"RERI Architecture Specification","description":"Augments Reliability, Availability, and Serviceability (RAS) features in the SoC with a standard mechanism for reporting errors by means of a memory-mapped register interface to enable error reporting. Additionally, this specification supports software-initiated error logging, reporting, and testing of RAS handlers. Lastly, this specification provides maximal flexibility to implement error handling and coexists with RAS frameworks defined by other standards such as PCIe and CXL.","source":"@site/docs/spec/non-isa/reri-architecture.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/reri","permalink":"/developer.riscv.org/docs/spec/non-isa/reri","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"RERI Architecture Specification","id":"reri","hide_table_of_contents":true,"pdf":"/pdf/riscv-reri.pdf"},"sidebar":"specSidebar","previous":{"title":"Capacity and Bandwidth QoS Register Interface","permalink":"/developer.riscv.org/docs/spec/non-isa/qos"},"next":{"title":"Trace Connectors","permalink":"/developer.riscv.org/docs/spec/non-isa/trace-conectors"}},{"id":"spec/non-isa/sbi","title":"Supervisor Binary Interface Specification","description":"Second publication of the RISC-V Supervisor Binary Interface specification.  It added a debug console, system suspend, nested acceleration, steal-time accounting, PMU snapshot, and various error codes; relaxed counter width requirements on PMU firmware counters; reserved space for firmware events;  and clarified several extensions.","source":"@site/docs/spec/non-isa/supervisor-binary-interface.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/sbi","permalink":"/developer.riscv.org/docs/spec/non-isa/sbi","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Supervisor Binary Interface Specification","id":"sbi","hide_table_of_contents":true,"pdf":"/pdf/riscv-sbi_v2.pdf"},"sidebar":"specSidebar","previous":{"title":"Semihosting","permalink":"/developer.riscv.org/docs/spec/non-isa/semihosting"},"next":{"title":"UEFI Protocol Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/uefi"}},{"id":"spec/non-isa/semihosting","title":"Semihosting","description":"Defines the semihosting binary interface for RISC-V platforms.","source":"@site/docs/spec/non-isa/semihosting.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/semihosting","permalink":"/developer.riscv.org/docs/spec/non-isa/semihosting","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Semihosting","id":"semihosting","hide_table_of_contents":true,"pdf":"/pdf/riscv-semihosting.pdf"},"sidebar":"specSidebar","previous":{"title":"Functional Fixed Hardware Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/functional-fixed"},"next":{"title":"Supervisor Binary Interface Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/sbi"}},{"id":"spec/non-isa/server-soc","title":"Server SoC Specification","description":"Defines a standardized set of capabilities that portable system software such as operating systems and hypervisors, can rely on being present in a RISC-V server SoC.","source":"@site/docs/spec/non-isa/server-soc.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/server-soc","permalink":"/developer.riscv.org/docs/spec/non-isa/server-soc","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Server SoC Specification","id":"server-soc","hide_table_of_contents":true,"pdf":"/pdf/riscv-server-soc.pdf"},"sidebar":"specSidebar","previous":{"title":"Platform-Level Interrupt Controller Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/platform-interrupt"},"next":{"title":"Debug Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/debug"}},{"id":"spec/non-isa/trace-conectors","title":"Trace Connectors","description":"Adds trace signals to connectors described in RISC-V External Debug Support and provides a small, optional extension to connectors described in  and MIPI Debug & Trace Connectors Recommendations White Paper, Version 1.20, 2 July 2021.","source":"@site/docs/spec/non-isa/trace-connectors.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/trace-conectors","permalink":"/developer.riscv.org/docs/spec/non-isa/trace-conectors","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Trace Connectors","id":"trace-conectors","hide_table_of_contents":true,"pdf":"/pdf/RISC-V-Trace-Connectors.pdf"},"sidebar":"specSidebar","previous":{"title":"RERI Architecture Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/reri"},"next":{"title":"Trace Control Interface","permalink":"/developer.riscv.org/docs/spec/non-isa/trace-control-interface"}},{"id":"spec/non-isa/trace-control-interface","title":"Trace Control Interface","description":"Presents a standardized control interface for RISC-V trace infrastructure (such as trace encoders, trace funnels, trace sinks) for the Efficient Trace for RISC-V specification and for the RISC-V N-Trace (Nexus-based Trace) specification. Standardized control interface allows trace control software development tools to be used interchangeably with any RISC-V device implementing processor and/or data trace.","source":"@site/docs/spec/non-isa/trace-control.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/trace-control-interface","permalink":"/developer.riscv.org/docs/spec/non-isa/trace-control-interface","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Trace Control Interface","id":"trace-control-interface","hide_table_of_contents":true,"pdf":"/pdf/RISC-V-Trace-Control-Interface.pdf"},"sidebar":"specSidebar","previous":{"title":"Trace Connectors","permalink":"/developer.riscv.org/docs/spec/non-isa/trace-conectors"},"next":{"title":"Unformatted Trace & Diagnostic Data Packet Encapsulation","permalink":"/developer.riscv.org/docs/spec/non-isa/unformatted-trace"}},{"id":"spec/non-isa/uefi","title":"UEFI Protocol Specification","description":"Details all new UEFI protocols required only for RISC-V platforms.","source":"@site/docs/spec/non-isa/uefi-protocol.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/uefi","permalink":"/developer.riscv.org/docs/spec/non-isa/uefi","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"UEFI Protocol Specification","id":"uefi","hide_table_of_contents":true,"pdf":"/pdf/RISCV_UEFI_PROTOCOL-spec.pdf"},"sidebar":"specSidebar","previous":{"title":"Supervisor Binary Interface Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/sbi"},"next":{"title":"IO Mapping Table Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/io-mapping"}},{"id":"spec/non-isa/unformatted-trace","title":"Unformatted Trace & Diagnostic Data Packet Encapsulation","description":"Defines an encapsulation format suitable for use with a variety of transport mechanisms, including but not limited to AMBA Advanced Trace Bus (ATB) and Siemens\' Messaging Infrastructure.","source":"@site/docs/spec/non-isa/unformatter-trace.mdx","sourceDirName":"spec/non-isa","slug":"/spec/non-isa/unformatted-trace","permalink":"/developer.riscv.org/docs/spec/non-isa/unformatted-trace","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"Unformatted Trace & Diagnostic Data Packet Encapsulation","id":"unformatted-trace","hide_table_of_contents":true,"pdf":"/pdf/e-trace-encap.pdf"},"sidebar":"specSidebar","previous":{"title":"Trace Control Interface","permalink":"/developer.riscv.org/docs/spec/non-isa/trace-control-interface"},"next":{"title":"Functional Fixed Hardware Specification","permalink":"/developer.riscv.org/docs/spec/non-isa/functional-fixed"}},{"id":"spec/profiles","title":"Profiles","description":"Profiles","source":"@site/docs/spec/profiles.mdx","sourceDirName":"spec","slug":"/spec/profiles","permalink":"/developer.riscv.org/docs/spec/profiles","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"id":"profiles","title":"Profiles","hide_table_of_contents":true}},{"id":"spec/profiles/riscv-profiles","title":"RISC-V Profiles","description":"Provides the processor-specific application binary interface document for RISC-V.","source":"@site/docs/spec/profiles/riscv-profiles.mdx","sourceDirName":"spec/profiles","slug":"/spec/profiles/riscv-profiles","permalink":"/developer.riscv.org/docs/spec/profiles/riscv-profiles","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"RISC-V Profiles","hide_table_of_contents":true,"pdf":"/pdf/RISC-V_Profiles2024-12-02.pdf"},"sidebar":"specSidebar","previous":{"title":"RVB23","permalink":"/developer.riscv.org/docs/spec/profiles/rvb23"},"next":{"title":"Advanced Interrupt Architecture","permalink":"/developer.riscv.org/docs/spec/non-isa/advanced-interrupt"}},{"id":"spec/profiles/rva23","title":"RVA23 Profile","description":"Provides the processor-specific application binary interface document for RISC-V.","source":"@site/docs/spec/profiles/rva23.mdx","sourceDirName":"spec/profiles","slug":"/spec/profiles/rva23","permalink":"/developer.riscv.org/docs/spec/profiles/rva23","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"RVA23 Profile","id":"rva23","hide_table_of_contents":true,"pdf":"/pdf/rva23-profile.pdf"},"sidebar":"specSidebar","previous":{"title":"Reference","permalink":"/developer.riscv.org/docs/spec/reference"},"next":{"title":"RVB23","permalink":"/developer.riscv.org/docs/spec/profiles/rvb23"}},{"id":"spec/profiles/rvb23","title":"RVB23 Profile","description":"Provides the processor-specific application binary interface document for RISC-V.","source":"@site/docs/spec/profiles/rvb23.mdx","sourceDirName":"spec/profiles","slug":"/spec/profiles/rvb23","permalink":"/developer.riscv.org/docs/spec/profiles/rvb23","draft":false,"unlisted":false,"tags":[],"version":"current","frontMatter":{"title":"RVB23 Profile","id":"rvb23","hide_table_of_contents":true,"pdf":"/pdf/rvb23-profile.pdf"},"sidebar":"specSidebar","previous":{"title":"RVA23","permalink":"/developer.riscv.org/docs/spec/profiles/rva23"},"next":{"title":"RISC-V Profiles","permalink":"/developer.riscv.org/docs/spec/profiles/riscv-profiles"}},{"id":"spec/reference","title":"Reference","description":"The RISC-V Library contains a comprehensive list of all of the ratified RISC-V technical publications.","source":"@site/docs/spec/reference.mdx","sourceDirName":"spec","slug":"/spec/reference","permalink":"/developer.riscv.org/docs/spec/reference","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":1,"frontMatter":{"id":"reference","title":"Reference","sidebar_position":1,"hide_table_of_contents":true},"sidebar":"specSidebar","next":{"title":"RVA23","permalink":"/developer.riscv.org/docs/spec/profiles/rva23"}}],"drafts":[],"sidebars":{"hardwareSidebar":[{"type":"doc","id":"hardware/overview"},{"type":"doc","id":"hardware/quickstart"},{"type":"category","label":"Guides","collapsible":true,"collapsed":true,"customProps":{"description":"This description can be used in the swizzled DocCards"},"items":[{"type":"doc","id":"hardware/guides/guide1"},{"type":"doc","id":"hardware/guides/guide2"}]},{"type":"category","label":"Reference Docs","collapsible":true,"collapsed":true,"customProps":{"description":"This description can be used in the swizzled DocCards"},"items":[{"type":"doc","id":"hardware/reference/ref1"},{"type":"doc","id":"hardware/reference/ref2"}]}],"softwareSidebar":[{"type":"doc","id":"software/overview"},{"type":"doc","id":"software/quickstart"},{"type":"category","label":"Guides","collapsible":true,"collapsed":true,"customProps":{"description":"This description can be used in the swizzled DocCards"},"items":[{"type":"doc","id":"software/guides/guide1"},{"type":"doc","id":"software/guides/guide2"}]},{"type":"category","label":"Reference Docs","collapsible":true,"collapsed":true,"customProps":{"description":"This description can be used in the swizzled DocCards"},"items":[{"type":"doc","id":"software/reference/ref1"},{"type":"doc","id":"software/reference/ref2"}]}],"specSidebar":[{"type":"category","label":"Reference","link":{"type":"doc","id":"spec/reference"},"items":[{"type":"category","label":"The ISA Specification","items":[{"type":"link","label":"ISA Volume 1: Priv","href":"pathname:///docs/reference/isa/unpriv/intro.html"},{"type":"link","label":"ISA Volume 2: Un-Priv","href":"pathname:///docs/reference/isa/priv/priv-intro.html"}],"collapsed":true,"collapsible":true},{"type":"category","label":"Profiles","items":[{"type":"doc","label":"RVA23","id":"spec/profiles/rva23","translatable":true},{"type":"doc","label":"RVB23","id":"spec/profiles/rvb23","translatable":true},{"type":"doc","label":"RISC-V Profiles","id":"spec/profiles/riscv-profiles","translatable":true}],"collapsed":true,"collapsible":true},{"type":"category","label":"Processor Infrastructure","collapsed":true,"items":[{"type":"doc","id":"spec/non-isa/advanced-interrupt"},{"type":"doc","id":"spec/non-isa/iommu-architecture"},{"type":"doc","id":"spec/non-isa/platform-interrupt"},{"type":"doc","id":"spec/non-isa/server-soc"}],"collapsible":true},{"type":"category","label":"Debug, Trace & RAS","collapsed":true,"items":[{"type":"doc","id":"spec/non-isa/debug"},{"type":"doc","id":"spec/non-isa/efficient-trace"},{"type":"doc","id":"spec/non-isa/n-trace"},{"type":"doc","id":"spec/non-isa/qos"},{"type":"doc","id":"spec/non-isa/reri"},{"type":"doc","id":"spec/non-isa/trace-conectors"},{"type":"doc","id":"spec/non-isa/trace-control-interface"},{"type":"doc","id":"spec/non-isa/unformatted-trace"}],"collapsible":true},{"type":"category","label":"Platform Software","collapsed":true,"items":[{"type":"doc","id":"spec/non-isa/functional-fixed"},{"type":"doc","id":"spec/non-isa/semihosting"},{"type":"doc","id":"spec/non-isa/sbi"},{"type":"doc","id":"spec/non-isa/uefi"},{"type":"doc","id":"spec/non-isa/io-mapping"}],"collapsible":true},{"type":"category","label":"Application Software","collapsed":true,"items":[{"type":"doc","id":"spec/non-isa/abi"}],"collapsible":true}],"collapsed":true,"collapsible":true}]}}]}},"docusaurus-plugin-content-blog":{"default":{"blogSidebarTitle":"Recent posts","blogPosts":[{"id":"welcome","metadata":{"permalink":"/developer.riscv.org/blog/welcome","source":"@site/blog/2021-08-26-welcome/index.md","title":"Welcome","description":"Docusaurus blogging features are powered by the blog plugin.","date":"2021-08-26T00:00:00.000Z","tags":[{"inline":true,"label":"facebook","permalink":"/developer.riscv.org/blog/tags/facebook"},{"inline":true,"label":"hello","permalink":"/developer.riscv.org/blog/tags/hello"},{"inline":true,"label":"docusaurus","permalink":"/developer.riscv.org/blog/tags/docusaurus"}],"readingTime":0.465,"hasTruncateMarker":true,"authors":[{"name":"Carl Perry","title":"Gentleman Scholar","url":"http://gigofham.com","socials":{"linkedin":"https://www.linkedin.com/in/carl-perry-9a0380a/","github":"https://github.com/edolnx"},"imageURL":"https://github.com/edolnx.png","key":"carl","page":null},{"name":"Austin Blackstone","title":"Engineer with Social Skills","url":"https://github.com/BlackstoneEngineering","page":{"permalink":"/developer.riscv.org/blog/authors/austin"},"socials":{"github":"https://github.com/BlackstoneEngineering","linkedin":"https://www.linkedin.com/in/AustinBlackstone/"},"imageURL":"https://github.com/blackstoneengineering.png","key":"austin"}],"frontMatter":{"slug":"welcome","title":"Welcome","authors":["carl","austin"],"tags":["facebook","hello","docusaurus"]},"unlisted":false,"nextItem":{"title":"MDX Blog Post","permalink":"/developer.riscv.org/blog/mdx-blog-post"}},"content":"[Docusaurus blogging features](https://docusaurus.io/docs/blog) are powered by the [blog plugin](https://docusaurus.io/docs/api/plugins/@docusaurus/plugin-content-blog).\\n\\nHere are a few tips you might find useful.\\n\\n\x3c!-- truncate --\x3e\\n\\nSimply add Markdown files (or folders) to the `blog` directory.\\n\\nRegular blog authors can be added to `authors.yml`.\\n\\nThe blog post date can be extracted from filenames, such as:\\n\\n- `2019-05-30-welcome.md`\\n- `2019-05-30-welcome/index.md`\\n\\nA blog post folder can be convenient to co-locate blog post images:\\n\\n![Docusaurus Plushie](./docusaurus-plushie-banner.jpeg)\\n\\nThe blog supports tags as well!\\n\\n**And if you don\'t want a blog**: just delete this directory, and use `blog: false` in your Docusaurus config."},{"id":"mdx-blog-post","metadata":{"permalink":"/developer.riscv.org/blog/mdx-blog-post","source":"@site/blog/2021-08-01-mdx-blog-post.mdx","title":"MDX Blog Post","description":"Blog posts support Docusaurus Markdown features, such as MDX.","date":"2021-08-01T00:00:00.000Z","tags":[{"inline":true,"label":"docusaurus","permalink":"/developer.riscv.org/blog/tags/docusaurus"}],"readingTime":0.235,"hasTruncateMarker":true,"authors":[{"name":"Carl Perry","title":"Gentleman Scholar","url":"http://gigofham.com","socials":{"linkedin":"https://www.linkedin.com/in/carl-perry-9a0380a/","github":"https://github.com/edolnx"},"imageURL":"https://github.com/edolnx.png","key":"carl","page":null}],"frontMatter":{"slug":"mdx-blog-post","title":"MDX Blog Post","authors":["carl"],"tags":["docusaurus"]},"unlisted":false,"prevItem":{"title":"Welcome","permalink":"/developer.riscv.org/blog/welcome"},"nextItem":{"title":"Long Blog Post","permalink":"/developer.riscv.org/blog/long-blog-post"}},"content":"Blog posts support [Docusaurus Markdown features](https://docusaurus.io/docs/markdown-features), such as [MDX](https://mdxjs.com/).\\n\\n:::tip\\n\\nUse the power of React to create interactive blog posts.\\n\\n:::\\n\\n{/* truncate */}\\n\\nFor example, use JSX to create an interactive button:\\n\\n```js\\n<button onClick={() => alert(\'button clicked!\')}>Click me!</button>\\n```\\n\\n<button onClick={() => alert(\'button clicked!\')}>Click me!</button>"},{"id":"long-blog-post","metadata":{"permalink":"/developer.riscv.org/blog/long-blog-post","source":"@site/blog/2019-05-29-long-blog-post.md","title":"Long Blog Post","description":"This is the summary of a very long blog post,","date":"2019-05-29T00:00:00.000Z","tags":[{"inline":true,"label":"hello","permalink":"/developer.riscv.org/blog/tags/hello"},{"inline":true,"label":"docusaurus","permalink":"/developer.riscv.org/blog/tags/docusaurus"}],"readingTime":2.06,"hasTruncateMarker":true,"authors":[{"name":"Austin Blackstone","title":"Engineer with Social Skills","url":"https://github.com/BlackstoneEngineering","page":{"permalink":"/developer.riscv.org/blog/authors/austin"},"socials":{"github":"https://github.com/BlackstoneEngineering","linkedin":"https://www.linkedin.com/in/AustinBlackstone/"},"imageURL":"https://github.com/blackstoneengineering.png","key":"austin"}],"frontMatter":{"slug":"long-blog-post","title":"Long Blog Post","authors":"austin","tags":["hello","docusaurus"]},"unlisted":false,"prevItem":{"title":"MDX Blog Post","permalink":"/developer.riscv.org/blog/mdx-blog-post"},"nextItem":{"title":"First Blog Post","permalink":"/developer.riscv.org/blog/first-blog-post"}},"content":"This is the summary of a very long blog post,\\n\\nUse a `\x3c!--` `truncate` `--\x3e` comment to limit blog post size in the list view.\\n\\n\x3c!-- truncate --\x3e\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet\\n\\nLorem ipsum dolor sit amet, consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet"},{"id":"first-blog-post","metadata":{"permalink":"/developer.riscv.org/blog/first-blog-post","source":"@site/blog/2019-05-28-first-blog-post.md","title":"First Blog Post","description":"Lorem ipsum dolor sit amet...","date":"2019-05-28T00:00:00.000Z","tags":[{"inline":true,"label":"hola","permalink":"/developer.riscv.org/blog/tags/hola"},{"inline":true,"label":"docusaurus","permalink":"/developer.riscv.org/blog/tags/docusaurus"}],"readingTime":0.135,"hasTruncateMarker":true,"authors":[{"name":"Carl Perry","title":"Gentleman Scholar","url":"http://gigofham.com","socials":{"linkedin":"https://www.linkedin.com/in/carl-perry-9a0380a/","github":"https://github.com/edolnx"},"imageURL":"https://github.com/edolnx.png","key":"carl","page":null},{"name":"Austin Blackstone","title":"Engineer with Social Skills","url":"https://github.com/BlackstoneEngineering","page":{"permalink":"/developer.riscv.org/blog/authors/austin"},"socials":{"github":"https://github.com/BlackstoneEngineering","linkedin":"https://www.linkedin.com/in/AustinBlackstone/"},"imageURL":"https://github.com/blackstoneengineering.png","key":"austin"}],"frontMatter":{"slug":"first-blog-post","title":"First Blog Post","authors":["carl","austin"],"tags":["hola","docusaurus"]},"unlisted":false,"prevItem":{"title":"Long Blog Post","permalink":"/developer.riscv.org/blog/long-blog-post"}},"content":"Lorem ipsum dolor sit amet...\\n\\n\x3c!-- truncate --\x3e\\n\\n...consectetur adipiscing elit. Pellentesque elementum dignissim ultricies. Fusce rhoncus ipsum tempor eros aliquam consequat. Lorem ipsum dolor sit amet"}],"blogListPaginated":[{"items":["welcome","mdx-blog-post","long-blog-post","first-blog-post"],"metadata":{"permalink":"/developer.riscv.org/blog","page":1,"postsPerPage":10,"totalPages":1,"totalCount":4,"blogDescription":"Blog","blogTitle":"Blog"}}],"blogTags":{"/developer.riscv.org/blog/tags/facebook":{"inline":true,"label":"facebook","permalink":"/developer.riscv.org/blog/tags/facebook","items":["welcome"],"pages":[{"items":["welcome"],"metadata":{"permalink":"/developer.riscv.org/blog/tags/facebook","page":1,"postsPerPage":10,"totalPages":1,"totalCount":1,"blogDescription":"Blog","blogTitle":"Blog"}}],"unlisted":false},"/developer.riscv.org/blog/tags/hello":{"inline":true,"label":"hello","permalink":"/developer.riscv.org/blog/tags/hello","items":["welcome","long-blog-post"],"pages":[{"items":["welcome","long-blog-post"],"metadata":{"permalink":"/developer.riscv.org/blog/tags/hello","page":1,"postsPerPage":10,"totalPages":1,"totalCount":2,"blogDescription":"Blog","blogTitle":"Blog"}}],"unlisted":false},"/developer.riscv.org/blog/tags/docusaurus":{"inline":true,"label":"docusaurus","permalink":"/developer.riscv.org/blog/tags/docusaurus","items":["welcome","mdx-blog-post","long-blog-post","first-blog-post"],"pages":[{"items":["welcome","mdx-blog-post","long-blog-post","first-blog-post"],"metadata":{"permalink":"/developer.riscv.org/blog/tags/docusaurus","page":1,"postsPerPage":10,"totalPages":1,"totalCount":4,"blogDescription":"Blog","blogTitle":"Blog"}}],"unlisted":false},"/developer.riscv.org/blog/tags/hola":{"inline":true,"label":"hola","permalink":"/developer.riscv.org/blog/tags/hola","items":["first-blog-post"],"pages":[{"items":["first-blog-post"],"metadata":{"permalink":"/developer.riscv.org/blog/tags/hola","page":1,"postsPerPage":10,"totalPages":1,"totalCount":1,"blogDescription":"Blog","blogTitle":"Blog"}}],"unlisted":false}},"blogTagsListPath":"/developer.riscv.org/blog/tags","authorsMap":{"austin":{"name":"Austin Blackstone","title":"Engineer with Social Skills","url":"https://github.com/BlackstoneEngineering","page":{"permalink":"/developer.riscv.org/blog/authors/austin"},"socials":{"github":"https://github.com/BlackstoneEngineering","linkedin":"https://www.linkedin.com/in/AustinBlackstone/"},"imageURL":"https://github.com/blackstoneengineering.png","key":"austin"},"carl":{"name":"Carl Perry","title":"Gentleman Scholar","url":"http://gigofham.com","socials":{"linkedin":"https://www.linkedin.com/in/carl-perry-9a0380a/","github":"https://github.com/edolnx"},"imageURL":"https://github.com/edolnx.png","key":"carl","page":null}}}},"docusaurus-plugin-content-pages":{"default":[{"type":"jsx","permalink":"/developer.riscv.org/","source":"@site/src/pages/index.tsx"},{"type":"jsx","permalink":"/developer.riscv.org/isa","source":"@site/src/pages/isa.tsx"},{"type":"mdx","permalink":"/developer.riscv.org/markdown-page","source":"@site/src/pages/markdown-page.md","title":"Markdown page example","description":"You don\'t need React to write simple standalone pages.","frontMatter":{"title":"Markdown page example"},"unlisted":false}]},"docusaurus-plugin-debug":{},"docusaurus-plugin-google-tag-manager":{},"docusaurus-plugin-sitemap":{},"docusaurus-plugin-svgr":{},"docusaurus-theme-classic":{},"docusaurus-bootstrap-plugin":{},"docusaurus-mdx-fallback-plugin":{}}}')}}]);