5 18 1fd81 3 11 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (generate14.vcd) 2 -o (generate14.cdd) 2 -v (generate14.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate14.v 9 37 1 
1 clock 1 11 70004 1 0 0 0 1 17 0 1 0 1 0 0
3 1 main.u$0 "main.u$0" 0 generate14.v 25 35 1 
3 1 main.U[0] "main.U[0]" 0 generate14.v 16 22 1 
2 1 17 17 17 d0011 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 i 3 14 30c0009 1 0 31 0 32 17 0 0 0 0 0 0
4 1 1 0 0 1
3 1 main.U[0].foo "main.U[0].foo" 0 generate14.v 17 21 1 
2 2 19 19 19 c000c 1 0 1004 0 0 32 48 0 0
2 3 19 19 19 70007 0 1 1410 0 0 2 1 a
2 4 19 19 19 7000c 1 38 16 2 3
2 5 20 20 20 110015 2 1 100c 0 0 1 1 clock
2 6 20 20 20 90015 3 27 100a 5 0 1 18 0 1 0 0 0 0
2 7 20 20 20 1d001d 1 1 1004 0 0 32 1 i
2 8 20 20 20 180018 0 1 1410 0 0 2 1 a
2 9 20 20 20 18001d 1 38 6 7 8
1 a 4 18 70011 1 0 1 0 2 17 0 3 0 0 0 0
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.U[1] "main.U[1]" 0 generate14.v 16 22 1 
2 10 17 17 17 d0011 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 i 5 14 30c0009 1 0 31 0 32 17 1 0 0 1 0 0
4 10 1 0 0 10
3 1 main.U[1].foo "main.U[1].foo" 0 generate14.v 17 21 1 
2 11 19 19 19 c000c 1 0 1004 0 0 32 48 0 0
2 12 19 19 19 70007 0 1 1410 0 0 2 1 a
2 13 19 19 19 7000c 1 38 16 11 12
2 14 20 20 20 110015 2 1 100c 0 0 1 1 clock
2 15 20 20 20 90015 3 27 100a 14 0 1 18 0 1 0 0 0 0
2 16 20 20 20 1d001d 1 1 1008 0 0 32 1 i
2 17 20 20 20 180018 0 1 1410 0 0 2 1 a
2 18 20 20 20 18001d 1 38 a 16 17
1 a 6 18 70011 1 0 1 0 2 17 0 3 0 1 0 0
4 13 11 15 15 13
4 15 0 18 0 13
4 18 0 0 0 13
3 1 main.U[2] "main.U[2]" 0 generate14.v 16 22 1 
2 19 17 17 17 d0011 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 i 7 14 30c0009 1 0 31 0 32 17 2 0 0 3 1 0
4 19 1 0 0 19
3 1 main.U[2].foo "main.U[2].foo" 0 generate14.v 17 21 1 
2 20 19 19 19 c000c 1 0 1004 0 0 32 48 0 0
2 21 19 19 19 70007 0 1 1410 0 0 2 1 a
2 22 19 19 19 7000c 1 38 16 20 21
2 23 20 20 20 110015 2 1 100c 0 0 1 1 clock
2 24 20 20 20 90015 3 27 100a 23 0 1 18 0 1 0 0 0 0
2 25 20 20 20 1d001d 1 1 1008 0 0 32 1 i
2 26 20 20 20 180018 0 1 1410 0 0 2 1 a
2 27 20 20 20 18001d 1 38 a 25 26
1 a 8 18 70011 1 0 1 0 2 17 0 3 0 2 0 0
4 22 11 24 24 22
4 24 0 27 0 22
4 27 0 0 0 22
3 1 main.U[3] "main.U[3]" 0 generate14.v 16 22 1 
2 28 17 17 17 d0011 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 i 9 14 30c0009 1 0 31 0 32 17 3 0 0 3 1 0
4 28 1 0 0 28
3 1 main.U[3].foo "main.U[3].foo" 0 generate14.v 17 21 1 
2 29 19 19 19 c000c 1 0 1004 0 0 32 48 0 0
2 30 19 19 19 70007 0 1 1410 0 0 2 1 a
2 31 19 19 19 7000c 1 38 16 29 30
2 32 20 20 20 110015 2 1 100c 0 0 1 1 clock
2 33 20 20 20 90015 3 27 100a 32 0 1 18 0 1 0 0 0 0
2 34 20 20 20 1d001d 1 1 1008 0 0 32 1 i
2 35 20 20 20 180018 0 1 1410 0 0 2 1 a
2 36 20 20 20 18001d 1 38 a 34 35
1 a 10 18 70011 1 0 1 0 2 17 0 3 0 3 0 0
4 31 11 33 33 31
4 33 0 36 0 31
4 36 0 0 0 31
