{"componentChunkName":"component---src-templates-blog-post-tsx","path":"/Logic Circuits Project/","result":{"data":{"site":{"siteMetadata":{"title":"Chiara Bianchimani","author":"Chiara Bianchimani"}},"markdownRemark":{"id":"4e90bb2e-27e3-59f3-8cca-824bc84af3db","excerpt":"lorem","html":"<p>lorem</p>","frontmatter":{"title":"Logic Circuits Project","date":"April 2021","tags":null,"description":"Description and syntesis in VHDL of a component that implements histogram equalization of a grey scale image with 256 levels."}}},"pageContext":{"next":{"fields":{"slug":"/hermann-snake/"},"frontmatter":{"title":"Hermann Snake"}},"previous":{"fields":{"slug":"/Algorithms and Data Structure Project/"},"frontmatter":{"title":"Algorithms and Data Structure Project"}},"slug":"/Logic Circuits Project/"}},"staticQueryHashes":["63159454"]}