#include	"..\DLL\d_iNES.h"
#include	"..\Hardware\h_VRC24.h"

namespace {
FPPUWrite	writeCHR;
uint8_t		maskCHRBank;
uint8_t		maskCompare;

void	sync (void) {
	VRC24::syncPRG(0x1F, 0x00);
	
	for (int bank =0x0; bank <0x8; bank++) {
		int val =VRC24::chr[bank];
		if ((val &maskCHRBank) ==maskCompare)
			EMU->SetCHR_RAM1(bank, val);
		else
			EMU->SetCHR_ROM1(bank, val);
	}
	VRC24::syncMirror();
}

void	MAPINT	interceptCHRWrite (int bank, int addr, int val) {
	switch(VRC24::chr[bank]) {
		case 0x88: maskCHRBank =0xFC; maskCompare =0x4C; break;
		case 0xC2: maskCHRBank =0xFE; maskCompare =0x7C; break;
		case 0xC8: maskCHRBank =0xFE; maskCompare =0x04; break;
	}
	writeCHR(bank, addr, val);
}

BOOL	MAPINT	load (void) {
	iNES_SetSRAM();
	VRC24::load(sync, true, 0x4, 0x8, NULL, true, 1);
	return TRUE;
}

void	MAPINT	reset (RESET_TYPE resetType) {
	if (resetType ==RESET_HARD) {
		if (ROM->INES_MapperNum ==252) {
			maskCHRBank =0xFE;
			maskCompare =0x06;
		} else { // Actual later board starts with FC/28, but earlier board is fixed to FE/04
			maskCHRBank =0xFE;
			maskCompare =0x04;
		}
	}
	VRC24::reset(resetType);
	writeCHR =EMU->GetPPUWriteHandler(0x0);
	for (int bank =0x0; bank<=0x7; bank++) EMU->SetPPUWriteHandler(bank, interceptCHRWrite);
}

int	MAPINT	saveLoad (STATE_TYPE stateMode, int offset, unsigned char *data) {
	offset =VRC24::saveLoad(stateMode, offset, data);
	SAVELOAD_BYTE(stateMode, offset, data, maskCHRBank);
	SAVELOAD_BYTE(stateMode, offset, data, maskCompare);
	if (stateMode ==STATE_LOAD) sync();
	return offset;
}

uint16_t mapperNum252 =252;
uint16_t mapperNum253 =253;
} // namespace

MapperInfo MapperInfo_252 ={
	&mapperNum252,
	_T("外星 FS???"),
	COMPAT_FULL,
	load,
	reset,
	NULL,
	VRC24::cpuCycle,
	NULL,
	saveLoad,
	NULL,
	NULL
};
MapperInfo MapperInfo_253 ={
	&mapperNum253,
	_T("外星 F009S"),
	COMPAT_FULL,
	load,
	reset,
	NULL,
	VRC24::cpuCycle,
	NULL,
	saveLoad,
	NULL,
	NULL
};