<profile>

<section name = "Vitis HLS Report for 'adi'" level="0">
<item name = "Date">Mon May  5 03:33:35 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">adi</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.031 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">593841, 593841, 2.969 ms, 2.969 ms, 593842, 593842, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52">adi_Pipeline_VITIS_LOOP_41_2, 7421, 7421, 37.105 us, 37.105 us, 7421, 7421, no</column>
<column name="grp_adi_Pipeline_VITIS_LOOP_59_5_fu_64">adi_Pipeline_VITIS_LOOP_59_5, 7421, 7421, 37.105 us, 37.105 us, 7421, 7421, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_36_1">593840, 593840, 14846, -, -, 40, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 23, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 41, 55594, 35277, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 790, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, 6, 8, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 2, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52">adi_Pipeline_VITIS_LOOP_41_2, 0, 0, 28628, 17558, 0</column>
<column name="grp_adi_Pipeline_VITIS_LOOP_59_5_fu_64">adi_Pipeline_VITIS_LOOP_59_5, 0, 0, 24347, 15189, 0</column>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U25">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U26">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U27">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="ddiv_64ns_64ns_64_22_no_dsp_1_U32">ddiv_64ns_64ns_64_22_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U28">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U29">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U30">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U31">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="t_3_fu_90_p2">+, 0, 0, 13, 6, 1</column>
<column name="icmp_ln36_fu_84_p2">icmp, 0, 0, 10, 6, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="grp_fu_111_ce">14, 3, 1, 3</column>
<column name="grp_fu_111_opcode">14, 3, 2, 6</column>
<column name="grp_fu_111_p0">14, 3, 64, 192</column>
<column name="grp_fu_111_p1">14, 3, 64, 192</column>
<column name="grp_fu_115_ce">14, 3, 1, 3</column>
<column name="grp_fu_115_opcode">14, 3, 2, 6</column>
<column name="grp_fu_115_p0">14, 3, 64, 192</column>
<column name="grp_fu_115_p1">14, 3, 64, 192</column>
<column name="grp_fu_119_ce">14, 3, 1, 3</column>
<column name="grp_fu_119_opcode">14, 3, 2, 6</column>
<column name="grp_fu_119_p0">14, 3, 64, 192</column>
<column name="grp_fu_119_p1">14, 3, 64, 192</column>
<column name="grp_fu_123_ce">14, 3, 1, 3</column>
<column name="grp_fu_123_p0">14, 3, 64, 192</column>
<column name="grp_fu_123_p1">14, 3, 64, 192</column>
<column name="grp_fu_127_ce">14, 3, 1, 3</column>
<column name="grp_fu_127_p0">14, 3, 64, 192</column>
<column name="grp_fu_127_p1">14, 3, 64, 192</column>
<column name="grp_fu_131_ce">14, 3, 1, 3</column>
<column name="grp_fu_131_p0">14, 3, 64, 192</column>
<column name="grp_fu_131_p1">14, 3, 64, 192</column>
<column name="grp_fu_135_ce">14, 3, 1, 3</column>
<column name="grp_fu_135_p0">14, 3, 64, 192</column>
<column name="grp_fu_135_p1">14, 3, 64, 192</column>
<column name="grp_fu_139_ce">14, 3, 1, 3</column>
<column name="grp_fu_139_p0">14, 3, 64, 192</column>
<column name="grp_fu_139_p1">14, 3, 64, 192</column>
<column name="p_address0">14, 3, 12, 36</column>
<column name="p_address1">14, 3, 12, 36</column>
<column name="p_ce0">14, 3, 1, 3</column>
<column name="p_ce1">14, 3, 1, 3</column>
<column name="p_d0">14, 3, 64, 192</column>
<column name="p_d1">14, 3, 64, 192</column>
<column name="p_we0">14, 3, 1, 3</column>
<column name="p_we1">14, 3, 1, 3</column>
<column name="q_address0">14, 3, 12, 36</column>
<column name="q_address1">14, 3, 12, 36</column>
<column name="q_ce0">14, 3, 1, 3</column>
<column name="q_ce1">14, 3, 1, 3</column>
<column name="q_d0">14, 3, 64, 192</column>
<column name="q_d1">14, 3, 64, 192</column>
<column name="q_we0">14, 3, 1, 3</column>
<column name="q_we1">14, 3, 1, 3</column>
<column name="t_fu_48">9, 2, 6, 12</column>
<column name="u_address0">14, 3, 12, 36</column>
<column name="u_address1">14, 3, 12, 36</column>
<column name="u_ce0">14, 3, 1, 3</column>
<column name="u_ce1">14, 3, 1, 3</column>
<column name="u_we0">9, 2, 1, 2</column>
<column name="u_we1">9, 2, 1, 2</column>
<column name="v_address0">14, 3, 12, 36</column>
<column name="v_address1">14, 3, 12, 36</column>
<column name="v_ce0">14, 3, 1, 3</column>
<column name="v_ce1">14, 3, 1, 3</column>
<column name="v_we0">9, 2, 1, 2</column>
<column name="v_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_adi_Pipeline_VITIS_LOOP_59_5_fu_64_ap_start_reg">1, 0, 1, 0</column>
<column name="t_fu_48">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, adi, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, adi, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, adi, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, adi, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, adi, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, adi, return value</column>
<column name="tsteps">in, 32, ap_none, tsteps, scalar</column>
<column name="n">in, 32, ap_none, n, scalar</column>
<column name="u_address0">out, 12, ap_memory, u, array</column>
<column name="u_ce0">out, 1, ap_memory, u, array</column>
<column name="u_we0">out, 1, ap_memory, u, array</column>
<column name="u_d0">out, 64, ap_memory, u, array</column>
<column name="u_q0">in, 64, ap_memory, u, array</column>
<column name="u_address1">out, 12, ap_memory, u, array</column>
<column name="u_ce1">out, 1, ap_memory, u, array</column>
<column name="u_we1">out, 1, ap_memory, u, array</column>
<column name="u_d1">out, 64, ap_memory, u, array</column>
<column name="u_q1">in, 64, ap_memory, u, array</column>
<column name="v_address0">out, 12, ap_memory, v, array</column>
<column name="v_ce0">out, 1, ap_memory, v, array</column>
<column name="v_we0">out, 1, ap_memory, v, array</column>
<column name="v_d0">out, 64, ap_memory, v, array</column>
<column name="v_q0">in, 64, ap_memory, v, array</column>
<column name="v_address1">out, 12, ap_memory, v, array</column>
<column name="v_ce1">out, 1, ap_memory, v, array</column>
<column name="v_we1">out, 1, ap_memory, v, array</column>
<column name="v_d1">out, 64, ap_memory, v, array</column>
<column name="v_q1">in, 64, ap_memory, v, array</column>
<column name="p_address0">out, 12, ap_memory, p, array</column>
<column name="p_ce0">out, 1, ap_memory, p, array</column>
<column name="p_we0">out, 1, ap_memory, p, array</column>
<column name="p_d0">out, 64, ap_memory, p, array</column>
<column name="p_q0">in, 64, ap_memory, p, array</column>
<column name="p_address1">out, 12, ap_memory, p, array</column>
<column name="p_ce1">out, 1, ap_memory, p, array</column>
<column name="p_we1">out, 1, ap_memory, p, array</column>
<column name="p_d1">out, 64, ap_memory, p, array</column>
<column name="p_q1">in, 64, ap_memory, p, array</column>
<column name="q_address0">out, 12, ap_memory, q, array</column>
<column name="q_ce0">out, 1, ap_memory, q, array</column>
<column name="q_we0">out, 1, ap_memory, q, array</column>
<column name="q_d0">out, 64, ap_memory, q, array</column>
<column name="q_q0">in, 64, ap_memory, q, array</column>
<column name="q_address1">out, 12, ap_memory, q, array</column>
<column name="q_ce1">out, 1, ap_memory, q, array</column>
<column name="q_we1">out, 1, ap_memory, q, array</column>
<column name="q_d1">out, 64, ap_memory, q, array</column>
<column name="q_q1">in, 64, ap_memory, q, array</column>
</table>
</item>
</section>
</profile>
