<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08625313-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08625313</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13112414</doc-number>
<date>20110520</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<us-term-of-grant>
<us-term-extension>328</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>02</class>
<subclass>M</subclass>
<main-group>3</main-group>
<subgroup>335</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>363 2114</main-classification>
<further-classification>363 2113</further-classification>
</classification-national>
<invention-title id="d2e53">High-side synchronous rectifier circuits and control circuits for power converters</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>7206208</doc-number>
<kind>B1</kind>
<name>Hsu et al.</name>
<date>20070400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>363 2106</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>7440298</doc-number>
<kind>B2</kind>
<name>Yang</name>
<date>20081000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>363 89</main-classification></classification-national>
</us-citation>
</us-references-cited>
<number-of-claims>8</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>363 2106</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>363 2114</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>363127</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>363 2105</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>363 2113</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>323288</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>6</number-of-drawing-sheets>
<number-of-figures>8</number-of-figures>
</figures>
<us-related-documents>
<us-provisional-application>
<document-id>
<country>US</country>
<doc-number>61370478</doc-number>
<date>20100804</date>
</document-id>
</us-provisional-application>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20120033460</doc-number>
<kind>A1</kind>
<date>20120209</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Yeh</last-name>
<first-name>Chia-Yo</first-name>
<address>
<city>Changhua</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Hsu</last-name>
<first-name>Jhih-Da</first-name>
<address>
<city>Sindian</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
<us-applicant sequence="003" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Su</last-name>
<first-name>Ying-Chieh</first-name>
<address>
<city>Sijhih</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
<us-applicant sequence="004" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Huang</last-name>
<first-name>Chien-Chun</first-name>
<address>
<city>Zhongli</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
<us-applicant sequence="005" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Wang</last-name>
<first-name>Chou-Sheng</first-name>
<address>
<city>Keelung</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Yeh</last-name>
<first-name>Chia-Yo</first-name>
<address>
<city>Changhua</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Hsu</last-name>
<first-name>Jhih-Da</first-name>
<address>
<city>Sindian</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
<inventor sequence="003" designation="us-only">
<addressbook>
<last-name>Su</last-name>
<first-name>Ying-Chieh</first-name>
<address>
<city>Sijhih</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
<inventor sequence="004" designation="us-only">
<addressbook>
<last-name>Huang</last-name>
<first-name>Chien-Chun</first-name>
<address>
<city>Zhongli</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
<inventor sequence="005" designation="us-only">
<addressbook>
<last-name>Wang</last-name>
<first-name>Chou-Sheng</first-name>
<address>
<city>Keelung</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>McClure, Qualey &#x26; Rodack, LLP</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>System General Corporation</orgname>
<role>03</role>
<address>
<city>Sindian, Taipei County</city>
<country>TW</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Laxton</last-name>
<first-name>Gary L</first-name>
<department>2838</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A control circuit for a switching power converter is provided. The control circuit is installed between a secondary side and an output of the power converter and coupled to control a switching device. The control circuit includes a linear predict circuit, a reset circuit, a charge/discharge circuit, and a PWM circuit. The linear predict circuit is coupled to receive a linear predict signal from the secondary side for generating a charging signal. The reset circuit is couple to receive a resetting signal for generating a discharging signal. The charge/discharge circuit is coupled to receive the charging signal and the discharging signal for generating a ramp signal. The PWM circuit is coupled to receive the linear predict signal for enabling a switching signal and receive the ramp signal for resetting the switching signal.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="97.62mm" wi="156.80mm" file="US08625313-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="156.80mm" wi="123.61mm" orientation="landscape" file="US08625313-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="215.90mm" wi="164.00mm" orientation="landscape" file="US08625313-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="203.71mm" wi="149.78mm" orientation="landscape" file="US08625313-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="254.17mm" wi="166.79mm" file="US08625313-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="250.95mm" wi="176.70mm" file="US08625313-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="135.64mm" wi="152.32mm" file="US08625313-20140107-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<heading id="h-0001" level="1">CROSS REFERENCE TO RELATED APPLICATIONS</heading>
<p id="p-0002" num="0001">This application claims the benefit of U.S. Provisional Application No. 61/370,478, filed on Aug. 4, 2010, the contents of which are incorporated herein by reference.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0002" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0003" num="0002">1. Field of the Invention</p>
<p id="p-0004" num="0003">The present invention relates to power converters and more particularly, relates to the synchronous rectifier circuits of power converters.</p>
<p id="p-0005" num="0004">2. Description of the Related Art</p>
<p id="p-0006" num="0005">A synchronous rectifier controller in nowadays is broadly used to replace really a rectifier for decreasing power loss. A traditional synchronous rectifier controller is installed on the low-side of a secondary side of a power converter. Therefore, a ground terminal of the synchronous rectifier controller is coupled to another ground of the secondary side of the power converter. However, the drawback of the traditional synchronous rectifier controller is that there is switching loss and electric-magnetic-interference (EMI) problem because of the switching operation of the ground of the secondary side of the power converter.</p>
<heading id="h-0003" level="1">BRIEF SUMMARY OF THE INVENTION</heading>
<p id="p-0007" num="0006">An exemplary embodiment of a control circuit for a switching power converter is provided. The control circuit is installed between a secondary side of the switching power converter and an output of the power converter and coupled to control a switching device. The control circuit comprises a linear predict circuit, a reset circuit, a charge/discharge circuit, and a pulse width modulation (PWM) circuit. The linear predict circuit is coupled to receive a linear predict signal from the secondary side for generating a charging signal. The reset circuit is coupled to receive a resetting signal for generating a discharging signal. The charge/discharge circuit is coupled to receive the charging signal and the discharging signal for generating a ramp signal. The PWM circuit is coupled to receive the linear predict signal for enabling a switching signal and receive the ramp signal for resetting the switching signal.</p>
<p id="p-0008" num="0007">An exemplary embodiment of a synchronous rectifier circuit for a power converter is provided. The synchronous rectifier circuit comprises a power switching device, a diode, and a control circuit. The power switching device is coupled between a secondary side of the power converter and an output of the power converter for rectifying. The diode is coupled to the power switching device in parallel. The control circuit is installed between the secondary side of the power converter and the output of the power converter. The control circuit is operated to receive a linear predict signal and a ramp signal for turning on/off the power switching device.</p>
<p id="p-0009" num="0008">A detailed description is given in the following embodiments with reference to the accompanying drawings.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0010" num="0009">The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:</p>
<p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. 1</figref> shows an exemplary embodiment of a switching power converter;</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. 2A and 2B</figref> show an exemplary embodiment of a switch controller of the switching power converter in <figref idref="DRAWINGS">FIG. 1</figref>;</p>
<p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. 3</figref> shows an exemplary embodiment of a sample-and-hold circuit of a linear predict circuit in <figref idref="DRAWINGS">FIGS. 2A and 2B</figref>;</p>
<p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. 4</figref> shows an exemplary embodiment of a voltage-to-current converter of a linear predict circuit in <figref idref="DRAWINGS">FIGS. 2A and 2B</figref>;</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 5</figref> shows an exemplary embodiment of a sample-and-hold circuit of a reset circuit in <figref idref="DRAWINGS">FIGS. 2A and 2B</figref>;</p>
<p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. 6</figref> shows an exemplary embodiment of the voltage-to-current converter of a reset circuit in <figref idref="DRAWINGS">FIGS. 2A and 2B</figref>; and</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 7</figref> shows key wave forms of a high-side synchronous rectifier circuit of the switching power converter in <figref idref="DRAWINGS">FIG. 1</figref>.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION OF THE INVENTION</heading>
<p id="p-0018" num="0017">The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.</p>
<p id="p-0019" num="0018">As illustrated in an embodiment of <figref idref="DRAWINGS">FIG. 1</figref>, a transformer T<sub>1 </sub>is coupled between an unregulated input voltage V<sub>IN </sub>and an output V<sub>O </sub>of a switching power converter. As shown in <figref idref="DRAWINGS">FIG. 1</figref>, the transformer T<sub>1 </sub>comprises a primary winding N<sub>P </sub>and two secondary windings N<sub>S1 </sub>and N<sub>S2</sub>. A power switch Q<sub>1 </sub>is coupled to the primary winding N<sub>P </sub>at an input of the transformer T<sub>1 </sub>to regulate the transfer of energy from the unregulated input voltage V<sub>IN </sub>to the output V<sub>O </sub>of the switching power converter. The power switch Q<sub>1 </sub>is coupled to receive a switching signal V<sub>G </sub>to control switching of the power switch Q<sub>1</sub>. A resistor <b>25</b> is coupled between the power switch Q<sub>1 </sub>and a ground of the primary side of the transformer T<sub>1</sub>. A synchronous rectifier circuit <b>30</b> is coupled between the high-side of the secondary winding N<sub>S1 </sub>of the transformer T<sub>1 </sub>and the output V<sub>O</sub>.</p>
<p id="p-0020" num="0019">The synchronous rectifier circuit <b>30</b> is composed of a switching controller <b>100</b> which serves as a control circuit for the switching power converter. The switching controller <b>100</b> generates a pulse width modulation (PWM) signal V<sub>G2 </sub>which serves as a switching signal for controlling a power transistor Q<sub>2</sub>, wherein the power transistor Q<sub>2 </sub>serves as a power switching device for the switching power converter. A diode <b>40</b> is connected to the power transistor Q<sub>2 </sub>in parallel, wherein the diode <b>40</b> is a parasitic diode. The switching controller <b>100</b> includes a power terminal VDD, a linear predicting terminal LPC, a reset terminal RES, a ground terminal GND, and a control terminal GATE. The power terminal VDD is coupled to the secondary winding N<sub>S1 </sub>to receive a rectified power source through a diode <b>45</b> and a capacitor C<sub>6</sub>. Resistors R<sub>1 </sub>and R<sub>2 </sub>are coupled in series between the capacitor C<sub>6 </sub>and a ground of a secondary side of the transformer T<sub>1</sub>, and a linear predict signal V<sub>LPC </sub>is generated at the joint of the resistors R<sub>1 </sub>and R<sub>2</sub>. Resistors R<sub>3 </sub>and R<sub>4 </sub>are coupled in series and coupled to the power transistor Q<sub>2 </sub>in parallel, and a resetting signal V<sub>RES </sub>is generated at the joint of the resistors R<sub>3 </sub>and R<sub>4</sub>. The linear predicting terminal LPC is coupled to receive the linear predict signal V<sub>LPC </sub>for charging and the reset terminal RES is coupled to receive the resetting signal V<sub>RES </sub>for resetting. The control terminal GATE is coupled to generate the PWM signal V<sub>G2 </sub>to control the power transistor Q<sub>2</sub>.</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIGS. 2A and 2B</figref> show an exemplary embodiment of the switching controller <b>100</b>. The switching controller <b>100</b> comprises a linear predict circuit <b>101</b>, a reset circuit <b>103</b>, a PWM circuit <b>107</b>, and a charge/discharge circuit. The linear predict circuit <b>101</b> is composed of a sample-and-hold circuit <b>102</b> and a voltage-to-current converter (V/I) <b>106</b>. The reset circuit <b>103</b> is also composed of a sample-and-hold circuit <b>104</b> and a voltage-to-current converter (V/I) <b>105</b>. The charge/discharge circuit comprises a capacitor C<sub>3 </sub>and a switch SW<sub>4</sub>. The PWM circuit <b>107</b> is composed of an SR-flip-flop <b>112</b>, an inverter <b>113</b>, and comparators <b>108</b> and <b>110</b>.</p>
<p id="p-0022" num="0021">The linear predict circuit <b>101</b> is coupled to receive the linear predict signal V<sub>LPC </sub>for charging to the capacitor C<sub>3 </sub>through a sampling-and-hold operation. The linear predict circuit <b>101</b> is composed of the sample and hold circuit <b>102</b> and the voltage to current converter (V/I) <b>106</b>. The sample-and-hold circuit <b>102</b> of the linear predict circuit <b>101</b> is coupled to receive the linear predict signal V<sub>LPC </sub>for sampling at a rising edge of the linear predict signal V<sub>LPC</sub>, and then hold a sampling signal V<sub>SL </sub>(shown in <figref idref="DRAWINGS">FIG. 3</figref>) at a falling edge of the linear predict signal V<sub>LPC </sub>to generate a hold signal V<sub>HL </sub>(shown in <figref idref="DRAWINGS">FIG. 3</figref>). The voltage-to-current converter (V/I) <b>106</b> is coupled to generate a charging current (also referred as a charging signal) I<sub>3 </sub>in response the hold signal V<sub>HL</sub>.</p>
<p id="p-0023" num="0022">The reset circuit <b>103</b> is also composed of the sample-and-hold circuit <b>104</b> and the voltage-to-current converter (V/I) <b>105</b>. The reset circuit <b>103</b> is coupled to receive the resetting signal V<sub>RES </sub>to generate a discharge signal for resetting the PWM circuit <b>107</b> through the charge/discharge circuit. The sample-and-hold circuit <b>104</b> is coupled to receive the resetting signal V<sub>RES </sub>for sampling at a rising edge of the resetting signal V<sub>RES</sub>, and hold the sampling result (sampling signal V<sub>SR </sub>shown in <figref idref="DRAWINGS">FIG. 5</figref>) at a falling edge of the resetting signal V<sub>RES </sub>to generate a hold signal V<sub>HR </sub>(shown in <figref idref="DRAWINGS">FIG. 5</figref>). The voltage-to-current converter (V/I) <b>105</b> is coupled to generate a discharging current (also referred as a discharging signal) I<sub>DIS </sub>in response the hold signal V<sub>HR </sub>for resetting the PWM circuit <b>107</b> through the charge/discharge circuit.</p>
<p id="p-0024" num="0023">The charge/discharge circuit comprises the capacitor C<sub>3 </sub>and the switch SW<sub>4</sub>, which are coupled in series, for receiving the charging current I<sub>3 </sub>and receiving the discharging current I<sub>DIS </sub>through the switch SW<sub>4</sub>. The capacitor C<sub>3 </sub>is coupled to receive the charging current I<sub>3 </sub>for charging, and the discharging current I<sub>DIS </sub>is generated from the voltage-to-current converter (V/I) <b>105</b> through the switch SW<sub>4 </sub>while the switch SW<sub>4 </sub>is turned on as shown in <figref idref="DRAWINGS">FIG. 2B</figref>. A ramp signal V<sub>CT </sub>is thus generated at the joint of the capacitor C<sub>3 </sub>and the switch SW<sub>4 </sub>in response to the charging current I<sub>3 </sub>and the discharging current I<sub>DIS</sub>.</p>
<p id="p-0025" num="0024">The SR-flip-flop <b>112</b>, the inverter <b>113</b>, and the comparators <b>108</b> and <b>110</b> develop the PWM circuit <b>107</b> for generating the PWM signal V<sub>G2 </sub>at the output terminal Q of the SR-flip-flop <b>112</b> in response to the linear predict signal V<sub>LPC </sub>and the ramp signal V<sub>CT</sub>. The setting terminal S of the SR-flip-flop <b>112</b> is controlled by an output of the comparator <b>108</b>. The comparator <b>108</b> are coupled to receive the linear predict signal V<sub>LPC </sub>and a first threshold V<sub>TH1 </sub>for comparison. The resetting terminal R of the SR-flip-flop <b>112</b> is controlled by an output of the comparator <b>110</b>. The comparator <b>110</b> is couple to receive the ramp signal V<sub>CT </sub>and a second threshold V<sub>TH2 </sub>for comparison. The comparator <b>108</b> generates an enabling signal E<sub>N </sub>according to the comparison result. The inverter <b>113</b> is coupled to receive the enabling signal E<sub>N </sub>and generate an inverse enabling signal ENB.</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. 3</figref> shows an exemplary embodiment of the sample-and-hold circuit <b>102</b>. A buffer <b>201</b>, a switch <b>202</b>, and a capacitor C<sub>1 </sub>form a sample circuit, and another switch <b>203</b> and a capacitor C<sub>2 </sub>form a hold circuit. The linear predict signal V<sub>LPC </sub>is coupled to generate a first signal S<sub>1 </sub>and a second signal S<sub>2 </sub>to control the switch <b>202</b> and the switch <b>203</b> through pulse generation circuits <b>204</b> and <b>205</b>, respectively. The first signal S<sub>1 </sub>is enabled in response to the rising edge of the linear predict signal V<sub>LPC </sub>via the pulse generation circuits <b>204</b>, and the second signal S<sub>2 </sub>is enabled in response to the falling edge of the predict signal V<sub>LPC </sub>via the pulse generation circuits <b>205</b>. The sampling signal V<sub>SL </sub>is generated through the switch <b>202</b> at the rising edge of the linear predict signal V<sub>LPC</sub>, and the hold signal V<sub>HL </sub>is thus generated in the capacitor C<sub>2 </sub>at the falling edge of the linear predict signal V<sub>LPC</sub>. The hold signal V<sub>HL </sub>is correlated to the high level of the linear predict signal V<sub>LPC</sub>.</p>
<p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. 4</figref> shows an exemplary embodiment of the voltage-to-current converter (V/I) <b>106</b>, wherein an operational amplifier <b>210</b>, a transistor <b>211</b>, and a resistor <b>212</b> develop a V-to-I circuit to generate a current I<sub>212 </sub>in response to the hold signal V<sub>HL</sub>. Transistors <b>213</b>, <b>214</b>, <b>215</b>, <b>216</b>, and <b>217</b> develop current mirrors to generate currents I<sub>214</sub>, I<sub>215 </sub>and I<sub>3 </sub>in response to the current I<sub>212</sub>. The charging current I<sub>3 </sub>is proportional to the current I<sub>212</sub>. The charging current I<sub>3 </sub>is coupled to the capacitor C<sub>3 </sub>for charging.</p>
<p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. 5</figref> shows an exemplary embodiment of the sample-and-hold circuit <b>104</b>. A buffer <b>301</b>, a switch <b>302</b>, and a capacitor C<sub>4 </sub>form a sample circuit, and another switch <b>303</b> and a capacitor C<sub>5 </sub>form a hold circuit. The resetting signal V<sub>RES </sub>is coupled to generate a first signal S<sub>3 </sub>and a second signal S<sub>4 </sub>to control switch <b>302</b> and switch <b>303</b> through pulse generation circuits <b>304</b> and <b>305</b>, respectively. The first signal S<sub>3 </sub>is enabled in response to the rising edge of the resetting signal V<sub>RES </sub>via the pulse generation circuits <b>304</b>, and the second signal S<sub>2 </sub>is enabled in response to the falling edge of the resetting signal V<sub>RES </sub>via the pulse generation circuits <b>305</b>. The sampling signal V<sub>SR </sub>is generated through the switch S<sub>3 </sub>at the rising edge of the resetting signal V<sub>RES</sub>, and the hold signal V<sub>HR </sub>is thus generated in the capacitor C<sub>5 </sub>at the falling edge of the resetting signal V<sub>RES</sub>. The hold signal V<sub>HR </sub>is correlated to the high level of the resetting signal V<sub>RES</sub>.</p>
<p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. 6</figref> shows an exemplary embodiment of the voltage-to-current converter (V/I) <b>105</b>, wherein an operational amplifier <b>310</b>, a transistor <b>311</b>, and a resistor <b>312</b> develop a V-to-I circuit to generate a current I<sub>311 </sub>in response to the hold signal V<sub>HR</sub>. Transistors <b>313</b> and <b>314</b> develop a current mirror to generate currents I<sub>314 </sub>in response to the current I<sub>311</sub>. Other transistors <b>315</b> and <b>316</b> develop another current mirror to generate the discharging current I<sub>DIS </sub>in response to the current I<sub>314 </sub>and the current I<sub>214 </sub>from the voltage-to-current converter (V/I) <b>106</b>, so the discharging current I<sub>DIS </sub>can be expressed, I<sub>DIS</sub>=I<sub>314</sub>&#x2212;I<sub>214</sub>.</p>
<p id="p-0030" num="0029">From the above description, and referring to <figref idref="DRAWINGS">FIG. 4</figref> to <figref idref="DRAWINGS">FIG. 6</figref>. The current I<sub>314 </sub>is mirrored form the current I<sub>311</sub>, and the current I<sub>311 </sub>represents the resetting signal V<sub>RES </sub>The I<sub>214 </sub>is mirrored form the current I<sub>212</sub>, and the current I<sub>212 </sub>represents the linear predict signal V<sub>LPC</sub>. So the discharging current I<sub>DIS </sub>represents the difference between the resetting signal V<sub>RES </sub>and the linear predict signal V<sub>LPC</sub>.</p>
<p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. 7</figref> shows the key wave forms of the high-side synchronous rectifier circuit. Referring to <figref idref="DRAWINGS">FIG. 2A</figref> to <figref idref="DRAWINGS">FIG. 6</figref>, while the switching signal V<sub>G </sub>is enabled, the diode <b>45</b> and diode <b>40</b> are turned off (reversed biased). The voltage of the linear predict signal V<sub>LPC </sub>is in a high level, which can be express as</p>
<p id="p-0032" num="0031">
<maths id="MATH-US-00001" num="00001">
<math overflow="scroll">
<mrow>
  <mrow>
    <msub>
      <mi>V</mi>
      <mi>LPC</mi>
    </msub>
    <mo>=</mo>
    <mrow>
      <mfrac>
        <msub>
          <mi>V</mi>
          <mrow>
            <mi>i</mi>
            <mo>&#x2062;</mo>
            <mstyle>
              <mspace width="0.3em" height="0.3ex"/>
            </mstyle>
            <mo>&#x2062;</mo>
            <mi>n</mi>
          </mrow>
        </msub>
        <mi>n</mi>
      </mfrac>
      <mo>&#xd7;</mo>
      <mfrac>
        <msub>
          <mi>R</mi>
          <mn>2</mn>
        </msub>
        <mrow>
          <msub>
            <mi>R</mi>
            <mn>1</mn>
          </msub>
          <mo>+</mo>
          <msub>
            <mi>R</mi>
            <mn>2</mn>
          </msub>
        </mrow>
      </mfrac>
    </mrow>
  </mrow>
  <mo>,</mo>
</mrow>
</math>
</maths>
<br/>
and the PWM signal V<sub>G2 </sub>is disabled in response to the high level of the linear predict signal V<sub>LPC </sub>at the mean time. The power transistor Q<sub>2 </sub>is switched off. While the switching signal V<sub>G </sub>is disabled, the diode <b>45</b> and diode <b>40</b> are turned on (forward biased). The PWM signal V<sub>G2 </sub>is enabled in response to the low level of the linear predict signal V<sub>LPC</sub>. The ramp signal V<sub>CT </sub>is discharged in response to the difference between the resetting signal V<sub>RES </sub>and the linear predict signal V<sub>LPC</sub>. The PWM signal V<sub>G2 </sub>is disabled once the voltage of the ramp signal V<sub>CT </sub>is lower then the second threshold V<sub>TH2</sub>.
</p>
<p id="p-0033" num="0032">In summary, the switching controller can be installed at high-side of secondary side of a switching power converter. Therefore, the ground terminal of the switching controller is no more coupled to a ground of low-side of a secondary side of a power converter but coupled to a relative low voltage of the high side winding. So the switching loss and electric-magnetic-interference (EMI) problem caused by the switching operation of the ground of the secondary side of the switching power converter can be solved.</p>
<p id="p-0034" num="0033">While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-math idrefs="MATH-US-00001" nb-file="US08625313-20140107-M00001.NB">
<img id="EMI-M00001" he="6.35mm" wi="76.20mm" file="US08625313-20140107-M00001.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A control circuit for a switching power converter, the control circuit is installed between a secondary side of the switching power converter and an output of the switching power converter and coupled to control a switching device wherein the control circuit comprises:
<claim-text>a linear predict circuit, coupled to receive a linear predict signal from the secondary side for generating a charging signal;</claim-text>
<claim-text>a reset circuit, coupled to receive a resetting signal for generating a discharging signal;</claim-text>
<claim-text>a charge/discharge circuit, coupled to receive the charging signal and the discharging signal for generating a ramp signal; and</claim-text>
<claim-text>a pulse width modulation (PWM) circuit, coupled to receive the linear predict signal for enabling a switching signal and receive the ramp signal for resetting the switching signal:</claim-text>
<claim-text>wherein the linear predict circuit comprises:</claim-text>
<claim-text>a sample-and-hold circuit, coupled to receive the linear predict signal and generate a hold signal in response to the linear predict signal; and</claim-text>
<claim-text>a voltage-to-current converter, coupled to receive the hold signal and generate the charging signal in response to the hold signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The control circuit as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the reset circuit comprises:
<claim-text>a sample-and-hold circuit, coupled to receive the resetting signal and generate a hold signal in response to the resetting signal; and</claim-text>
<claim-text>a voltage-to-current converter, coupled to receive the hold signal and generate the discharging signal in response to the hold signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The control circuit as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the charge/discharge circuit comprises:
<claim-text>a capacitor, coupled to receive the charging signal and charged by the charging signal; and</claim-text>
<claim-text>a switch, coupled to the capacitor in series and receiving the discharging signal;</claim-text>
<claim-text>wherein the ramp signal is generated at a joint of the capacitor and the switch in response to the charging signal and the discharging signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The control circuit as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the PWM circuit comprises:
<claim-text>a SR-flip-flop, coupled to generate the switching signal in response to the linear predict signal and the ramp signal;</claim-text>
<claim-text>a first comparator, coupled to receive the linear predict signal and a first threshold for comparison; and</claim-text>
<claim-text>a second comparator, coupled to receive the ramp signal and a second threshold for comparison;</claim-text>
<claim-text>wherein a setting terminal of the SR-flip-flop is controlled by an output of the first comparator and a resetting terminal of the SR-flip-flop is controlled by an output of the second comparator.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. A synchronous rectifier circuit for a power converter comprising:
<claim-text>a power switching device, coupled between a secondary side of the power converter and an output of the power converter for rectifying;</claim-text>
<claim-text>a diode, coupled to the power switching device in parallel; and</claim-text>
<claim-text>a control circuit, installed between the secondary side of the power converter and the output of the power converter, wherein the control circuit is operated to receive a linear predict signal and a ramp signal for turning on/off the power switching device;</claim-text>
<claim-text>wherein the control circuit comprises:</claim-text>
<claim-text>a linear predict circuit, coupled to receive the linear predict signal from the secondary side for generating a charging signal;</claim-text>
<claim-text>a reset circuit, coupled to receive a resetting signal for generating a discharging signal;</claim-text>
<claim-text>a charge/discharge circuit, coupled to receive the charging signal and the discharging signal for generating the ramp signal; and</claim-text>
<claim-text>a pulse width modulation (PWM) circuit, coupled to receive the linear predict signal for enabling a switching signal and receive the ramp signal for resetting the switching signal;</claim-text>
<claim-text>wherein the linear predict circuit comprises:</claim-text>
<claim-text>a sample-and-hold circuit, coupled to receive the linear predict signal and generate a hold signal in response to the linear predict signal; and</claim-text>
<claim-text>a voltage-to-current converter, coupled to receive the hold signal and generate the charging signal in response to the hold signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The synchronous rectifier circuit as claimed in <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the reset circuit comprises:
<claim-text>a sample and hold circuit, coupled to receive the resetting signal and generate a hold signal in response to the resetting signal; and</claim-text>
<claim-text>a voltage-to-current converter coupled to receive the hold signal and generate the discharging signal in response to the hold signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The synchronous rectifier circuit as claimed in <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the charge/discharge circuit comprises:
<claim-text>a capacitor, coupled to receive the charging signal and charged by the charging signal; and</claim-text>
<claim-text>a switch, coupled to the capacitor in series and receiving the discharging signal;</claim-text>
<claim-text>wherein the ramp signal is generated at a joint of the capacitor and the switch in response to the charging signal and the discharging signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The synchronous rectifier circuit as claimed in <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the PWM circuit comprises:
<claim-text>a SR-flip-flop, coupled to generate the switching signal in response to the linear predict signal and the ramp signal;</claim-text>
<claim-text>a first comparator, coupled to receive the linear predict signal and a first threshold for comparison;</claim-text>
<claim-text>a second comparator, coupled to receive the ramp signal and a second threshold for comparison;</claim-text>
<claim-text>wherein a setting terminal of the SR-flip-flop is controlled by an output of the first comparator and a resetting terminal of the SR-flip-flop is controlled by an output of the second comparator. </claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
