Aditya A. Aggarwal , David M. Lewis, Routing Architectures for Hierarchical Field Programmable Gate Arrays, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.475-478, October 10-12, 1994
Baz, M., Hunsaker, B., Mehta, G., Stander, J., and Jones, A. K. 2007. Mapping and design of a hardware fabric. Tech. rep. 07-1, University of Pittsburgh Department of Industrial Engineering.
Baz, M., Hunsaker, B., Mehta, G., Stander, J., and Jones, A. K. 2008. Application mapping onto a coarse-grained computational device. Europ. Jour. Operat. Resear. To appear.
Benoit, P., Sassatelli, G., Torres, L., Demigny, D., Robert, M., and Cambon, G. 2003. Metrics for reconfigurable architectures characterization: Remanence and scalability. In Proceedings of the Reconfigurable Architecture Workshop.
Bilavarn, S., Gogniat, G., Philippe, J. L., and Bossuet, L. 2003. Fast prototyping of reconfigurable architectures from a C program. In Proceedings of the IEEE Symposium on Circuits and Systems.
Lilian Bossuet , Guy Gogniat , Jean-Luc Philippe, Generic Design Space Exploration for Reconfigurable Architectures, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.163.1, April 04-08, 2005[doi>10.1109/IPDPS.2005.233]
Bray, T., Paoli, J., C. M. Sperberg-McQueen, E. M., and Yergeau, F. 2006. Extensible markup language (xml) 1.0 (fourth edition)—origin and goals. Tech. rep. 20060816, World Wide Web Consortium.
Philip Brisk , Ajay K. Verma , Paolo Ienne, Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968307]
Quang Dinh , Deming Chen , Martin D. F. Wong, Efficient ASIP design for configurable processors with fine-grained resource sharing, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344687]
C. Ebeling , D. C. Cronquist , P. Franklin , J. Secosky , S. G. Berg, Mapping applications to the RaPiD configurable architecture, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.106, April 16-18, 1997
Carl Ebeling , Darren C. Cronquist , Paul Franklin, RaPiD - Reconfigurable Pipelined Datapath, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.126-135, September 23-25, 1996
Enzler, R., Jeger, T., D. Cottet, and Troster, G. 2000. High-level area and performance estimation of hardware building blocks on FPGAs. In Proceedings of the Field-Programmable Logic and Applications Forum on Design Language.
L. Fanucci , M. Cassiano , S. Saponara , D. Kammler , E. M. Witte , O. Schliebusch , G. Ascheid , R. Leupers , H. Meyr, ASIP design and synthesis for non linear filtering in image processing, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
Emden R. Gansner , Stephen C. North, An open graph visualization system and its applications to software engineering, Software—Practice & Experience, v.30 n.11, p.1203-1233, Sept. 2000[doi>10.1002/1097-024X(200009)30:11<1203::AID-SPE338>3.3.CO;2-E]
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
H. Singh, e. a. 1998. Morphosys: An integrated re-configurable architecture. In Proceedings of the NATO RTO Symposium on System Concepts and Integration.
S. Hauck , T. W. Fry , M. M. Hosler , J. P. Kao, The Chimaera reconfigurable functional unit, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.87, April 16-18, 1997
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
Raymond R. Hoare , Alex K. Jones , Dara Kusic , Joshua Fazekas , John Foster , Shenchih Tung , Michael McCloud, Rapid VLIW processor customization for signal processing applications using combinational hardware functions, EURASIP Journal on Applied Signal Processing, 2006, p.67-67, 01 January[doi>10.1155/ASP/2006/46472]
Manoj Kumar Jain , M. Balakrishnan , Anshul Kumar, ASIP Design Methodologies: Survey and Issues, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.76, January 03-07, 2001
Alex K. Jones , Raymond Hoare , Dara Kusic , Joshua Fazekas , John Foster, An FPGA-based VLIW processor with custom hardware execution, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046207]
Alex K. Jones , Raymond Hoare , Dara Kusic , Gayatri Mehta , Josh Fazekas , John Foster, Reducing power while increasing performance with supercisc, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.3, p.658-686, August 2006[doi>10.1145/1165780.1165785]
Kaviani, A., Vranesic, D., and Brown, S. 1998. Computational field programmable architecture. In Proceedings of the IEEE Custom Integrated Circuits Conference.
Levine, B. 2005. Haste: Hybrid architectures with a single transformable executable, Ph.D. dissertation, Department of Electrical and Computer Engineering, Carnegie Mellon University. http://www.ece.cmu.edu/~blevine/pubs.htm.
Levine, B. and Schmit, H. 2002. Piperench: Power & performance evaluation of a programmable pipelined datapath. Hot Chips 14, Palo Alto, CA.
Xun Liu , M. C. Papaefthymiou, A Markov chain sequence generator for power macromodeling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.7, p.1048-1062, November 2006[doi>10.1109/TCAD.2004.829819]
Gayatri Mehta , Raymond R. Hoare , Justin Stander , Alex K. Jones, Design space exploration for low-power reconfigurable fabrics, Proceedings of the 20th international conference on Parallel and distributed processing, p.216-216, April 25-29, 2006, Rhodes Island, Greece
Mehta, G., Ihrig, C. J., and Jones, A. K. 2008. Reducing energy by exploring heterogeneity in a coarse-grain fabric. In Proceedings of the IPDPS Reconfigurable Architecture Workshop (RAW).
Mehta, G., Stander, J., Baz, M., Hunsaker, B., and Jones, A. K. 2007. Interconnect customization for a coarse-grained reconfigurable fabric. In Proceedings of the IPDPS Reconfigurable Architecture Workshop (RAW). 165.1--165.8.
Mehta, G., Stander, J., Lucas, J., Hoare, R. R., Hunsaker, B., and Jones, A. K. 2006. A low-energy reconfigurable fabric for the supercisc architecture. J. Low Power Electro. 2, 2, 148--164.
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Mirsky, E. and Dehon, A. 1996. Matrix: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines.
Schmit, H., Whelihan, D., Tsai, A., Moe, M., Levine, B., and Taylor, R. R. 2002. Piperench: A virtualized programmable datapath in 0.18 micron technolog. In Proceedings of the IEEE Custom Integrated Circuits Conference.
Shen, Z., He, H., Zhang, Y., and Sun, Y. 2007. A video specific instruction set architecture for asip design. In Proceedings of the International Conference on VLSI Design 2007, 2, 1--7.
Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503072]
M. J. Wirthlin, A dynamic instruction set computer, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.99, April 19-21, 1995
