<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim/clock_ddr_avalon.v"
   type="VERILOG"
   library="clock_ddr_avalon"
   hasInlineConfiguration="true" />
 <topLevel name="clock_ddr_avalon.clock_ddr_avalon" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX220YF780I5G" />
</simPackage>
