<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='64' u='c' c='_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='67' u='c' c='_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='86' ll='89' type='void llvm::LiveRegUnits::addReg(llvm::MCPhysReg Reg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='85'>/// Adds register units covered by physical register \p Reg.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='56' u='c' c='_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='69' u='c' c='_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='85' u='c' c='_ZL18addCalleeSavedRegsRN4llvm12LiveRegUnitsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp' l='748' u='c' c='_ZN12_GLOBAL__N_113FalkorHWPFFix9runOnLoopERN4llvm11MachineLoopERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='778' u='c' c='_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='805' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='999' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1426' u='c' c='_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE'/>
