#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 28 23:36:03 2023
# Process ID: 13992
# Current directory: C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.runs/synth_1
# Command line: vivado.exe -log Top_Student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl
# Log file: C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.runs/synth_1/Top_Student.vds
# Journal file: C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 382.969 ; gain = 97.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:15]
INFO: [Synth 8-6157] synthesizing module 'SixTwoFive_CLOCK' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/SixTwoFive_CLOCK.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SixTwoFive_CLOCK' (1#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/SixTwoFive_CLOCK.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'menu_display' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:23]
INFO: [Synth 8-3876] $readmem data file 'Menu 0.mem' is read successfully [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:39]
INFO: [Synth 8-3876] $readmem data file 'Menu 1.mem' is read successfully [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:40]
INFO: [Synth 8-3876] $readmem data file 'Menu 2.mem' is read successfully [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:41]
INFO: [Synth 8-3876] $readmem data file 'Menu 3.mem' is read successfully [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:42]
INFO: [Synth 8-3876] $readmem data file 'Menu 4.mem' is read successfully [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:43]
INFO: [Synth 8-3876] $readmem data file 'Menu 5.mem' is read successfully [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:44]
INFO: [Synth 8-6157] synthesizing module 'clocks' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_clocks.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (3#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_clocks.v:23]
WARNING: [Synth 8-350] instance 'clk' of module 'clocks' requires 4 connections, but only 2 given [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
INFO: [Synth 8-6157] synthesizing module 'debouncer_button' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_debouncer_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (4#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_button' (5#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_debouncer_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'ThousandHz' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_thousandHz.v:23]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_thousandHz.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ThousandHz' (6#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_thousandHz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'menu_display' (7#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'AudioOutModule' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioOutModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/clk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk' (8#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/clk.v:23]
INFO: [Synth 8-6157] synthesizing module 'buttonModule' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/buttonModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'dbModule' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/dbModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbModule' (9#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/dbModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'buttonModule' (10#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/buttonModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'ringerModule' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/ringerModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ringerModule' (11#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/ringerModule.v:23]
INFO: [Synth 8-638] synthesizing module 'Audio_Output' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Audio_Output.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Audio_Output' (12#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Audio_Output.vhd:63]
WARNING: [Synth 8-689] width (1) of port connection 'DATA2' does not match port width (12) of module 'Audio_Output' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioOutModule.v:55]
INFO: [Synth 8-6155] done synthesizing module 'AudioOutModule' (13#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioOutModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'AudioInModule' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Input' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Audio_Input.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Input' (14#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Audio_Input.v:25]
WARNING: [Synth 8-6090] variable 'COUNT' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:66]
WARNING: [Synth 8-6090] variable 'peak' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:68]
WARNING: [Synth 8-6014] Unused sequential element curr_reg was removed.  [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:55]
WARNING: [Synth 8-6014] Unused sequential element fixed_peak_reg was removed.  [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:67]
WARNING: [Synth 8-6014] Unused sequential element vol_level_reg was removed.  [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:71]
INFO: [Synth 8-6155] done synthesizing module 'AudioInModule' (15#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/AudioInModule.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'an' does not match port width (4) of module 'AudioInModule' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:49]
INFO: [Synth 8-6157] synthesizing module 'OledDigitsModule' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_digit_0' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:23]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:34]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:34]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:34]
INFO: [Synth 8-6155] done synthesizing module 'oled_digit_0' (16#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_digit_4' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:23]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:33]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:33]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:33]
INFO: [Synth 8-6155] done synthesizing module 'oled_digit_4' (17#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_digit_5' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:22]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:32]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:32]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:32]
INFO: [Synth 8-6155] done synthesizing module 'oled_digit_5' (18#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'oled_digit_6' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:23]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:33]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:33]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:33]
INFO: [Synth 8-6155] done synthesizing module 'oled_digit_6' (19#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/oled_digit_6.v:23]
WARNING: [Synth 8-567] referenced signal 'sw4' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:44]
WARNING: [Synth 8-567] referenced signal 'four_disp' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:44]
WARNING: [Synth 8-567] referenced signal 'sw5' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:44]
WARNING: [Synth 8-567] referenced signal 'five_disp' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:44]
WARNING: [Synth 8-567] referenced signal 'sw6' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:44]
WARNING: [Synth 8-567] referenced signal 'six_disp' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:44]
WARNING: [Synth 8-567] referenced signal 'zero_disp' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:44]
INFO: [Synth 8-6155] done synthesizing module 'OledDigitsModule' (20#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/OledDigitsModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'mouse_disp_indv' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:14]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (21#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (22#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'convertXY' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/convertXY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'convertXY' (23#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/convertXY.v:23]
WARNING: [Synth 8-6090] variable 'oled_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:52]
INFO: [Synth 8-6155] done synthesizing module 'mouse_disp_indv' (24#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:14]
INFO: [Synth 8-6157] synthesizing module 'CartMaster' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:23]
INFO: [Synth 8-6157] synthesizing module 'blocks_display' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_y_movement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'blocks_display' (25#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_y_movement.v:23]
INFO: [Synth 8-6157] synthesizing module 'displayOLED' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:23]
WARNING: [Synth 8-567] referenced signal 'block_pos_y' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'y' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'car_x' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'car_y' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'coin_x' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
WARNING: [Synth 8-567] referenced signal 'coin_y' should be on the sensitivity list [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:42]
INFO: [Synth 8-6155] done synthesizing module 'displayOLED' (26#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_OLED_Writer.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'block_pos_y' does not match port width (8) of module 'displayOLED' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:57]
INFO: [Synth 8-6157] synthesizing module 'car_position' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_car_position.v:23]
INFO: [Synth 8-6155] done synthesizing module 'car_position' (27#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_car_position.v:23]
INFO: [Synth 8-6157] synthesizing module 'coins' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_coins.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coins' (28#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_coins.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'rand' does not match port width (4) of module 'coins' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:60]
INFO: [Synth 8-6157] synthesizing module 'digits_counter' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_Segment_Digits.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_480hz' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_clk_480hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_480hz' (29#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_clk_480hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'segment_counter' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_segment_counter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_segment_counter.v:28]
INFO: [Synth 8-6155] done synthesizing module 'segment_counter' (30#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_segment_counter.v:23]
WARNING: [Synth 8-6090] variable 'seg_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_Segment_Digits.v:57]
INFO: [Synth 8-6155] done synthesizing module 'digits_counter' (31#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_Segment_Digits.v:23]
INFO: [Synth 8-6157] synthesizing module 'points_counter' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_points_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'points_counter' (32#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_points_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RNG' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_RNG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RNG' (33#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_RNG.v:23]
WARNING: [Synth 8-3848] Net enable in module/entity CartMaster does not have driver. [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:37]
INFO: [Synth 8-6155] done synthesizing module 'CartMaster' (34#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'flag' does not match port width (1) of module 'CartMaster' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:53]
WARNING: [Synth 8-3848] Net cs1 in module/entity Top_Student does not have driver. [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:20]
WARNING: [Synth 8-3848] Net sdin1 in module/entity Top_Student does not have driver. [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:20]
WARNING: [Synth 8-3848] Net sclk1 in module/entity Top_Student does not have driver. [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:20]
WARNING: [Synth 8-3848] Net d_cn1 in module/entity Top_Student does not have driver. [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:20]
WARNING: [Synth 8-3848] Net resn1 in module/entity Top_Student does not have driver. [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:20]
WARNING: [Synth 8-3848] Net vccen1 in module/entity Top_Student does not have driver. [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:20]
WARNING: [Synth 8-3848] Net pmoden1 in module/entity Top_Student does not have driver. [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (35#1) [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:15]
WARNING: [Synth 8-3331] design points_counter has unconnected port CLOCK
WARNING: [Synth 8-3331] design coins has unconnected port CLOCK
WARNING: [Synth 8-3331] design displayOLED has unconnected port CLOCK
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[6]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[5]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[4]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[3]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[2]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[1]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[0]
WARNING: [Synth 8-3331] design blocks_display has unconnected port CLOCK
WARNING: [Synth 8-3331] design CartMaster has unconnected port btnC
WARNING: [Synth 8-3331] design CartMaster has unconnected port flag
WARNING: [Synth 8-3331] design oled_digit_6 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_5 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_4 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_0 has unconnected port CLOCK
WARNING: [Synth 8-3331] design OledDigitsModule has unconnected port reset
WARNING: [Synth 8-3331] design Top_Student has unconnected port cs1
WARNING: [Synth 8-3331] design Top_Student has unconnected port sdin1
WARNING: [Synth 8-3331] design Top_Student has unconnected port sclk1
WARNING: [Synth 8-3331] design Top_Student has unconnected port d_cn1
WARNING: [Synth 8-3331] design Top_Student has unconnected port resn1
WARNING: [Synth 8-3331] design Top_Student has unconnected port vccen1
WARNING: [Synth 8-3331] design Top_Student has unconnected port pmoden1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 456.133 ; gain = 170.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clk:counter[25] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[24] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[23] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[22] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[21] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[20] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[19] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[18] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[17] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[16] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[15] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[14] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[13] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[12] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[11] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[10] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[9] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[8] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[7] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[6] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[5] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[4] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[3] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[2] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[1] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin clk:counter[0] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/menu_display.v:54]
WARNING: [Synth 8-3295] tying undriven pin Mouse:rst to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[11] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[10] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[9] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[8] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[7] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[6] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[5] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[4] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[3] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[2] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[1] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:value[0] to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:setx to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:sety to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:setmax_x to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin Mouse:setmax_y to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/mouse_disp_indv.v:40]
WARNING: [Synth 8-3295] tying undriven pin car_pos:enable to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_CartMaster.v:59]
WARNING: [Synth 8-3295] tying undriven pin OLED:reset to constant 0 [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Top_Student.v:45]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 456.133 ; gain = 170.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 456.133 ; gain = 170.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 805.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 805.109 ; gain = 519.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 805.109 ; gain = 519.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 805.109 ; gain = 519.836
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "C00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_625mhz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "new_clock0" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Audio_Output'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_car_position.v:51]
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                shiftout |                             0010 |                               01
                syncdata |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Audio_Output'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.srcs/sources_1/new/Cart/E_segment_counter.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 805.109 ; gain = 519.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     27 Bit       Adders := 8     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     27 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 19    
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   6 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 32    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  11 Input      9 Bit        Muxes := 1     
	  37 Input      8 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   9 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	  32 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module SixTwoFive_CLOCK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ThousandHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module menu_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dbModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module buttonModule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module ringerModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module Audio_Output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AudioOutModule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Input 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module AudioInModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 1     
	  11 Input      9 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module oled_digit_0 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
Module oled_digit_4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
Module OledDigitsModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module mouse_disp_indv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module blocks_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module displayOLED 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module car_position 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module coins 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_480hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module segment_counter 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module digits_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module points_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
Module RNG 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module CartMaster 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "new_clock0" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debouncer/C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ringer/C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "C00" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "new_clock0" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "OLED/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OLED/fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design points_counter has unconnected port CLOCK
WARNING: [Synth 8-3331] design displayOLED has unconnected port CLOCK
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[6]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[5]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[4]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[3]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[2]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[1]
WARNING: [Synth 8-3331] design displayOLED has unconnected port block_pos_x[0]
WARNING: [Synth 8-3331] design CartMaster has unconnected port btnC
WARNING: [Synth 8-3331] design CartMaster has unconnected port flag
WARNING: [Synth 8-3331] design oled_digit_6 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_5 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_4 has unconnected port CLOCK
WARNING: [Synth 8-3331] design oled_digit_0 has unconnected port CLOCK
WARNING: [Synth 8-3331] design OledDigitsModule has unconnected port reset
WARNING: [Synth 8-3331] design Top_Student has unconnected port cs1
WARNING: [Synth 8-3331] design Top_Student has unconnected port sdin1
WARNING: [Synth 8-3331] design Top_Student has unconnected port sclk1
WARNING: [Synth 8-3331] design Top_Student has unconnected port d_cn1
WARNING: [Synth 8-3331] design Top_Student has unconnected port resn1
WARNING: [Synth 8-3331] design Top_Student has unconnected port vccen1
WARNING: [Synth 8-3331] design Top_Student has unconnected port pmoden1
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[0]' (FD) to 'cartMaster/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[0]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[1]' (FD) to 'cartMaster/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[1]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[2]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[3]' (FD) to 'cartMaster/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[3]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[4]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[5]' (FD) to 'cartMaster/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[5]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[6]' (FD) to 'cartMaster/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[6]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[7]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[8]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[9]' (FD) to 'cartMaster/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[9]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[10]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[11]' (FD) to 'cartMaster/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[11]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[0]' (FDS) to 'cartMaster/counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[1]' (FDS) to 'cartMaster/counter_reg[2]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[2]' (FDS) to 'cartMaster/counter_reg[3]'
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[12]' (FD) to 'cartMaster/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[12]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[3]' (FDS) to 'cartMaster/counter_reg[4]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[4]' (FDS) to 'cartMaster/counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[5]' (FDS) to 'cartMaster/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[6]' (FDR) to 'cartMaster/counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[7]' (FDR) to 'cartMaster/counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[8]' (FDS) to 'cartMaster/counter_reg[18]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[9]' (FDS) to 'cartMaster/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[10]' (FDR) to 'cartMaster/counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[11]' (FDS) to 'cartMaster/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[12]' (FDR) to 'cartMaster/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[13]' (FDR) to 'cartMaster/counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[14]' (FDS) to 'cartMaster/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[15]' (FDR) to 'cartMaster/counter_reg[16]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[16]' (FDR) to 'cartMaster/counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[17]' (FDR) to 'cartMaster/counter_reg[21]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\counter_reg[18] )
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[19]' (FDS) to 'cartMaster/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[20]' (FDR) to 'cartMaster/counter_reg[23]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[23]' (FDR) to 'cartMaster/counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'cartMaster/counter_reg[24]' (FDR) to 'cartMaster/counter_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[13]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\car_pos/p_0_out_inferred__0 /\car_pos/car_x_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\car_pos/car_y_inferred__0 /\car_pos/car_y_reg[0] )
INFO: [Synth 8-3886] merging instance 'cartMaster/oled_data_reg[14]' (FD) to 'cartMaster/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line51/oled_data_reg[14]' (FDR) to 'nolabel_line51/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\car_pos/p_0_out_inferred__0 /\car_pos/car_x_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\car_pos/p_0_out_inferred__0 /\car_pos/car_x_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\car_pos/p_0_out_inferred__0 /\car_pos/car_x_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\car_pos/p_0_out_inferred__0 /\car_pos/car_x_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\car_pos/p_0_out_inferred__0 /\car_pos/car_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\car_pos/p_0_out_inferred__0 /\car_pos/car_x_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\car_pos/car_y_inferred__0 /\car_pos/car_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\car_pos/car_y_inferred__0 /\car_pos/car_y_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\car_pos/car_y_inferred__0 /\car_pos/car_y_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\car_pos/car_y_inferred__0 /\car_pos/car_y_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cartMaster/\car_pos/car_y_inferred__0 /\car_pos/car_y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cartMaster/\car_pos/car_y_inferred__0 /\car_pos/car_y_reg[3] )
INFO: [Synth 8-3886] merging instance 'an_wire_reg[0]' (FDSE) to 'seg_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'an_wire_reg[1]' (FDSE) to 'seg_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'an_wire_reg[2]' (FDSE) to 'seg_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'an_wire_reg[3]' (FDSE) to 'seg_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'seg_wire_reg[0]' (FDSE) to 'seg_wire_reg[1]'
INFO: [Synth 8-3886] merging instance 'seg_wire_reg[1]' (FDSE) to 'seg_wire_reg[2]'
INFO: [Synth 8-3886] merging instance 'seg_wire_reg[2]' (FDSE) to 'seg_wire_reg[3]'
INFO: [Synth 8-3886] merging instance 'seg_wire_reg[3]' (FDSE) to 'seg_wire_reg[4]'
INFO: [Synth 8-3886] merging instance 'seg_wire_reg[4]' (FDSE) to 'seg_wire_reg[5]'
INFO: [Synth 8-3886] merging instance 'seg_wire_reg[5]' (FDSE) to 'seg_wire_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_wire_reg[6] )
WARNING: [Synth 8-3332] Sequential element (clk/clk_1hz_reg) is unused and will be removed from module menu_display.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[4]) is unused and will be removed from module menu_display.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[3]) is unused and will be removed from module menu_display.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[2]) is unused and will be removed from module menu_display.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[1]) is unused and will be removed from module menu_display.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[0]) is unused and will be removed from module menu_display.
WARNING: [Synth 8-3332] Sequential element (clk/clk_625mhz_reg) is unused and will be removed from module menu_display.
WARNING: [Synth 8-3332] Sequential element (seg_reg[6]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (seg_reg[5]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (seg_reg[4]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (seg_reg[3]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (seg_reg[2]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (seg_reg[1]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (seg_reg[0]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (an_reg[3]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (an_reg[2]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (an_reg[1]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (an_reg[0]) is unused and will be removed from module AudioInModule.
WARNING: [Synth 8-3332] Sequential element (clk625/C0_reg) is unused and will be removed from module OledDigitsModule.
WARNING: [Synth 8-3332] Sequential element (Mouse/zpos_reg[3]) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/zpos_reg[2]) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/zpos_reg[1]) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/zpos_reg[0]) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/left_down_reg) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/left_reg) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/middle_down_reg) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/middle_reg) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/right_down_reg) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/right_reg) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (Mouse/new_event_reg) is unused and will be removed from module mouse_disp_indv.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[4]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[3]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[2]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[1]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/counter_625mhz_reg[0]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (clk/clk_625mhz_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[32]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[31]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[30]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[29]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[28]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[27]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[26]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[25]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[24]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[23]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[22]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[21]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[20]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[19]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[18]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[17]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[16]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[15]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[14]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[13]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[12]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[11]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[10]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[9]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[8]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[7]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[6]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[5]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[4]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[3]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[2]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[1]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/counter_reg[0]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (KHz/new_clock_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnL/D0/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnL/D1/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnL/D2/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnR/D0/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnR/D1/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnR/D2/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnU/D0/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnU/D1/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnU/D2/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnD/D0/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnD/D1/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (car_pos/db_btnD/D2/Q_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/cnt/seg_reg[6]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/cnt/seg_reg[5]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/cnt/seg_reg[4]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/cnt/seg_reg[3]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/cnt/seg_reg[2]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/cnt/seg_reg[1]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/cnt/seg_reg[0]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/clk/C0_reg) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/disp_digit_reg[3]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/disp_digit_reg[2]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/disp_digit_reg[1]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/disp_digit_reg[0]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/seg_counter_reg[2]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/seg_counter_reg[1]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/seg_counter_reg[0]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/anode_reg[3]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/anode_reg[2]) is unused and will be removed from module CartMaster.
WARNING: [Synth 8-3332] Sequential element (digit_count/anode_reg[1]) is unused and will be removed from module CartMaster.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[31]' (FD) to 'menu/thz/counter_reg[17]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[32]' (FD) to 'menu/thz/counter_reg[17]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[17]' (FD) to 'menu/thz/counter_reg[18]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[18]' (FD) to 'menu/thz/counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[19]' (FD) to 'menu/thz/counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[20]' (FD) to 'menu/thz/counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[21]' (FD) to 'menu/thz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[22]' (FD) to 'menu/thz/counter_reg[23]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[23]' (FD) to 'menu/thz/counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[24]' (FD) to 'menu/thz/counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[25]' (FD) to 'menu/thz/counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[26]' (FD) to 'menu/thz/counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[27]' (FD) to 'menu/thz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[28]' (FD) to 'menu/thz/counter_reg[29]'
INFO: [Synth 8-3886] merging instance 'menu/thz/counter_reg[29]' (FD) to 'menu/thz/counter_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (menu/\thz/counter_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 841.883 ; gain = 556.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|menu_display | p_0_out    | 8192x16       | LUT            | 
|menu_display | p_0_out    | 8192x16       | LUT            | 
|menu_display | p_0_out    | 8192x16       | LUT            | 
|menu_display | p_0_out    | 8192x16       | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 841.883 ; gain = 556.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 841.883 ; gain = 556.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 892.105 ; gain = 606.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop nolabel_line51/Mouse/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to nolabel_line51/Mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop nolabel_line51/Mouse/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to nolabel_line51/Mouse/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 892.105 ; gain = 606.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 892.105 ; gain = 606.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 892.105 ; gain = 606.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 892.105 ; gain = 606.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 892.105 ; gain = 606.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 892.105 ; gain = 606.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top_Student | aud_out_indv/aud/temp1_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Top_Student | aud_out_indv/aud/temp2_reg[15] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |   284|
|3     |LUT1   |    65|
|4     |LUT2   |   489|
|5     |LUT3   |   302|
|6     |LUT4   |   364|
|7     |LUT5   |   382|
|8     |LUT6   |   894|
|9     |MUXF7  |   100|
|10    |SRL16E |     2|
|11    |FDE_1  |    32|
|12    |FDRE   |   824|
|13    |FDSE   |     8|
|14    |IBUF   |     9|
|15    |IOBUF  |     2|
|16    |OBUF   |    33|
|17    |OBUFT  |     7|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+-------------------+------+
|      |Instance                |Module             |Cells |
+------+------------------------+-------------------+------+
|1     |top                     |                   |  3802|
|2     |  OLED                  |Oled_Display       |  1266|
|3     |  Oled_clock            |SixTwoFive_CLOCK   |    19|
|4     |  aud_in_indv           |AudioInModule      |   276|
|5     |    clk20kHz            |clk_6              |    55|
|6     |    my_audio_unit       |Audio_Input        |   144|
|7     |  aud_out_indv          |AudioOutModule     |   436|
|8     |    aud                 |Audio_Output       |    68|
|9     |    clk20k              |clk                |    54|
|10    |    clk2f               |clk_3              |    54|
|11    |    clk50M              |clk_4              |    54|
|12    |    clkf                |clk_5              |    54|
|13    |    moduleButtonC       |buttonModule       |    77|
|14    |      debouncer         |dbModule           |    74|
|15    |    ringer              |ringerModule       |    73|
|16    |  cartMaster            |CartMaster         |   420|
|17    |    blks                |blocks_display     |    77|
|18    |    clk                 |clocks             |    48|
|19    |    coin                |coins              |    72|
|20    |    disp                |displayOLED        |   118|
|21    |    pts_cnt             |points_counter     |    79|
|22    |    rng                 |RNG                |    16|
|23    |  menu                  |menu_display       |   351|
|24    |    dbM_btnC            |debouncer_button   |     4|
|25    |      D0                |DFF                |     1|
|26    |      D1                |DFF_1              |     2|
|27    |      D2                |DFF_2              |     1|
|28    |    thz                 |ThousandHz         |    54|
|29    |  nolabel_line51        |mouse_disp_indv    |   781|
|30    |    Mouse               |MouseCtl           |   729|
|31    |      Inst_Ps2Interface |Ps2Interface       |   281|
|32    |    Oled_clock          |SixTwoFive_CLOCK_0 |     8|
|33    |    xy_conv             |convertXY          |    43|
|34    |  oled_dig_indv         |OledDigitsModule   |   159|
|35    |    Five                |oled_digit_5       |    40|
|36    |    Four                |oled_digit_4       |    40|
|37    |    Six                 |oled_digit_6       |    40|
|38    |    Zero                |oled_digit_0       |    39|
+------+------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 892.105 ; gain = 606.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 162 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 892.105 ; gain = 257.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 892.105 ; gain = 606.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 427 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
282 Infos, 247 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 892.105 ; gain = 619.195
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/eugen/OneDrive - National University of Singapore/Y2S2/EE2026/Project/MAD-2026/MouseAudioDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 892.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 23:36:42 2023...
