{
  "module_name": "head907d.c",
  "hash_id": "277ee964c1ed8d6a2b720452af1bbd8d9d778ece2742d22bf80e48dd0acbce96",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/dispnv50/head907d.c",
  "human_readable_source": " \n#include <drm/drm_connector.h>\n#include <drm/drm_mode_config.h>\n#include <drm/drm_vblank.h>\n#include \"nouveau_drv.h\"\n#include \"nouveau_bios.h\"\n#include \"nouveau_connector.h\"\n#include \"head.h\"\n#include \"core.h\"\n#include \"crc.h\"\n\n#include <nvif/push507c.h>\n\n#include <nvhw/class/cl907d.h>\n\nint\nhead907d_or(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 3)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTROL_OUTPUT_RESOURCE(i),\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_OUTPUT_RESOURCE, CRC_MODE, asyh->or.crc_raster) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_OUTPUT_RESOURCE, HSYNC_POLARITY, asyh->or.nhsync) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_OUTPUT_RESOURCE, VSYNC_POLARITY, asyh->or.nvsync) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_OUTPUT_RESOURCE, PIXEL_DEPTH, asyh->or.depth),\n\n\t\t\t\tHEAD_SET_CONTROL(i), 0x31ec6000 | head->base.index << 25 |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL, STRUCTURE, asyh->mode.interlace));\n\treturn 0;\n}\n\nint\nhead907d_procamp(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_PROCAMP(i),\n\t\t  NVDEF(NV907D, HEAD_SET_PROCAMP, COLOR_SPACE, RGB) |\n\t\t  NVDEF(NV907D, HEAD_SET_PROCAMP, CHROMA_LPF, AUTO) |\n\t\t  NVVAL(NV907D, HEAD_SET_PROCAMP, SAT_COS, asyh->procamp.sat.cos) |\n\t\t  NVVAL(NV907D, HEAD_SET_PROCAMP, SAT_SINE, asyh->procamp.sat.sin) |\n\t\t  NVDEF(NV907D, HEAD_SET_PROCAMP, DYNAMIC_RANGE, VESA) |\n\t\t  NVDEF(NV907D, HEAD_SET_PROCAMP, RANGE_COMPRESSION, DISABLE));\n\treturn 0;\n}\n\nstatic int\nhead907d_dither(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_DITHER_CONTROL(i),\n\t\t  NVVAL(NV907D, HEAD_SET_DITHER_CONTROL, ENABLE, asyh->dither.enable) |\n\t\t  NVVAL(NV907D, HEAD_SET_DITHER_CONTROL, BITS, asyh->dither.bits) |\n\t\t  NVVAL(NV907D, HEAD_SET_DITHER_CONTROL, MODE, asyh->dither.mode) |\n\t\t  NVVAL(NV907D, HEAD_SET_DITHER_CONTROL, PHASE, 0));\n\treturn 0;\n}\n\nint\nhead907d_ovly(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tu32 bounds = 0;\n\tint ret;\n\n\tif (asyh->ovly.cpp) {\n\t\tswitch (asyh->ovly.cpp) {\n\t\tcase 8: bounds |= NVDEF(NV907D, HEAD_SET_OVERLAY_USAGE_BOUNDS, PIXEL_DEPTH, BPP_64); break;\n\t\tcase 4: bounds |= NVDEF(NV907D, HEAD_SET_OVERLAY_USAGE_BOUNDS, PIXEL_DEPTH, BPP_32); break;\n\t\tcase 2: bounds |= NVDEF(NV907D, HEAD_SET_OVERLAY_USAGE_BOUNDS, PIXEL_DEPTH, BPP_16); break;\n\t\tdefault:\n\t\t\tWARN_ON(1);\n\t\t\tbreak;\n\t\t}\n\t\tbounds |= NVDEF(NV907D, HEAD_SET_OVERLAY_USAGE_BOUNDS, USABLE, TRUE);\n\t} else {\n\t\tbounds |= NVDEF(NV907D, HEAD_SET_OVERLAY_USAGE_BOUNDS, PIXEL_DEPTH, BPP_16);\n\t}\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_OVERLAY_USAGE_BOUNDS(i), bounds);\n\treturn 0;\n}\n\nstatic int\nhead907d_base(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tu32 bounds = 0;\n\tint ret;\n\n\tif (asyh->base.cpp) {\n\t\tswitch (asyh->base.cpp) {\n\t\tcase 8: bounds |= NVDEF(NV907D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_64); break;\n\t\tcase 4: bounds |= NVDEF(NV907D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_32); break;\n\t\tcase 2: bounds |= NVDEF(NV907D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_16); break;\n\t\tcase 1: bounds |= NVDEF(NV907D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_8); break;\n\t\tdefault:\n\t\t\tWARN_ON(1);\n\t\t\tbreak;\n\t\t}\n\t\tbounds |= NVDEF(NV907D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, USABLE, TRUE);\n\t}\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS(i), bounds);\n\treturn 0;\n}\n\nint\nhead907d_curs_clr(struct nv50_head *head)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 4)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTROL_CURSOR(i),\n\t\t  NVDEF(NV907D, HEAD_SET_CONTROL_CURSOR, ENABLE, DISABLE) |\n\t\t  NVDEF(NV907D, HEAD_SET_CONTROL_CURSOR, FORMAT, A8R8G8B8) |\n\t\t  NVDEF(NV907D, HEAD_SET_CONTROL_CURSOR, SIZE, W64_H64));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTEXT_DMA_CURSOR(i), 0x00000000);\n\treturn 0;\n}\n\nint\nhead907d_curs_set(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 5)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTROL_CURSOR(i),\n\t\t  NVDEF(NV907D, HEAD_SET_CONTROL_CURSOR, ENABLE, ENABLE) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_CURSOR, FORMAT, asyh->curs.format) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_CURSOR, SIZE, asyh->curs.layout) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_CURSOR, HOT_SPOT_X, 0) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_CURSOR, HOT_SPOT_Y, 0) |\n\t\t  NVDEF(NV907D, HEAD_SET_CONTROL_CURSOR, COMPOSITION, ALPHA_BLEND),\n\n\t\t\t\tHEAD_SET_OFFSET_CURSOR(i), asyh->curs.offset >> 8);\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTEXT_DMA_CURSOR(i), asyh->curs.handle);\n\treturn 0;\n}\n\nint\nhead907d_core_clr(struct nv50_head *head)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTEXT_DMAS_ISO(i), 0x00000000);\n\treturn 0;\n}\n\nint\nhead907d_core_set(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 9)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_OFFSET(i),\n\t\t  NVVAL(NV907D, HEAD_SET_OFFSET, ORIGIN, asyh->core.offset >> 8));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_SIZE(i),\n\t\t  NVVAL(NV907D, HEAD_SET_SIZE, WIDTH, asyh->core.w) |\n\t\t  NVVAL(NV907D, HEAD_SET_SIZE, HEIGHT, asyh->core.h),\n\n\t\t\t\tHEAD_SET_STORAGE(i),\n\t\t  NVVAL(NV907D, HEAD_SET_STORAGE, BLOCK_HEIGHT, asyh->core.blockh) |\n\t\t  NVVAL(NV907D, HEAD_SET_STORAGE, PITCH, asyh->core.pitch >> 8) |\n\t\t  NVVAL(NV907D, HEAD_SET_STORAGE, PITCH, asyh->core.blocks) |\n\t\t  NVVAL(NV907D, HEAD_SET_STORAGE, MEMORY_LAYOUT, asyh->core.layout),\n\n\t\t\t\tHEAD_SET_PARAMS(i),\n\t\t  NVVAL(NV907D, HEAD_SET_PARAMS, FORMAT, asyh->core.format) |\n\t\t  NVDEF(NV907D, HEAD_SET_PARAMS, SUPER_SAMPLE, X1_AA) |\n\t\t  NVDEF(NV907D, HEAD_SET_PARAMS, GAMMA, LINEAR),\n\n\t\t\t\tHEAD_SET_CONTEXT_DMAS_ISO(i),\n\t\t  NVVAL(NV907D, HEAD_SET_CONTEXT_DMAS_ISO, HANDLE, asyh->core.handle));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_VIEWPORT_POINT_IN(i),\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_POINT_IN, X, asyh->core.x) |\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_POINT_IN, Y, asyh->core.y));\n\treturn 0;\n}\n\nint\nhead907d_olut_clr(struct nv50_head *head)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 4)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_OUTPUT_LUT_LO(i),\n\t\t  NVDEF(NV907D, HEAD_SET_OUTPUT_LUT_LO, ENABLE, DISABLE));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTEXT_DMA_LUT(i), 0x00000000);\n\treturn 0;\n}\n\nint\nhead907d_olut_set(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 5)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_OUTPUT_LUT_LO(i),\n\t\t  NVDEF(NV907D, HEAD_SET_OUTPUT_LUT_LO, ENABLE, ENABLE) |\n\t\t  NVVAL(NV907D, HEAD_SET_OUTPUT_LUT_LO, MODE, asyh->olut.mode) |\n\t\t  NVDEF(NV907D, HEAD_SET_OUTPUT_LUT_LO, NEVER_YIELD_TO_BASE, DISABLE),\n\n\t\t\t\tHEAD_SET_OUTPUT_LUT_HI(i),\n\t\t  NVVAL(NV907D, HEAD_SET_OUTPUT_LUT_HI, ORIGIN, asyh->olut.offset >> 8));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTEXT_DMA_LUT(i), asyh->olut.handle);\n\treturn 0;\n}\n\nvoid\nhead907d_olut_load(struct drm_color_lut *in, int size, void __iomem *mem)\n{\n\tfor (; size--; in++, mem += 8) {\n\t\twritew(drm_color_lut_extract(in->  red, 14) + 0x6000, mem + 0);\n\t\twritew(drm_color_lut_extract(in->green, 14) + 0x6000, mem + 2);\n\t\twritew(drm_color_lut_extract(in-> blue, 14) + 0x6000, mem + 4);\n\t}\n\n\t \n\twritew(readw(mem - 8), mem + 0);\n\twritew(readw(mem - 6), mem + 2);\n\twritew(readw(mem - 4), mem + 4);\n}\n\nbool\nhead907d_olut(struct nv50_head *head, struct nv50_head_atom *asyh, int size)\n{\n\tif (size != 256 && size != 1024)\n\t\treturn false;\n\n\tif (size == 1024)\n\t\tasyh->olut.mode = NV907D_HEAD_SET_OUTPUT_LUT_LO_MODE_INTERPOLATE_1025_UNITY_RANGE;\n\telse\n\t\tasyh->olut.mode = NV907D_HEAD_SET_OUTPUT_LUT_LO_MODE_INTERPOLATE_257_UNITY_RANGE;\n\n\tasyh->olut.load = head907d_olut_load;\n\treturn true;\n}\n\nbool head907d_ilut_check(int size)\n{\n\treturn size == 256 || size == 1024;\n}\n\nint\nhead907d_mode(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tstruct nv50_head_mode *m = &asyh->mode;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 13)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_OVERSCAN_COLOR(i),\n\t\t  NVVAL(NV907D, HEAD_SET_OVERSCAN_COLOR, RED, 0) |\n\t\t  NVVAL(NV907D, HEAD_SET_OVERSCAN_COLOR, GRN, 0) |\n\t\t  NVVAL(NV907D, HEAD_SET_OVERSCAN_COLOR, BLU, 0),\n\n\t\t\t\tHEAD_SET_RASTER_SIZE(i),\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_SIZE, WIDTH, m->h.active) |\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_SIZE, HEIGHT, m->v.active),\n\n\t\t\t\tHEAD_SET_RASTER_SYNC_END(i),\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_SYNC_END, X, m->h.synce) |\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_SYNC_END, Y, m->v.synce),\n\n\t\t\t\tHEAD_SET_RASTER_BLANK_END(i),\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_BLANK_END, X, m->h.blanke) |\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_BLANK_END, Y, m->v.blanke),\n\n\t\t\t\tHEAD_SET_RASTER_BLANK_START(i),\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_BLANK_START, X, m->h.blanks) |\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_BLANK_START, Y, m->v.blanks),\n\n\t\t\t\tHEAD_SET_RASTER_VERT_BLANK2(i),\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_VERT_BLANK2, YSTART, m->v.blank2s) |\n\t\t  NVVAL(NV907D, HEAD_SET_RASTER_VERT_BLANK2, YEND, m->v.blank2e));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_DEFAULT_BASE_COLOR(i),\n\t\t  NVVAL(NV907D, HEAD_SET_DEFAULT_BASE_COLOR, RED, 0) |\n\t\t  NVVAL(NV907D, HEAD_SET_DEFAULT_BASE_COLOR, GREEN, 0) |\n\t\t  NVVAL(NV907D, HEAD_SET_DEFAULT_BASE_COLOR, BLUE, 0));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_PIXEL_CLOCK_FREQUENCY(i),\n\t\t  NVVAL(NV907D, HEAD_SET_PIXEL_CLOCK_FREQUENCY, HERTZ, m->clock * 1000) |\n\t\t  NVDEF(NV907D, HEAD_SET_PIXEL_CLOCK_FREQUENCY, ADJ1000DIV1001, FALSE),\n\n\t\t\t\tHEAD_SET_PIXEL_CLOCK_CONFIGURATION(i),\n\t\t  NVDEF(NV907D, HEAD_SET_PIXEL_CLOCK_CONFIGURATION, MODE, CLK_CUSTOM) |\n\t\t  NVDEF(NV907D, HEAD_SET_PIXEL_CLOCK_CONFIGURATION, NOT_DRIVER, FALSE) |\n\t\t  NVDEF(NV907D, HEAD_SET_PIXEL_CLOCK_CONFIGURATION, ENABLE_HOPPING, FALSE),\n\n\t\t\t\tHEAD_SET_PIXEL_CLOCK_FREQUENCY_MAX(i),\n\t\t  NVVAL(NV907D, HEAD_SET_PIXEL_CLOCK_FREQUENCY_MAX, HERTZ, m->clock * 1000) |\n\t\t  NVDEF(NV907D, HEAD_SET_PIXEL_CLOCK_FREQUENCY_MAX, ADJ1000DIV1001, FALSE));\n\treturn 0;\n}\n\nint\nhead907d_view(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 8)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_CONTROL_OUTPUT_SCALER(i),\n\t\t  NVDEF(NV907D, HEAD_SET_CONTROL_OUTPUT_SCALER, VERTICAL_TAPS, TAPS_1) |\n\t\t  NVDEF(NV907D, HEAD_SET_CONTROL_OUTPUT_SCALER, HORIZONTAL_TAPS, TAPS_1) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_OUTPUT_SCALER, HRESPONSE_BIAS, 0) |\n\t\t  NVVAL(NV907D, HEAD_SET_CONTROL_OUTPUT_SCALER, VRESPONSE_BIAS, 0));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_VIEWPORT_SIZE_IN(i),\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_SIZE_IN, WIDTH, asyh->view.iW) |\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_SIZE_IN, HEIGHT, asyh->view.iH));\n\n\tPUSH_MTHD(push, NV907D, HEAD_SET_VIEWPORT_SIZE_OUT(i),\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_SIZE_OUT, WIDTH, asyh->view.oW) |\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_SIZE_OUT, HEIGHT, asyh->view.oH),\n\n\t\t\t\tHEAD_SET_VIEWPORT_SIZE_OUT_MIN(i),\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_SIZE_OUT_MIN, WIDTH, asyh->view.oW) |\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_SIZE_OUT_MIN, HEIGHT, asyh->view.oH),\n\n\t\t\t\tHEAD_SET_VIEWPORT_SIZE_OUT_MAX(i),\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_SIZE_OUT_MAX, WIDTH, asyh->view.oW) |\n\t\t  NVVAL(NV907D, HEAD_SET_VIEWPORT_SIZE_OUT_MAX, HEIGHT, asyh->view.oH));\n\treturn 0;\n}\n\nconst struct nv50_head_func\nhead907d = {\n\t.view = head907d_view,\n\t.mode = head907d_mode,\n\t.olut = head907d_olut,\n\t.ilut_check = head907d_ilut_check,\n\t.olut_size = 1024,\n\t.olut_set = head907d_olut_set,\n\t.olut_clr = head907d_olut_clr,\n\t.core_calc = head507d_core_calc,\n\t.core_set = head907d_core_set,\n\t.core_clr = head907d_core_clr,\n\t.curs_layout = head507d_curs_layout,\n\t.curs_format = head507d_curs_format,\n\t.curs_set = head907d_curs_set,\n\t.curs_clr = head907d_curs_clr,\n\t.base = head907d_base,\n\t.ovly = head907d_ovly,\n\t.dither = head907d_dither,\n\t.procamp = head907d_procamp,\n\t.or = head907d_or,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}