// Seed: 1053168633
module module_0;
  wire id_1;
  wire id_2;
  always @*;
  wire id_3 = id_3;
  logic [7:0] id_4;
  assign id_4[1] = id_3;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3
    , id_18,
    inout supply0 id_4,
    output tri0 id_5,
    output wire id_6,
    output wand id_7,
    output wire id_8,
    output wand id_9,
    output supply0 id_10,
    output supply1 id_11,
    output uwire id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wire id_15,
    input wire id_16
);
  assign id_8 = 1 - (id_18);
  module_0 modCall_1 ();
endmodule
