strict digraph "compose( ,  )" {
	node [label="\N"];
	"254:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f82813b01d0>",
		fillcolor=turquoise,
		label="254:BL
accMuxOut = tcAccIn;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0210>]",
		style=filled,
		typ=Block];
	"Leaf_236:AL"	 [def_var="['accMuxOut']",
		label="Leaf_236:AL"];
	"254:BL" -> "Leaf_236:AL"	 [cond="[]",
		lineno=None];
	"239:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f82813b07d0>",
		fillcolor=linen,
		label="239:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"271:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f82813b0750>",
		fillcolor=lightcyan,
		label="271:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"239:CS" -> "271:CA"	 [cond="['accMuxSel']",
		label=accMuxSel,
		lineno=239];
	"264:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f82813b0590>",
		fillcolor=lightcyan,
		label="264:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"239:CS" -> "264:CA"	 [cond="['accMuxSel']",
		label=accMuxSel,
		lineno=239];
	"241:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f82813bedd0>",
		fillcolor=lightcyan,
		label="241:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"239:CS" -> "241:CA"	 [cond="['accMuxSel']",
		label=accMuxSel,
		lineno=239];
	"254:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f82813b0090>",
		fillcolor=lightcyan,
		label="254:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"239:CS" -> "254:CA"	 [cond="['accMuxSel']",
		label=accMuxSel,
		lineno=239];
	"260:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f82813b0310>",
		fillcolor=lightcyan,
		label="260:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"239:CS" -> "260:CA"	 [cond="['accMuxSel']",
		label=accMuxSel,
		lineno=239];
	"245:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f82813e82d0>",
		fillcolor=lightcyan,
		label="245:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"239:CS" -> "245:CA"	 [cond="['accMuxSel']",
		label=accMuxSel,
		lineno=239];
	"250:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f828169ea10>",
		fillcolor=lightcyan,
		label="250:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"239:CS" -> "250:CA"	 [cond="['accMuxSel']",
		label=accMuxSel,
		lineno=239];
	"260:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f82813b0450>",
		fillcolor=turquoise,
		label="260:BL
accMuxOut = uartDataIn;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0490>]",
		style=filled,
		typ=Block];
	"260:BL" -> "Leaf_236:AL"	 [cond="[]",
		lineno=None];
	"245:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f828170ba90>",
		fillcolor=turquoise,
		label="245:BL
accMuxOut = aluOut;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f828170bbd0>]",
		style=filled,
		typ=Block];
	"245:BL" -> "Leaf_236:AL"	 [cond="[]",
		lineno=None];
	"271:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f82813b0910>",
		fillcolor=turquoise,
		label="271:BL
accMuxOut = 8'bzzzzzzzz;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0950>]",
		style=filled,
		typ=Block];
	"271:CA" -> "271:BL"	 [cond="[]",
		lineno=None];
	"264:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f82813b06d0>",
		fillcolor=turquoise,
		label="264:BL
accMuxOut = uartStatIn;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813b0710>]",
		style=filled,
		typ=Block];
	"264:CA" -> "264:BL"	 [cond="[]",
		lineno=None];
	"250:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f828169e9d0>",
		fillcolor=turquoise,
		label="250:BL
accMuxOut = tcLoadIn;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f828169ecd0>]",
		style=filled,
		typ=Block];
	"250:BL" -> "Leaf_236:AL"	 [cond="[]",
		lineno=None];
	"241:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f82813be890>",
		fillcolor=turquoise,
		label="241:BL
accMuxOut = immData;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f82813bec90>]",
		style=filled,
		typ=Block];
	"241:BL" -> "Leaf_236:AL"	 [cond="[]",
		lineno=None];
	"241:CA" -> "241:BL"	 [cond="[]",
		lineno=None];
	"254:CA" -> "254:BL"	 [cond="[]",
		lineno=None];
	"260:CA" -> "260:BL"	 [cond="[]",
		lineno=None];
	"245:CA" -> "245:BL"	 [cond="[]",
		lineno=None];
	"237:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f82813d6890>",
		fillcolor=turquoise,
		label="237:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"237:BL" -> "239:CS"	 [cond="[]",
		lineno=None];
	"250:CA" -> "250:BL"	 [cond="[]",
		lineno=None];
	"271:BL" -> "Leaf_236:AL"	 [cond="[]",
		lineno=None];
	"264:BL" -> "Leaf_236:AL"	 [cond="[]",
		lineno=None];
	"236:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f82813d6190>",
		clk_sens=False,
		fillcolor=gold,
		label="236:AL",
		sens="['immData', 'uartStatIn', 'uartDataIn', 'tcLoadIn', 'aluOut', 'tcAccIn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['immData', 'uartStatIn', 'uartDataIn', 'tcLoadIn', 'aluOut', 'accMuxSel', 'tcAccIn']"];
	"236:AL" -> "237:BL"	 [cond="[]",
		lineno=None];
}
