

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Sun May 15 16:24:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   25|   25|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_reduce_fu_590  |reduce  |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    233|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1310|    684|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    590|    -|
|Register         |        -|    -|    1125|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   12|    2435|   1507|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    5|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_32_2_1_U4  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U5  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U6  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_32_2_1_U7  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |grp_reduce_fu_590      |reduce              |        0|   0|  650|  484|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|  12| 1310|  684|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |storage_U  |storage_RAM_1WNR_BRAM_1R1W  |        1|  0|   0|    0|    23|   32|     1|          736|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                            |        1|  0|   0|    0|    23|   32|     1|          736|
    +-----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_713_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln31_fu_709_p2       |         +|   0|  0|  32|          32|          32|
    |x_1_fu_719_p2            |         +|   0|  0|  32|          32|          32|
    |select_ln18_1_fu_687_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln18_2_fu_697_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln18_3_fu_703_p3  |    select|   0|  0|  32|           1|          32|
    |x_fu_677_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 233|         101|         226|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  117|         26|    1|         26|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |init_vector_address0         |   65|         13|    5|         65|
    |init_vector_address1         |   65|         12|    5|         60|
    |mult_enables_address0        |   14|          3|    2|          6|
    |mult_enables_address1        |   14|          3|    2|          6|
    |reg_618                      |    9|          2|   32|         64|
    |reg_624                      |    9|          2|   32|         64|
    |reg_630                      |    9|          2|   32|         64|
    |reg_636                      |    9|          2|   32|         64|
    |reg_642                      |    9|          2|   32|         64|
    |storage_address0             |  117|         26|    5|        130|
    |storage_address1             |   14|          3|    5|         15|
    |storage_d0                   |   65|         13|   32|        416|
    |subrow_col_indices_address0  |   14|          3|    2|          6|
    |subrow_col_indices_address1  |   14|          3|    2|          6|
    |subrow_vals_address0         |   14|          3|    2|          6|
    |subrow_vals_address1         |   14|          3|    2|          6|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  590|        125|  227|       1072|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |grp_reduce_fu_590_ap_start_reg             |   1|   0|    1|          0|
    |init_read_reg_725                          |   1|   0|    1|          0|
    |init_vector_load_13_reg_919                |  32|   0|   32|          0|
    |init_vector_load_15_reg_934                |  32|   0|   32|          0|
    |init_vector_load_17_reg_949                |  32|   0|   32|          0|
    |init_vector_load_19_reg_964                |  32|   0|   32|          0|
    |init_vector_load_21_reg_979                |  32|   0|   32|          0|
    |label_r_read_reg_989                       |  32|   0|   32|          0|
    |mul_ln19_1_reg_1044                        |  32|   0|   32|          0|
    |mul_ln19_2_reg_1054                        |  32|   0|   32|          0|
    |mul_ln19_3_reg_1059                        |  32|   0|   32|          0|
    |mul_ln19_reg_1034                          |  32|   0|   32|          0|
    |mult_enables_load_1_reg_794                |   1|   0|    1|          0|
    |mult_enables_load_1_reg_794_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_2_reg_849                |   1|   0|    1|          0|
    |mult_enables_load_2_reg_849_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_3_reg_864                |   1|   0|    1|          0|
    |mult_enables_load_3_reg_864_pp0_iter1_reg  |   1|   0|    1|          0|
    |mult_enables_load_reg_779                  |   1|   0|    1|          0|
    |mult_enables_load_reg_779_pp0_iter1_reg    |   1|   0|    1|          0|
    |reg_618                                    |  32|   0|   32|          0|
    |reg_624                                    |  32|   0|   32|          0|
    |reg_630                                    |  32|   0|   32|          0|
    |reg_636                                    |  32|   0|   32|          0|
    |reg_642                                    |  32|   0|   32|          0|
    |reg_648                                    |  32|   0|   32|          0|
    |select_ln18_1_reg_1049                     |  32|   0|   32|          0|
    |storage_load_1_reg_1009                    |  32|   0|   32|          0|
    |storage_load_2_reg_1024                    |  32|   0|   32|          0|
    |storage_load_3_reg_1029                    |  32|   0|   32|          0|
    |storage_load_reg_1004                      |  32|   0|   32|          0|
    |subrow_col_indices_load_1_reg_804          |  32|   0|   32|          0|
    |subrow_col_indices_load_2_reg_859          |  32|   0|   32|          0|
    |subrow_col_indices_load_3_reg_874          |  32|   0|   32|          0|
    |subrow_col_indices_load_reg_789            |  32|   0|   32|          0|
    |subrow_vals_load_1_reg_799                 |  32|   0|   32|          0|
    |subrow_vals_load_1_reg_799_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_2_reg_854                 |  32|   0|   32|          0|
    |subrow_vals_load_2_reg_854_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_3_reg_869                 |  32|   0|   32|          0|
    |subrow_vals_load_3_reg_869_pp0_iter1_reg   |  32|   0|   32|          0|
    |subrow_vals_load_reg_784                   |  32|   0|   32|          0|
    |x_1_reg_1064                               |  32|   0|   32|          0|
    |x_reg_1039                                 |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1125|   0| 1125|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_local_block               |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_local_deadlock            |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_clk                       |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          accelerate|  return value|
|out_r                        |  out|   32|      ap_vld|               out_r|       pointer|
|out_r_ap_vld                 |  out|    1|      ap_vld|               out_r|       pointer|
|subrow_vals_address0         |  out|    2|   ap_memory|         subrow_vals|         array|
|subrow_vals_ce0              |  out|    1|   ap_memory|         subrow_vals|         array|
|subrow_vals_q0               |   in|   32|   ap_memory|         subrow_vals|         array|
|subrow_vals_address1         |  out|    2|   ap_memory|         subrow_vals|         array|
|subrow_vals_ce1              |  out|    1|   ap_memory|         subrow_vals|         array|
|subrow_vals_q1               |   in|   32|   ap_memory|         subrow_vals|         array|
|subrow_col_indices_address0  |  out|    2|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_ce0       |  out|    1|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_q0        |   in|   32|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_address1  |  out|    2|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_ce1       |  out|    1|   ap_memory|  subrow_col_indices|         array|
|subrow_col_indices_q1        |   in|   32|   ap_memory|  subrow_col_indices|         array|
|mult_enables_address0        |  out|    2|   ap_memory|        mult_enables|         array|
|mult_enables_ce0             |  out|    1|   ap_memory|        mult_enables|         array|
|mult_enables_q0              |   in|    1|   ap_memory|        mult_enables|         array|
|mult_enables_address1        |  out|    2|   ap_memory|        mult_enables|         array|
|mult_enables_ce1             |  out|    1|   ap_memory|        mult_enables|         array|
|mult_enables_q1              |   in|    1|   ap_memory|        mult_enables|         array|
|label_r                      |   in|   32|     ap_none|             label_r|        scalar|
|init_vector_address0         |  out|    5|   ap_memory|         init_vector|         array|
|init_vector_ce0              |  out|    1|   ap_memory|         init_vector|         array|
|init_vector_q0               |   in|   32|   ap_memory|         init_vector|         array|
|init_vector_address1         |  out|    5|   ap_memory|         init_vector|         array|
|init_vector_ce1              |  out|    1|   ap_memory|         init_vector|         array|
|init_vector_q1               |   in|   32|   ap_memory|         init_vector|         array|
|init                         |   in|    1|     ap_none|                init|        scalar|
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 25, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init" [SPMV_CSR_src/accelerator/accelerator.cpp:37]   --->   Operation 36 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %init_read, void %_Z10initialisePiS_b.exit_ifconv, void" [SPMV_CSR_src/accelerator/accelerator.cpp:6]   --->   Operation 37 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%init_vector_addr = getelementptr i32 %init_vector, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 38 'getelementptr' 'init_vector_addr' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%init_vector_load = load i5 %init_vector_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 39 'load' 'init_vector_load' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%init_vector_addr_1 = getelementptr i32 %init_vector, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 40 'getelementptr' 'init_vector_addr_1' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%init_vector_load_1 = load i5 %init_vector_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 41 'load' 'init_vector_load_1' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_enables_addr = getelementptr i1 %mult_enables, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 42 'getelementptr' 'mult_enables_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 43 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%subrow_vals_addr = getelementptr i32 %subrow_vals, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 44 'getelementptr' 'subrow_vals_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%subrow_vals_load = load i2 %subrow_vals_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 45 'load' 'subrow_vals_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr = getelementptr i32 %subrow_col_indices, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 46 'getelementptr' 'subrow_col_indices_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%subrow_col_indices_load = load i2 %subrow_col_indices_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 47 'load' 'subrow_col_indices_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mult_enables_addr_1 = getelementptr i1 %mult_enables, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 48 'getelementptr' 'mult_enables_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%mult_enables_load_1 = load i2 %mult_enables_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 49 'load' 'mult_enables_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%subrow_vals_addr_1 = getelementptr i32 %subrow_vals, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 50 'getelementptr' 'subrow_vals_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%subrow_vals_load_1 = load i2 %subrow_vals_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 51 'load' 'subrow_vals_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_1 = getelementptr i32 %subrow_col_indices, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 52 'getelementptr' 'subrow_col_indices_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 53 'load' 'subrow_col_indices_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%init_vector_load = load i5 %init_vector_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 54 'load' 'init_vector_load' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 55 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%init_vector_load_1 = load i5 %init_vector_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 56 'load' 'init_vector_load_1' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%init_vector_addr_2 = getelementptr i32 %init_vector, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 57 'getelementptr' 'init_vector_addr_2' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%init_vector_load_2 = load i5 %init_vector_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 58 'load' 'init_vector_load_2' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%init_vector_addr_3 = getelementptr i32 %init_vector, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 59 'getelementptr' 'init_vector_addr_3' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%init_vector_load_3 = load i5 %init_vector_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 60 'load' 'init_vector_load_3' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 61 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%subrow_vals_load = load i2 %subrow_vals_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 62 'load' 'subrow_vals_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%subrow_col_indices_load = load i2 %subrow_col_indices_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 63 'load' 'subrow_col_indices_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%mult_enables_load_1 = load i2 %mult_enables_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 64 'load' 'mult_enables_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%subrow_vals_load_1 = load i2 %subrow_vals_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 65 'load' 'subrow_vals_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 66 'load' 'subrow_col_indices_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mult_enables_addr_2 = getelementptr i1 %mult_enables, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 67 'getelementptr' 'mult_enables_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%mult_enables_load_2 = load i2 %mult_enables_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 68 'load' 'mult_enables_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%subrow_vals_addr_2 = getelementptr i32 %subrow_vals, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 69 'getelementptr' 'subrow_vals_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%subrow_vals_load_2 = load i2 %subrow_vals_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 70 'load' 'subrow_vals_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_2 = getelementptr i32 %subrow_col_indices, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 71 'getelementptr' 'subrow_col_indices_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 72 'load' 'subrow_col_indices_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mult_enables_addr_3 = getelementptr i1 %mult_enables, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 73 'getelementptr' 'mult_enables_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%mult_enables_load_3 = load i2 %mult_enables_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 74 'load' 'mult_enables_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%subrow_vals_addr_3 = getelementptr i32 %subrow_vals, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 75 'getelementptr' 'subrow_vals_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%subrow_vals_load_3 = load i2 %subrow_vals_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 76 'load' 'subrow_vals_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_3 = getelementptr i32 %subrow_col_indices, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 77 'getelementptr' 'subrow_col_indices_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 78 'load' 'subrow_col_indices_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_1, i32 1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 79 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 80 [1/2] (2.32ns)   --->   "%init_vector_load_2 = load i5 %init_vector_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 80 'load' 'init_vector_load_2' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%init_vector_load_3 = load i5 %init_vector_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 81 'load' 'init_vector_load_3' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%init_vector_addr_4 = getelementptr i32 %init_vector, i64 0, i64 4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 82 'getelementptr' 'init_vector_addr_4' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%init_vector_load_4 = load i5 %init_vector_addr_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 83 'load' 'init_vector_load_4' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%init_vector_addr_5 = getelementptr i32 %init_vector, i64 0, i64 5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 84 'getelementptr' 'init_vector_addr_5' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%init_vector_load_5 = load i5 %init_vector_addr_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 85 'load' 'init_vector_load_5' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 86 [1/2] (2.32ns)   --->   "%mult_enables_load_2 = load i2 %mult_enables_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 86 'load' 'mult_enables_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 87 [1/2] (2.32ns)   --->   "%subrow_vals_load_2 = load i2 %subrow_vals_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 87 'load' 'subrow_vals_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 88 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 88 'load' 'subrow_col_indices_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 89 [1/2] (2.32ns)   --->   "%mult_enables_load_3 = load i2 %mult_enables_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 89 'load' 'mult_enables_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 90 [1/2] (2.32ns)   --->   "%subrow_vals_load_3 = load i2 %subrow_vals_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 90 'load' 'subrow_vals_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 91 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 91 'load' 'subrow_col_indices_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_2, i32 2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 92 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 93 [1/2] (2.32ns)   --->   "%init_vector_load_4 = load i5 %init_vector_addr_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 93 'load' 'init_vector_load_4' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 94 [1/2] (2.32ns)   --->   "%init_vector_load_5 = load i5 %init_vector_addr_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 94 'load' 'init_vector_load_5' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%init_vector_addr_6 = getelementptr i32 %init_vector, i64 0, i64 6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 95 'getelementptr' 'init_vector_addr_6' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.32ns)   --->   "%init_vector_load_6 = load i5 %init_vector_addr_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 96 'load' 'init_vector_load_6' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%init_vector_addr_7 = getelementptr i32 %init_vector, i64 0, i64 7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 97 'getelementptr' 'init_vector_addr_7' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (2.32ns)   --->   "%init_vector_load_7 = load i5 %init_vector_addr_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 98 'load' 'init_vector_load_7' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_3, i32 3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 99 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 100 [1/2] (2.32ns)   --->   "%init_vector_load_6 = load i5 %init_vector_addr_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 100 'load' 'init_vector_load_6' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 101 [1/2] (2.32ns)   --->   "%init_vector_load_7 = load i5 %init_vector_addr_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 101 'load' 'init_vector_load_7' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%init_vector_addr_8 = getelementptr i32 %init_vector, i64 0, i64 8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 102 'getelementptr' 'init_vector_addr_8' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (2.32ns)   --->   "%init_vector_load_8 = load i5 %init_vector_addr_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 103 'load' 'init_vector_load_8' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%init_vector_addr_9 = getelementptr i32 %init_vector, i64 0, i64 9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 104 'getelementptr' 'init_vector_addr_9' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (2.32ns)   --->   "%init_vector_load_9 = load i5 %init_vector_addr_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 105 'load' 'init_vector_load_9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_4, i32 4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 106 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 107 [1/2] (2.32ns)   --->   "%init_vector_load_8 = load i5 %init_vector_addr_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 107 'load' 'init_vector_load_8' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 108 [1/2] (2.32ns)   --->   "%init_vector_load_9 = load i5 %init_vector_addr_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 108 'load' 'init_vector_load_9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%init_vector_addr_10 = getelementptr i32 %init_vector, i64 0, i64 10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 109 'getelementptr' 'init_vector_addr_10' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (2.32ns)   --->   "%init_vector_load_10 = load i5 %init_vector_addr_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 110 'load' 'init_vector_load_10' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%init_vector_addr_11 = getelementptr i32 %init_vector, i64 0, i64 11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 111 'getelementptr' 'init_vector_addr_11' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (2.32ns)   --->   "%init_vector_load_11 = load i5 %init_vector_addr_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 112 'load' 'init_vector_load_11' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_5, i32 5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 113 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 114 [1/2] (2.32ns)   --->   "%init_vector_load_10 = load i5 %init_vector_addr_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 114 'load' 'init_vector_load_10' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 115 [1/2] (2.32ns)   --->   "%init_vector_load_11 = load i5 %init_vector_addr_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 115 'load' 'init_vector_load_11' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%init_vector_addr_12 = getelementptr i32 %init_vector, i64 0, i64 12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 116 'getelementptr' 'init_vector_addr_12' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (2.32ns)   --->   "%init_vector_load_12 = load i5 %init_vector_addr_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 117 'load' 'init_vector_load_12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%init_vector_addr_13 = getelementptr i32 %init_vector, i64 0, i64 13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 118 'getelementptr' 'init_vector_addr_13' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (2.32ns)   --->   "%init_vector_load_13 = load i5 %init_vector_addr_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 119 'load' 'init_vector_load_13' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_6, i32 6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 120 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 121 [1/2] (2.32ns)   --->   "%init_vector_load_12 = load i5 %init_vector_addr_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 121 'load' 'init_vector_load_12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 122 [1/2] (2.32ns)   --->   "%init_vector_load_13 = load i5 %init_vector_addr_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 122 'load' 'init_vector_load_13' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%init_vector_addr_14 = getelementptr i32 %init_vector, i64 0, i64 14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 123 'getelementptr' 'init_vector_addr_14' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (2.32ns)   --->   "%init_vector_load_14 = load i5 %init_vector_addr_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 124 'load' 'init_vector_load_14' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%init_vector_addr_15 = getelementptr i32 %init_vector, i64 0, i64 15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 125 'getelementptr' 'init_vector_addr_15' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (2.32ns)   --->   "%init_vector_load_15 = load i5 %init_vector_addr_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 126 'load' 'init_vector_load_15' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_7, i32 7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 127 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 128 [1/2] (2.32ns)   --->   "%init_vector_load_14 = load i5 %init_vector_addr_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 128 'load' 'init_vector_load_14' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 129 [1/2] (2.32ns)   --->   "%init_vector_load_15 = load i5 %init_vector_addr_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 129 'load' 'init_vector_load_15' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%init_vector_addr_16 = getelementptr i32 %init_vector, i64 0, i64 16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 130 'getelementptr' 'init_vector_addr_16' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (2.32ns)   --->   "%init_vector_load_16 = load i5 %init_vector_addr_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 131 'load' 'init_vector_load_16' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%init_vector_addr_17 = getelementptr i32 %init_vector, i64 0, i64 17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 132 'getelementptr' 'init_vector_addr_17' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 133 [2/2] (2.32ns)   --->   "%init_vector_load_17 = load i5 %init_vector_addr_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 133 'load' 'init_vector_load_17' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_8, i32 8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 134 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 135 [1/2] (2.32ns)   --->   "%init_vector_load_16 = load i5 %init_vector_addr_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 135 'load' 'init_vector_load_16' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 136 [1/2] (2.32ns)   --->   "%init_vector_load_17 = load i5 %init_vector_addr_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 136 'load' 'init_vector_load_17' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%init_vector_addr_18 = getelementptr i32 %init_vector, i64 0, i64 18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 137 'getelementptr' 'init_vector_addr_18' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 138 [2/2] (2.32ns)   --->   "%init_vector_load_18 = load i5 %init_vector_addr_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 138 'load' 'init_vector_load_18' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%init_vector_addr_19 = getelementptr i32 %init_vector, i64 0, i64 19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 139 'getelementptr' 'init_vector_addr_19' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 140 [2/2] (2.32ns)   --->   "%init_vector_load_19 = load i5 %init_vector_addr_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 140 'load' 'init_vector_load_19' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_9, i32 9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 141 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 142 [1/2] (2.32ns)   --->   "%init_vector_load_18 = load i5 %init_vector_addr_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 142 'load' 'init_vector_load_18' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 143 [1/2] (2.32ns)   --->   "%init_vector_load_19 = load i5 %init_vector_addr_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 143 'load' 'init_vector_load_19' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%init_vector_addr_20 = getelementptr i32 %init_vector, i64 0, i64 20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 144 'getelementptr' 'init_vector_addr_20' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 145 [2/2] (2.32ns)   --->   "%init_vector_load_20 = load i5 %init_vector_addr_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 145 'load' 'init_vector_load_20' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%init_vector_addr_21 = getelementptr i32 %init_vector, i64 0, i64 21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 146 'getelementptr' 'init_vector_addr_21' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 147 [2/2] (2.32ns)   --->   "%init_vector_load_21 = load i5 %init_vector_addr_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 147 'load' 'init_vector_load_21' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_10, i32 10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 148 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 149 [1/2] (2.32ns)   --->   "%init_vector_load_20 = load i5 %init_vector_addr_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 149 'load' 'init_vector_load_20' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 150 [1/2] (2.32ns)   --->   "%init_vector_load_21 = load i5 %init_vector_addr_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 150 'load' 'init_vector_load_21' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%init_vector_addr_22 = getelementptr i32 %init_vector, i64 0, i64 22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 151 'getelementptr' 'init_vector_addr_22' <Predicate = (init_read)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (2.32ns)   --->   "%init_vector_load_22 = load i5 %init_vector_addr_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 152 'load' 'init_vector_load_22' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_11, i32 11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 153 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_13 : Operation 154 [1/2] (2.32ns)   --->   "%init_vector_load_22 = load i5 %init_vector_addr_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 154 'load' 'init_vector_load_22' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_12, i32 12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 155 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_13, i32 13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 156 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_14, i32 14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 157 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_15, i32 15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 158 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_16, i32 16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 159 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_17, i32 17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 160 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_18, i32 18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 161 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_19, i32 19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 162 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_20, i32 20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 163 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_21, i32 21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 164 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_22, i32 22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 165 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln11 = br void %_Z10initialisePiS_b.exit_ifconv" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 166 'br' 'br_ln11' <Predicate = (init_read)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 168 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r" [SPMV_CSR_src/accelerator/accelerator.cpp:37]   --->   Operation 183 'read' 'label_r_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln40 = specmemcore void @_ssdm_op_SpecMemCore, i32 %storage, i64 666, i64 139, i64 18446744073709551615" [SPMV_CSR_src/accelerator/accelerator.cpp:40]   --->   Operation 184 'specmemcore' 'specmemcore_ln40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %subrow_col_indices_load" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 185 'zext' 'zext_ln19' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%storage_addr = getelementptr i32 %storage, i64 0, i64 %zext_ln19" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 186 'getelementptr' 'storage_addr' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_25 : Operation 187 [2/2] (3.25ns)   --->   "%storage_load = load i5 %storage_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 187 'load' 'storage_load' <Predicate = (mult_enables_load)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i32 %subrow_col_indices_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 188 'zext' 'zext_ln19_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%storage_addr_1 = getelementptr i32 %storage, i64 0, i64 %zext_ln19_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 189 'getelementptr' 'storage_addr_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_25 : Operation 190 [2/2] (3.25ns)   --->   "%storage_load_1 = load i5 %storage_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 190 'load' 'storage_load_1' <Predicate = (mult_enables_load_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 191 [1/2] (3.25ns)   --->   "%storage_load = load i5 %storage_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 191 'load' 'storage_load' <Predicate = (mult_enables_load)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_26 : Operation 192 [1/2] (3.25ns)   --->   "%storage_load_1 = load i5 %storage_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 192 'load' 'storage_load_1' <Predicate = (mult_enables_load_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i32 %subrow_col_indices_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 193 'zext' 'zext_ln19_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%storage_addr_2 = getelementptr i32 %storage, i64 0, i64 %zext_ln19_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 194 'getelementptr' 'storage_addr_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_26 : Operation 195 [2/2] (3.25ns)   --->   "%storage_load_2 = load i5 %storage_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 195 'load' 'storage_load_2' <Predicate = (mult_enables_load_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i32 %subrow_col_indices_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 196 'zext' 'zext_ln19_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%storage_addr_3 = getelementptr i32 %storage, i64 0, i64 %zext_ln19_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 197 'getelementptr' 'storage_addr_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_26 : Operation 198 [2/2] (3.25ns)   --->   "%storage_load_3 = load i5 %storage_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 198 'load' 'storage_load_3' <Predicate = (mult_enables_load_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 199 [2/2] (6.91ns)   --->   "%mul_ln19 = mul i32 %storage_load, i32 %subrow_vals_load" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 199 'mul' 'mul_ln19' <Predicate = (mult_enables_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 200 [1/2] (3.25ns)   --->   "%storage_load_2 = load i5 %storage_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 200 'load' 'storage_load_2' <Predicate = (mult_enables_load_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_27 : Operation 201 [1/2] (3.25ns)   --->   "%storage_load_3 = load i5 %storage_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 201 'load' 'storage_load_3' <Predicate = (mult_enables_load_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 202 [1/2] (6.91ns)   --->   "%mul_ln19 = mul i32 %storage_load, i32 %subrow_vals_load" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 202 'mul' 'mul_ln19' <Predicate = (mult_enables_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 203 [2/2] (6.91ns)   --->   "%mul_ln19_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 203 'mul' 'mul_ln19_1' <Predicate = (mult_enables_load_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 204 [1/1] (0.69ns)   --->   "%x = select i1 %mult_enables_load, i32 %mul_ln19, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 204 'select' 'x' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 205 [1/2] (6.91ns)   --->   "%mul_ln19_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 205 'mul' 'mul_ln19_1' <Predicate = (mult_enables_load_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 206 [2/2] (6.91ns)   --->   "%mul_ln19_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 206 'mul' 'mul_ln19_2' <Predicate = (mult_enables_load_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 207 [1/1] (0.69ns)   --->   "%select_ln18_1 = select i1 %mult_enables_load_1, i32 %mul_ln19_1, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 207 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 208 [1/2] (6.91ns)   --->   "%mul_ln19_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 208 'mul' 'mul_ln19_2' <Predicate = (mult_enables_load_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [2/2] (6.91ns)   --->   "%mul_ln19_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 209 'mul' 'mul_ln19_3' <Predicate = (mult_enables_load_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 210 [1/2] (6.91ns)   --->   "%mul_ln19_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 210 'mul' 'mul_ln19_3' <Predicate = (mult_enables_load_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.92>
ST_32 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_1)   --->   "%select_ln18_2 = select i1 %mult_enables_load_2, i32 %mul_ln19_2, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 211 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_1)   --->   "%select_ln18_3 = select i1 %mult_enables_load_3, i32 %mul_ln19_3, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 212 'select' 'select_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i32 %select_ln18_1, i32 %x" [SPMV_CSR_src/accelerator/accelerator.cpp:31->SPMV_CSR_src/accelerator/accelerator.cpp:51]   --->   Operation 213 'add' 'add_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 214 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln31_1 = add i32 %select_ln18_2, i32 %select_ln18_3" [SPMV_CSR_src/accelerator/accelerator.cpp:31->SPMV_CSR_src/accelerator/accelerator.cpp:51]   --->   Operation 214 'add' 'add_ln31_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 215 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%x_1 = add i32 %add_ln31_1, i32 %add_ln31" [SPMV_CSR_src/accelerator/accelerator.cpp:31->SPMV_CSR_src/accelerator/accelerator.cpp:51]   --->   Operation 215 'add' 'x_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 4.14>
ST_33 : Operation 216 [3/3] (4.14ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 216 'call' 'call_ln53' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 5.03>
ST_34 : Operation 217 [2/3] (5.03ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 217 'call' 'call_ln53' <Predicate = true> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 4.25>
ST_35 : Operation 218 [1/3] (4.25ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 218 'call' 'call_ln53' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [SPMV_CSR_src/accelerator/accelerator.cpp:54]   --->   Operation 219 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ subrow_vals]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ subrow_col_indices]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ mult_enables]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ label_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ storage]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21333333333333333]; IO mode=ap_memory:ce=0
Port [ reducer_circuit_adder_levels_num_items_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_0_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_label_0_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_num_items_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_valid_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_0_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_valid_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_label_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
init_read                 (read         ) [ 011111111111111111111111100000000000]
br_ln6                    (br           ) [ 000000000000000000000000000000000000]
init_vector_addr          (getelementptr) [ 001000000000000000000000000000000000]
init_vector_addr_1        (getelementptr) [ 001000000000000000000000000000000000]
mult_enables_addr         (getelementptr) [ 001000000000000000000000000000000000]
subrow_vals_addr          (getelementptr) [ 001000000000000000000000000000000000]
subrow_col_indices_addr   (getelementptr) [ 001000000000000000000000000000000000]
mult_enables_addr_1       (getelementptr) [ 001000000000000000000000000000000000]
subrow_vals_addr_1        (getelementptr) [ 001000000000000000000000000000000000]
subrow_col_indices_addr_1 (getelementptr) [ 001000000000000000000000000000000000]
init_vector_load          (load         ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_1        (load         ) [ 000100000000000000000000000000000000]
init_vector_addr_2        (getelementptr) [ 000100000000000000000000000000000000]
init_vector_addr_3        (getelementptr) [ 000100000000000000000000000000000000]
mult_enables_load         (load         ) [ 011111111111111111111111111111000000]
subrow_vals_load          (load         ) [ 011111111111111111111111111110000000]
subrow_col_indices_load   (load         ) [ 000111111111111111111111110000000000]
mult_enables_load_1       (load         ) [ 011111111111111111111111111111100000]
subrow_vals_load_1        (load         ) [ 011111111111111111111111111111000000]
subrow_col_indices_load_1 (load         ) [ 000111111111111111111111110000000000]
mult_enables_addr_2       (getelementptr) [ 000100000000000000000000000000000000]
subrow_vals_addr_2        (getelementptr) [ 000100000000000000000000000000000000]
subrow_col_indices_addr_2 (getelementptr) [ 000100000000000000000000000000000000]
mult_enables_addr_3       (getelementptr) [ 000100000000000000000000000000000000]
subrow_vals_addr_3        (getelementptr) [ 000100000000000000000000000000000000]
subrow_col_indices_addr_3 (getelementptr) [ 000100000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_2        (load         ) [ 000010000000000000000000000000000000]
init_vector_load_3        (load         ) [ 000011000000000000000000000000000000]
init_vector_addr_4        (getelementptr) [ 000010000000000000000000000000000000]
init_vector_addr_5        (getelementptr) [ 000010000000000000000000000000000000]
mult_enables_load_2       (load         ) [ 011111111111111111111111111111111000]
subrow_vals_load_2        (load         ) [ 011111111111111111111111111111100000]
subrow_col_indices_load_2 (load         ) [ 010011111111111111111111111000000000]
mult_enables_load_3       (load         ) [ 011111111111111111111111111111111000]
subrow_vals_load_3        (load         ) [ 011111111111111111111111111111110000]
subrow_col_indices_load_3 (load         ) [ 010011111111111111111111111000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_4        (load         ) [ 000001100000000000000000000000000000]
init_vector_load_5        (load         ) [ 000001110000000000000000000000000000]
init_vector_addr_6        (getelementptr) [ 000001000000000000000000000000000000]
init_vector_addr_7        (getelementptr) [ 000001000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_6        (load         ) [ 000000111000000000000000000000000000]
init_vector_load_7        (load         ) [ 000000111100000000000000000000000000]
init_vector_addr_8        (getelementptr) [ 000000100000000000000000000000000000]
init_vector_addr_9        (getelementptr) [ 000000100000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_8        (load         ) [ 000000011110000000000000000000000000]
init_vector_load_9        (load         ) [ 000000011111000000000000000000000000]
init_vector_addr_10       (getelementptr) [ 000000010000000000000000000000000000]
init_vector_addr_11       (getelementptr) [ 000000010000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_10       (load         ) [ 000000001111100000000000000000000000]
init_vector_load_11       (load         ) [ 000000001111110000000000000000000000]
init_vector_addr_12       (getelementptr) [ 000000001000000000000000000000000000]
init_vector_addr_13       (getelementptr) [ 000000001000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_12       (load         ) [ 000000000111111000000000000000000000]
init_vector_load_13       (load         ) [ 000000000111111100000000000000000000]
init_vector_addr_14       (getelementptr) [ 000000000100000000000000000000000000]
init_vector_addr_15       (getelementptr) [ 000000000100000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_14       (load         ) [ 000000000011111110000000000000000000]
init_vector_load_15       (load         ) [ 000000000011111111000000000000000000]
init_vector_addr_16       (getelementptr) [ 000000000010000000000000000000000000]
init_vector_addr_17       (getelementptr) [ 000000000010000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_16       (load         ) [ 000000000001111111100000000000000000]
init_vector_load_17       (load         ) [ 000000000001111111110000000000000000]
init_vector_addr_18       (getelementptr) [ 000000000001000000000000000000000000]
init_vector_addr_19       (getelementptr) [ 000000000001000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_18       (load         ) [ 000000000000111111111000000000000000]
init_vector_load_19       (load         ) [ 000000000000111111111100000000000000]
init_vector_addr_20       (getelementptr) [ 000000000000100000000000000000000000]
init_vector_addr_21       (getelementptr) [ 000000000000100000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_20       (load         ) [ 000000000000011111111110000000000000]
init_vector_load_21       (load         ) [ 000000000000011111111111000000000000]
init_vector_addr_22       (getelementptr) [ 000000000000010000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
init_vector_load_22       (load         ) [ 000000000000001111111111100000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
store_ln9                 (store        ) [ 000000000000000000000000000000000000]
br_ln11                   (br           ) [ 000000000000000000000000000000000000]
specpipeline_ln0          (specpipeline ) [ 000000000000000000000000000000000000]
spectopmodule_ln0         (spectopmodule) [ 000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap  ) [ 000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000]
label_r_read              (read         ) [ 011111111000000000000000001111111100]
specmemcore_ln40          (specmemcore  ) [ 000000000000000000000000000000000000]
zext_ln19                 (zext         ) [ 000000000000000000000000000000000000]
storage_addr              (getelementptr) [ 010000000000000000000000001000000000]
zext_ln19_1               (zext         ) [ 000000000000000000000000000000000000]
storage_addr_1            (getelementptr) [ 010000000000000000000000001000000000]
storage_load              (load         ) [ 001100000000000000000000000110000000]
storage_load_1            (load         ) [ 001110000000000000000000000111000000]
zext_ln19_2               (zext         ) [ 000000000000000000000000000000000000]
storage_addr_2            (getelementptr) [ 001000000000000000000000000100000000]
zext_ln19_3               (zext         ) [ 000000000000000000000000000000000000]
storage_addr_3            (getelementptr) [ 001000000000000000000000000100000000]
storage_load_2            (load         ) [ 000111000000000000000000000011100000]
storage_load_3            (load         ) [ 000111100000000000000000000011110000]
mul_ln19                  (mul          ) [ 000010000000000000000000000001000000]
x                         (select       ) [ 000001110000000000000000000000111000]
mul_ln19_1                (mul          ) [ 000001000000000000000000000000100000]
select_ln18_1             (select       ) [ 000000110000000000000000000000011000]
mul_ln19_2                (mul          ) [ 000000110000000000000000000000011000]
mul_ln19_3                (mul          ) [ 000000010000000000000000000000001000]
select_ln18_2             (select       ) [ 000000000000000000000000000000000000]
select_ln18_3             (select       ) [ 000000000000000000000000000000000000]
add_ln31                  (add          ) [ 000000000000000000000000000000000000]
add_ln31_1                (add          ) [ 000000000000000000000000000000000000]
x_1                       (add          ) [ 000000001000000000000000000000000100]
call_ln53                 (call         ) [ 000000000000000000000000000000000000]
ret_ln54                  (ret          ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="subrow_vals">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_vals"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="subrow_col_indices">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_col_indices"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mult_enables">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_enables"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="label_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="init_vector">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="init">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="storage">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="storage"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reducer_circuit_adder_levels_num_items_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reducer_circuit_adder_levels_buffer_value_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reducer_circuit_adder_levels_buffer_label_0_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_0_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="reducer_circuit_adder_levels_num_items_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="reducer_circuit_adder_levels_buffer_value_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="reducer_circuit_adder_levels_valid_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_valid_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="reducer_circuit_adder_levels_buffer_value_0_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="reducer_circuit_adder_levels_valid_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_valid_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="reducer_circuit_adder_levels_buffer_value_1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="reducer_circuit_adder_levels_buffer_label_1_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_1_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="init_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="label_r_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="label_r_read/25 "/>
</bind>
</comp>

<comp id="174" class="1004" name="init_vector_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
<pin id="190" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_vector_load/1 init_vector_load_1/1 init_vector_load_2/2 init_vector_load_3/2 init_vector_load_4/3 init_vector_load_5/3 init_vector_load_6/4 init_vector_load_7/4 init_vector_load_8/5 init_vector_load_9/5 init_vector_load_10/6 init_vector_load_11/6 init_vector_load_12/7 init_vector_load_13/7 init_vector_load_14/8 init_vector_load_15/8 init_vector_load_16/9 init_vector_load_17/9 init_vector_load_18/10 init_vector_load_19/10 init_vector_load_20/11 init_vector_load_21/11 init_vector_load_22/12 "/>
</bind>
</comp>

<comp id="192" class="1004" name="init_vector_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mult_enables_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_enables_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="1" slack="23"/>
<pin id="217" dir="1" index="7" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mult_enables_load/1 mult_enables_load_1/1 mult_enables_load_2/2 mult_enables_load_3/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="subrow_vals_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_vals_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="0"/>
<pin id="232" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="233" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="26"/>
<pin id="235" dir="1" index="7" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="subrow_vals_load/1 subrow_vals_load_1/1 subrow_vals_load_2/2 subrow_vals_load_3/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="subrow_col_indices_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_col_indices_addr/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="0"/>
<pin id="250" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="251" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="23"/>
<pin id="253" dir="1" index="7" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="subrow_col_indices_load/1 subrow_col_indices_load_1/1 subrow_col_indices_load_2/2 subrow_col_indices_load_3/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="mult_enables_addr_1_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_enables_addr_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="subrow_vals_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_vals_addr_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="subrow_col_indices_addr_1_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_col_indices_addr_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="0"/>
<pin id="561" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="562" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="2"/>
<pin id="564" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9/2 store_ln9/3 store_ln9/4 store_ln9/5 store_ln9/6 store_ln9/7 store_ln9/8 store_ln9/9 store_ln9/10 store_ln9/11 store_ln9/12 store_ln9/13 store_ln9/14 store_ln9/15 store_ln9/16 store_ln9/17 store_ln9/18 store_ln9/19 store_ln9/20 store_ln9/21 store_ln9/22 store_ln9/23 store_ln9/24 storage_load/25 storage_load_1/25 storage_load_2/26 storage_load_3/26 "/>
</bind>
</comp>

<comp id="289" class="1004" name="init_vector_addr_2_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_2/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="init_vector_addr_3_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_3/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mult_enables_addr_2_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_enables_addr_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="subrow_vals_addr_2_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_vals_addr_2/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="subrow_col_indices_addr_2_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="3" slack="0"/>
<pin id="329" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_col_indices_addr_2/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mult_enables_addr_3_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="3" slack="0"/>
<pin id="338" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_enables_addr_3/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="subrow_vals_addr_3_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_vals_addr_3/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="subrow_col_indices_addr_3_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="subrow_col_indices_addr_3/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="init_vector_addr_4_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_4/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="init_vector_addr_5_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="4" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_5/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="init_vector_addr_6_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_6/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="init_vector_addr_7_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_7/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="init_vector_addr_8_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_8/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="init_vector_addr_9_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="5" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_9/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="init_vector_addr_10_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_10/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="init_vector_addr_11_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_11/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="init_vector_addr_12_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_12/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="init_vector_addr_13_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_13/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="init_vector_addr_14_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="0"/>
<pin id="461" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_14/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="init_vector_addr_15_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_15/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="init_vector_addr_16_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="6" slack="0"/>
<pin id="480" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_16/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="init_vector_addr_17_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_17/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="init_vector_addr_18_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_18/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="init_vector_addr_19_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_19/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="init_vector_addr_20_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_20/11 "/>
</bind>
</comp>

<comp id="523" class="1004" name="init_vector_addr_21_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_21/11 "/>
</bind>
</comp>

<comp id="533" class="1004" name="init_vector_addr_22_gep_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_vector_addr_22/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="storage_addr_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="32" slack="0"/>
<pin id="558" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="storage_addr/25 "/>
</bind>
</comp>

<comp id="566" class="1004" name="storage_addr_1_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="storage_addr_1/25 "/>
</bind>
</comp>

<comp id="574" class="1004" name="storage_addr_2_gep_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="storage_addr_2/26 "/>
</bind>
</comp>

<comp id="582" class="1004" name="storage_addr_3_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="32" slack="0"/>
<pin id="586" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="storage_addr_3/26 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_reduce_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="0" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="32" slack="1"/>
<pin id="594" dir="0" index="3" bw="32" slack="8"/>
<pin id="595" dir="0" index="4" bw="32" slack="0"/>
<pin id="596" dir="0" index="5" bw="32" slack="0"/>
<pin id="597" dir="0" index="6" bw="32" slack="0"/>
<pin id="598" dir="0" index="7" bw="32" slack="0"/>
<pin id="599" dir="0" index="8" bw="32" slack="0"/>
<pin id="600" dir="0" index="9" bw="1" slack="0"/>
<pin id="601" dir="0" index="10" bw="32" slack="0"/>
<pin id="602" dir="0" index="11" bw="1" slack="0"/>
<pin id="603" dir="0" index="12" bw="32" slack="0"/>
<pin id="604" dir="0" index="13" bw="32" slack="0"/>
<pin id="605" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/33 "/>
</bind>
</comp>

<comp id="618" class="1005" name="reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_load_1 init_vector_load_2 init_vector_load_4 init_vector_load_8 init_vector_load_16 "/>
</bind>
</comp>

<comp id="624" class="1005" name="reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2"/>
<pin id="626" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="init_vector_load_3 init_vector_load_6 init_vector_load_12 "/>
</bind>
</comp>

<comp id="630" class="1005" name="reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="3"/>
<pin id="632" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="init_vector_load_5 init_vector_load_10 init_vector_load_20 "/>
</bind>
</comp>

<comp id="636" class="1005" name="reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="4"/>
<pin id="638" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="init_vector_load_7 init_vector_load_14 "/>
</bind>
</comp>

<comp id="642" class="1005" name="reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="5"/>
<pin id="644" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="init_vector_load_9 init_vector_load_18 "/>
</bind>
</comp>

<comp id="648" class="1005" name="reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="6"/>
<pin id="650" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="init_vector_load_11 init_vector_load_22 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln19_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="23"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/25 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln19_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="23"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/25 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln19_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="23"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/26 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln19_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="23"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/26 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="32" slack="25"/>
<pin id="672" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/27 "/>
</bind>
</comp>

<comp id="673" class="1004" name="grp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="2"/>
<pin id="675" dir="0" index="1" bw="32" slack="26"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_1/28 "/>
</bind>
</comp>

<comp id="677" class="1004" name="x_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="27"/>
<pin id="679" dir="0" index="1" bw="32" slack="1"/>
<pin id="680" dir="0" index="2" bw="32" slack="0"/>
<pin id="681" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/29 "/>
</bind>
</comp>

<comp id="683" class="1004" name="grp_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="2"/>
<pin id="685" dir="0" index="1" bw="32" slack="26"/>
<pin id="686" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_2/29 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln18_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="28"/>
<pin id="689" dir="0" index="1" bw="32" slack="1"/>
<pin id="690" dir="0" index="2" bw="32" slack="0"/>
<pin id="691" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/30 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="3"/>
<pin id="695" dir="0" index="1" bw="32" slack="27"/>
<pin id="696" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_3/30 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln18_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="29"/>
<pin id="699" dir="0" index="1" bw="32" slack="2"/>
<pin id="700" dir="0" index="2" bw="32" slack="0"/>
<pin id="701" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/32 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln18_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="29"/>
<pin id="705" dir="0" index="1" bw="32" slack="1"/>
<pin id="706" dir="0" index="2" bw="32" slack="0"/>
<pin id="707" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_3/32 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln31_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="2"/>
<pin id="711" dir="0" index="1" bw="32" slack="3"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/32 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln31_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/32 "/>
</bind>
</comp>

<comp id="719" class="1004" name="x_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/32 "/>
</bind>
</comp>

<comp id="725" class="1005" name="init_read_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="729" class="1005" name="init_vector_addr_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="1"/>
<pin id="731" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr "/>
</bind>
</comp>

<comp id="734" class="1005" name="init_vector_addr_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="1"/>
<pin id="736" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="mult_enables_addr_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="1"/>
<pin id="741" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mult_enables_addr "/>
</bind>
</comp>

<comp id="744" class="1005" name="subrow_vals_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="1"/>
<pin id="746" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="subrow_col_indices_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="1"/>
<pin id="751" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_col_indices_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="mult_enables_addr_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="1"/>
<pin id="756" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mult_enables_addr_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="subrow_vals_addr_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="1"/>
<pin id="761" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_addr_1 "/>
</bind>
</comp>

<comp id="764" class="1005" name="subrow_col_indices_addr_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="1"/>
<pin id="766" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_col_indices_addr_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="init_vector_addr_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="1"/>
<pin id="771" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_2 "/>
</bind>
</comp>

<comp id="774" class="1005" name="init_vector_addr_3_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="1"/>
<pin id="776" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_3 "/>
</bind>
</comp>

<comp id="779" class="1005" name="mult_enables_load_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="23"/>
<pin id="781" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="mult_enables_load "/>
</bind>
</comp>

<comp id="784" class="1005" name="subrow_vals_load_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="25"/>
<pin id="786" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="subrow_vals_load "/>
</bind>
</comp>

<comp id="789" class="1005" name="subrow_col_indices_load_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="23"/>
<pin id="791" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="subrow_col_indices_load "/>
</bind>
</comp>

<comp id="794" class="1005" name="mult_enables_load_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="23"/>
<pin id="796" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="mult_enables_load_1 "/>
</bind>
</comp>

<comp id="799" class="1005" name="subrow_vals_load_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="26"/>
<pin id="801" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="subrow_vals_load_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="subrow_col_indices_load_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="23"/>
<pin id="806" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="subrow_col_indices_load_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="mult_enables_addr_2_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="1"/>
<pin id="811" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mult_enables_addr_2 "/>
</bind>
</comp>

<comp id="814" class="1005" name="subrow_vals_addr_2_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="1"/>
<pin id="816" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_addr_2 "/>
</bind>
</comp>

<comp id="819" class="1005" name="subrow_col_indices_addr_2_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="1"/>
<pin id="821" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_col_indices_addr_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="mult_enables_addr_3_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="2" slack="1"/>
<pin id="826" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mult_enables_addr_3 "/>
</bind>
</comp>

<comp id="829" class="1005" name="subrow_vals_addr_3_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="1"/>
<pin id="831" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_addr_3 "/>
</bind>
</comp>

<comp id="834" class="1005" name="subrow_col_indices_addr_3_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="2" slack="1"/>
<pin id="836" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="subrow_col_indices_addr_3 "/>
</bind>
</comp>

<comp id="839" class="1005" name="init_vector_addr_4_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="1"/>
<pin id="841" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_4 "/>
</bind>
</comp>

<comp id="844" class="1005" name="init_vector_addr_5_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="5" slack="1"/>
<pin id="846" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_5 "/>
</bind>
</comp>

<comp id="849" class="1005" name="mult_enables_load_2_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="23"/>
<pin id="851" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="mult_enables_load_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="subrow_vals_load_2_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="26"/>
<pin id="856" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="subrow_vals_load_2 "/>
</bind>
</comp>

<comp id="859" class="1005" name="subrow_col_indices_load_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="23"/>
<pin id="861" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="subrow_col_indices_load_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="mult_enables_load_3_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="23"/>
<pin id="866" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="mult_enables_load_3 "/>
</bind>
</comp>

<comp id="869" class="1005" name="subrow_vals_load_3_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="27"/>
<pin id="871" dir="1" index="1" bw="32" slack="27"/>
</pin_list>
<bind>
<opset="subrow_vals_load_3 "/>
</bind>
</comp>

<comp id="874" class="1005" name="subrow_col_indices_load_3_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="23"/>
<pin id="876" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="subrow_col_indices_load_3 "/>
</bind>
</comp>

<comp id="879" class="1005" name="init_vector_addr_6_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="1"/>
<pin id="881" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_6 "/>
</bind>
</comp>

<comp id="884" class="1005" name="init_vector_addr_7_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="1"/>
<pin id="886" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_7 "/>
</bind>
</comp>

<comp id="889" class="1005" name="init_vector_addr_8_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="1"/>
<pin id="891" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_8 "/>
</bind>
</comp>

<comp id="894" class="1005" name="init_vector_addr_9_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="1"/>
<pin id="896" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_9 "/>
</bind>
</comp>

<comp id="899" class="1005" name="init_vector_addr_10_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="1"/>
<pin id="901" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_10 "/>
</bind>
</comp>

<comp id="904" class="1005" name="init_vector_addr_11_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="1"/>
<pin id="906" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_11 "/>
</bind>
</comp>

<comp id="909" class="1005" name="init_vector_addr_12_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="1"/>
<pin id="911" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_12 "/>
</bind>
</comp>

<comp id="914" class="1005" name="init_vector_addr_13_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="1"/>
<pin id="916" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_13 "/>
</bind>
</comp>

<comp id="919" class="1005" name="init_vector_load_13_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="7"/>
<pin id="921" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="init_vector_load_13 "/>
</bind>
</comp>

<comp id="924" class="1005" name="init_vector_addr_14_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="5" slack="1"/>
<pin id="926" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_14 "/>
</bind>
</comp>

<comp id="929" class="1005" name="init_vector_addr_15_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="1"/>
<pin id="931" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_15 "/>
</bind>
</comp>

<comp id="934" class="1005" name="init_vector_load_15_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="8"/>
<pin id="936" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="init_vector_load_15 "/>
</bind>
</comp>

<comp id="939" class="1005" name="init_vector_addr_16_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="1"/>
<pin id="941" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_16 "/>
</bind>
</comp>

<comp id="944" class="1005" name="init_vector_addr_17_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="5" slack="1"/>
<pin id="946" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_17 "/>
</bind>
</comp>

<comp id="949" class="1005" name="init_vector_load_17_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="9"/>
<pin id="951" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="init_vector_load_17 "/>
</bind>
</comp>

<comp id="954" class="1005" name="init_vector_addr_18_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="1"/>
<pin id="956" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_18 "/>
</bind>
</comp>

<comp id="959" class="1005" name="init_vector_addr_19_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="1"/>
<pin id="961" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_19 "/>
</bind>
</comp>

<comp id="964" class="1005" name="init_vector_load_19_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="10"/>
<pin id="966" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="init_vector_load_19 "/>
</bind>
</comp>

<comp id="969" class="1005" name="init_vector_addr_20_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="1"/>
<pin id="971" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_20 "/>
</bind>
</comp>

<comp id="974" class="1005" name="init_vector_addr_21_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="1"/>
<pin id="976" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_21 "/>
</bind>
</comp>

<comp id="979" class="1005" name="init_vector_load_21_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="11"/>
<pin id="981" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="init_vector_load_21 "/>
</bind>
</comp>

<comp id="984" class="1005" name="init_vector_addr_22_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="5" slack="1"/>
<pin id="986" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="init_vector_addr_22 "/>
</bind>
</comp>

<comp id="989" class="1005" name="label_r_read_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="8"/>
<pin id="991" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="label_r_read "/>
</bind>
</comp>

<comp id="994" class="1005" name="storage_addr_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="5" slack="1"/>
<pin id="996" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="storage_addr "/>
</bind>
</comp>

<comp id="999" class="1005" name="storage_addr_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="5" slack="1"/>
<pin id="1001" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="storage_addr_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="storage_load_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storage_load "/>
</bind>
</comp>

<comp id="1009" class="1005" name="storage_load_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="2"/>
<pin id="1011" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storage_load_1 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="storage_addr_2_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="1"/>
<pin id="1016" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="storage_addr_2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="storage_addr_3_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="1"/>
<pin id="1021" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="storage_addr_3 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="storage_load_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="2"/>
<pin id="1026" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storage_load_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="storage_load_3_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="3"/>
<pin id="1031" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="storage_load_3 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="mul_ln19_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="x_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="3"/>
<pin id="1041" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1044" class="1005" name="mul_ln19_1_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="select_ln18_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="2"/>
<pin id="1051" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="mul_ln19_2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="2"/>
<pin id="1056" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln19_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="mul_ln19_3_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_3 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="x_1_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="150" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="191"><net_src comp="174" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="218"><net_src comp="201" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="236"><net_src comp="219" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="254"><net_src comp="237" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="260"><net_src comp="6" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="255" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="273" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="287"><net_src comp="182" pin="7"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="297"><net_src comp="289" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="306"><net_src comp="298" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="312"><net_src comp="6" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="315"><net_src comp="307" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="321"><net_src comp="2" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="316" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="330"><net_src comp="4" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="333"><net_src comp="325" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="339"><net_src comp="6" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="342"><net_src comp="334" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="348"><net_src comp="2" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="343" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="357"><net_src comp="4" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="352" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="370"><net_src comp="362" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="376"><net_src comp="10" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="379"><net_src comp="371" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="386"><net_src comp="10" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="395"><net_src comp="10" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="390" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="399"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="405"><net_src comp="10" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="414"><net_src comp="10" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="417"><net_src comp="409" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="418"><net_src comp="66" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="424"><net_src comp="10" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="68" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="419" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="433"><net_src comp="10" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="38" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="436"><net_src comp="428" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="443"><net_src comp="10" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="38" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="446"><net_src comp="438" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="452"><net_src comp="10" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="455"><net_src comp="447" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="456"><net_src comp="78" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="462"><net_src comp="10" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="457" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="471"><net_src comp="10" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="82" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="474"><net_src comp="466" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="481"><net_src comp="10" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="38" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="484"><net_src comp="476" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="490"><net_src comp="10" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="88" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="493"><net_src comp="485" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="494"><net_src comp="90" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="500"><net_src comp="10" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="38" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="92" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="503"><net_src comp="495" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="509"><net_src comp="10" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="38" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="94" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="512"><net_src comp="504" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="513"><net_src comp="96" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="519"><net_src comp="10" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="38" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="514" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="528"><net_src comp="10" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="100" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="523" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="532"><net_src comp="102" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="538"><net_src comp="10" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="38" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="104" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="533" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="542"><net_src comp="106" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="543"><net_src comp="108" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="544"><net_src comp="110" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="545"><net_src comp="112" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="546"><net_src comp="114" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="547"><net_src comp="116" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="548"><net_src comp="118" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="549"><net_src comp="120" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="550"><net_src comp="122" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="551"><net_src comp="124" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="552"><net_src comp="126" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="553"><net_src comp="128" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="559"><net_src comp="14" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="38" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="571"><net_src comp="14" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="38" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="566" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="579"><net_src comp="14" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="38" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="574" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="587"><net_src comp="14" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="38" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="582" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="606"><net_src comp="160" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="607"><net_src comp="0" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="608"><net_src comp="16" pin="0"/><net_sink comp="590" pin=4"/></net>

<net id="609"><net_src comp="18" pin="0"/><net_sink comp="590" pin=5"/></net>

<net id="610"><net_src comp="20" pin="0"/><net_sink comp="590" pin=6"/></net>

<net id="611"><net_src comp="22" pin="0"/><net_sink comp="590" pin=7"/></net>

<net id="612"><net_src comp="24" pin="0"/><net_sink comp="590" pin=8"/></net>

<net id="613"><net_src comp="26" pin="0"/><net_sink comp="590" pin=9"/></net>

<net id="614"><net_src comp="28" pin="0"/><net_sink comp="590" pin=10"/></net>

<net id="615"><net_src comp="30" pin="0"/><net_sink comp="590" pin=11"/></net>

<net id="616"><net_src comp="32" pin="0"/><net_sink comp="590" pin=12"/></net>

<net id="617"><net_src comp="34" pin="0"/><net_sink comp="590" pin=13"/></net>

<net id="621"><net_src comp="182" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="623"><net_src comp="182" pin="7"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="182" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="629"><net_src comp="182" pin="7"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="182" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="635"><net_src comp="182" pin="7"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="182" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="641"><net_src comp="182" pin="7"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="182" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="647"><net_src comp="182" pin="7"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="182" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="660"><net_src comp="657" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="682"><net_src comp="134" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="692"><net_src comp="134" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="702"><net_src comp="134" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="134" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="717"><net_src comp="697" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="703" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="713" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="709" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="162" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="174" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="737"><net_src comp="192" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="742"><net_src comp="201" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="747"><net_src comp="219" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="752"><net_src comp="237" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="757"><net_src comp="255" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="762"><net_src comp="264" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="767"><net_src comp="273" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="772"><net_src comp="289" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="777"><net_src comp="298" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="782"><net_src comp="209" pin="7"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="787"><net_src comp="227" pin="7"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="792"><net_src comp="245" pin="7"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="797"><net_src comp="209" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="802"><net_src comp="227" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="807"><net_src comp="245" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="812"><net_src comp="307" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="817"><net_src comp="316" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="822"><net_src comp="325" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="827"><net_src comp="334" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="832"><net_src comp="343" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="837"><net_src comp="352" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="842"><net_src comp="362" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="847"><net_src comp="371" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="852"><net_src comp="209" pin="7"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="857"><net_src comp="227" pin="7"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="862"><net_src comp="245" pin="7"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="867"><net_src comp="209" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="872"><net_src comp="227" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="877"><net_src comp="245" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="882"><net_src comp="381" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="887"><net_src comp="390" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="892"><net_src comp="400" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="897"><net_src comp="409" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="902"><net_src comp="419" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="907"><net_src comp="428" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="912"><net_src comp="438" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="917"><net_src comp="447" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="922"><net_src comp="182" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="927"><net_src comp="457" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="932"><net_src comp="466" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="937"><net_src comp="182" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="942"><net_src comp="476" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="947"><net_src comp="485" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="952"><net_src comp="182" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="957"><net_src comp="495" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="962"><net_src comp="504" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="967"><net_src comp="182" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="972"><net_src comp="514" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="977"><net_src comp="523" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="982"><net_src comp="182" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="987"><net_src comp="533" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="992"><net_src comp="168" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="590" pin=3"/></net>

<net id="997"><net_src comp="554" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1002"><net_src comp="566" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1007"><net_src comp="282" pin="7"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1012"><net_src comp="282" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1017"><net_src comp="574" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1022"><net_src comp="582" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1027"><net_src comp="282" pin="7"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1032"><net_src comp="282" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1037"><net_src comp="669" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1042"><net_src comp="677" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1047"><net_src comp="673" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1052"><net_src comp="687" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1057"><net_src comp="683" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1062"><net_src comp="693" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1067"><net_src comp="719" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="590" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {35 }
	Port: storage | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
	Port: reducer_circuit_adder_levels_num_items_0 | {34 }
	Port: reducer_circuit_adder_levels_buffer_value_0_0 | {33 }
	Port: reducer_circuit_adder_levels_buffer_label_0_0 | {33 }
	Port: reducer_circuit_adder_levels_num_items_1 | {35 }
	Port: reducer_circuit_adder_levels_buffer_value_1_0 | {34 }
	Port: reducer_circuit_adder_levels_valid_0 | {33 34 }
	Port: reducer_circuit_adder_levels_buffer_value_0_1 | {33 }
	Port: reducer_circuit_adder_levels_valid_1 | {35 }
	Port: reducer_circuit_adder_levels_buffer_value_1_1 | {34 }
	Port: reducer_circuit_adder_levels_buffer_label_1_0 | {35 }
 - Input state : 
	Port: accelerate : subrow_vals | {1 2 3 }
	Port: accelerate : subrow_col_indices | {1 2 3 }
	Port: accelerate : mult_enables | {1 2 3 }
	Port: accelerate : label_r | {25 }
	Port: accelerate : init_vector | {1 2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: accelerate : init | {1 }
	Port: accelerate : storage | {25 26 27 }
	Port: accelerate : reducer_circuit_adder_levels_num_items_0 | {33 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_0_0 | {33 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_label_0_0 | {33 }
	Port: accelerate : reducer_circuit_adder_levels_num_items_1 | {34 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_1_0 | {34 }
	Port: accelerate : reducer_circuit_adder_levels_valid_0 | {34 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_0_1 | {33 }
	Port: accelerate : reducer_circuit_adder_levels_valid_1 | {35 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_1_1 | {35 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_label_1_0 | {35 }
  - Chain level:
	State 1
		init_vector_load : 1
		init_vector_load_1 : 1
		mult_enables_load : 1
		subrow_vals_load : 1
		subrow_col_indices_load : 1
		mult_enables_load_1 : 1
		subrow_vals_load_1 : 1
		subrow_col_indices_load_1 : 1
	State 2
		store_ln9 : 1
		init_vector_load_2 : 1
		init_vector_load_3 : 1
		mult_enables_load_2 : 1
		subrow_vals_load_2 : 1
		subrow_col_indices_load_2 : 1
		mult_enables_load_3 : 1
		subrow_vals_load_3 : 1
		subrow_col_indices_load_3 : 1
	State 3
		init_vector_load_4 : 1
		init_vector_load_5 : 1
	State 4
		init_vector_load_6 : 1
		init_vector_load_7 : 1
	State 5
		init_vector_load_8 : 1
		init_vector_load_9 : 1
	State 6
		init_vector_load_10 : 1
		init_vector_load_11 : 1
	State 7
		init_vector_load_12 : 1
		init_vector_load_13 : 1
	State 8
		init_vector_load_14 : 1
		init_vector_load_15 : 1
	State 9
		init_vector_load_16 : 1
		init_vector_load_17 : 1
	State 10
		init_vector_load_18 : 1
		init_vector_load_19 : 1
	State 11
		init_vector_load_20 : 1
		init_vector_load_21 : 1
	State 12
		init_vector_load_22 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		storage_addr : 1
		storage_load : 2
		storage_addr_1 : 1
		storage_load_1 : 2
	State 26
		storage_addr_2 : 1
		storage_load_2 : 2
		storage_addr_3 : 1
		storage_load_3 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		add_ln31_1 : 1
		x_1 : 2
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          |        grp_fu_669        |    3    |    0    |   165   |    50   |
|    mul   |        grp_fu_673        |    3    |    0    |   165   |    50   |
|          |        grp_fu_683        |    3    |    0    |   165   |    50   |
|          |        grp_fu_693        |    3    |    0    |   165   |    50   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |     grp_reduce_fu_590    |    0    |  1.588  |   646   |   191   |
|----------|--------------------------|---------|---------|---------|---------|
|          |         x_fu_677         |    0    |    0    |    0    |    32   |
|  select  |   select_ln18_1_fu_687   |    0    |    0    |    0    |    32   |
|          |   select_ln18_2_fu_697   |    0    |    0    |    0    |    32   |
|          |   select_ln18_3_fu_703   |    0    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|---------|
|          |      add_ln31_fu_709     |    0    |    0    |    0    |    32   |
|    add   |     add_ln31_1_fu_713    |    0    |    0    |    0    |    39   |
|          |        x_1_fu_719        |    0    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|---------|
|   read   |   init_read_read_fu_162  |    0    |    0    |    0    |    0    |
|          | label_r_read_read_fu_168 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |     zext_ln19_fu_653     |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln19_1_fu_657    |    0    |    0    |    0    |    0    |
|          |    zext_ln19_2_fu_661    |    0    |    0    |    0    |    0    |
|          |    zext_ln19_3_fu_665    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    12   |  1.588  |   1306  |   622   |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|storage|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        init_read_reg_725        |    1   |
|   init_vector_addr_10_reg_899   |    5   |
|   init_vector_addr_11_reg_904   |    5   |
|   init_vector_addr_12_reg_909   |    5   |
|   init_vector_addr_13_reg_914   |    5   |
|   init_vector_addr_14_reg_924   |    5   |
|   init_vector_addr_15_reg_929   |    5   |
|   init_vector_addr_16_reg_939   |    5   |
|   init_vector_addr_17_reg_944   |    5   |
|   init_vector_addr_18_reg_954   |    5   |
|   init_vector_addr_19_reg_959   |    5   |
|    init_vector_addr_1_reg_734   |    5   |
|   init_vector_addr_20_reg_969   |    5   |
|   init_vector_addr_21_reg_974   |    5   |
|   init_vector_addr_22_reg_984   |    5   |
|    init_vector_addr_2_reg_769   |    5   |
|    init_vector_addr_3_reg_774   |    5   |
|    init_vector_addr_4_reg_839   |    5   |
|    init_vector_addr_5_reg_844   |    5   |
|    init_vector_addr_6_reg_879   |    5   |
|    init_vector_addr_7_reg_884   |    5   |
|    init_vector_addr_8_reg_889   |    5   |
|    init_vector_addr_9_reg_894   |    5   |
|     init_vector_addr_reg_729    |    5   |
|   init_vector_load_13_reg_919   |   32   |
|   init_vector_load_15_reg_934   |   32   |
|   init_vector_load_17_reg_949   |   32   |
|   init_vector_load_19_reg_964   |   32   |
|   init_vector_load_21_reg_979   |   32   |
|       label_r_read_reg_989      |   32   |
|       mul_ln19_1_reg_1044       |   32   |
|       mul_ln19_2_reg_1054       |   32   |
|       mul_ln19_3_reg_1059       |   32   |
|        mul_ln19_reg_1034        |   32   |
|   mult_enables_addr_1_reg_754   |    2   |
|   mult_enables_addr_2_reg_809   |    2   |
|   mult_enables_addr_3_reg_824   |    2   |
|    mult_enables_addr_reg_739    |    2   |
|   mult_enables_load_1_reg_794   |    1   |
|   mult_enables_load_2_reg_849   |    1   |
|   mult_enables_load_3_reg_864   |    1   |
|    mult_enables_load_reg_779    |    1   |
|             reg_618             |   32   |
|             reg_624             |   32   |
|             reg_630             |   32   |
|             reg_636             |   32   |
|             reg_642             |   32   |
|             reg_648             |   32   |
|      select_ln18_1_reg_1049     |   32   |
|      storage_addr_1_reg_999     |    5   |
|     storage_addr_2_reg_1014     |    5   |
|     storage_addr_3_reg_1019     |    5   |
|       storage_addr_reg_994      |    5   |
|     storage_load_1_reg_1009     |   32   |
|     storage_load_2_reg_1024     |   32   |
|     storage_load_3_reg_1029     |   32   |
|      storage_load_reg_1004      |   32   |
|subrow_col_indices_addr_1_reg_764|    2   |
|subrow_col_indices_addr_2_reg_819|    2   |
|subrow_col_indices_addr_3_reg_834|    2   |
| subrow_col_indices_addr_reg_749 |    2   |
|subrow_col_indices_load_1_reg_804|   32   |
|subrow_col_indices_load_2_reg_859|   32   |
|subrow_col_indices_load_3_reg_874|   32   |
| subrow_col_indices_load_reg_789 |   32   |
|    subrow_vals_addr_1_reg_759   |    2   |
|    subrow_vals_addr_2_reg_814   |    2   |
|    subrow_vals_addr_3_reg_829   |    2   |
|     subrow_vals_addr_reg_744    |    2   |
|    subrow_vals_load_1_reg_799   |   32   |
|    subrow_vals_load_2_reg_854   |   32   |
|    subrow_vals_load_3_reg_869   |   32   |
|     subrow_vals_load_reg_784    |   32   |
|           x_1_reg_1064          |   32   |
|            x_reg_1039           |   32   |
+---------------------------------+--------+
|              Total              |  1156  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p0  |  24  |   5  |   120  ||   113   |
| grp_access_fu_182 |  p2  |  22  |   0  |    0   ||   113   |
| grp_access_fu_209 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_209 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_227 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_227 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_245 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_245 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_282 |  p0  |  27  |  32  |   864  ||    65   |
| grp_access_fu_282 |  p1  |  12  |  32  |   384  ||    65   |
| grp_access_fu_282 |  p2  |   4  |   0  |    0   ||    20   |
|      reg_618      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_624      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_630      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_636      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_642      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1712  || 33.1142 ||   541   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    1   |  1306  |   622  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   33   |    -   |   541  |
|  Register |    -   |    -   |    -   |  1156  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   34   |  2462  |  1163  |
+-----------+--------+--------+--------+--------+--------+
