# Reading C:/intelFPGA_pro/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:16:59 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 14:16:59 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:16:59 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv 
# -- Compiling module ripple_adder_9
# 
# Top level modules:
# 	ripple_adder_9
# End time: 14:16:59 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:16:59 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_4.sv 
# -- Compiling module ripple_adder_4
# 
# Top level modules:
# 	ripple_adder_4
# End time: 14:16:59 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:16:59 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 14:16:59 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:16:59 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 14:16:59 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:16:59 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 14:16:59 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:16:59 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 14:16:59 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:17:00 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 14:17:00 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:17:00 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 14:17:00 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:17:00 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 14:17:00 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 14:17:00 on Oct 03,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv 
# -- Compiling module testbench_multi
# 
# Top level modules:
# 	testbench_multi
# End time: 14:17:00 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_multi
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_multi 
# Start time: 14:17:00 on Oct 03,2022
# Loading sv_std.std
# Loading work.testbench_multi
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.multiplier
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.register_unit
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.reg_1
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.reg_8
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ripple_adder_9
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ripple_adder_4
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.full_adder
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.control
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.HexDriver
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.sync
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3839) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv(32): Variable '/testbench_multi/Aval', driven via a port connection, is multiply driven. See C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_multi File: C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/testbench_multi.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_multi/multiplier0/control_unit
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv(22): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_multi/multiplier0/adder
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_multi/multiplier0/adder
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/Control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench_multi/multiplier0/control_unit
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv(22): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 2  Instance: /testbench_multi/multiplier0/adder
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 2  Instance: /testbench_multi/multiplier0/adder
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv(22): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 3  Instance: /testbench_multi/multiplier0/adder
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_4/multiplier/ripple_adder_9.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 3  Instance: /testbench_multi/multiplier0/adder
# End time: 15:12:17 on Oct 03,2022, Elapsed time: 0:55:17
# Errors: 37, Warnings: 9
