// Seed: 3761917210
module module_0 (
    input wand id_0
);
  wire id_2;
  assign module_2.id_0 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd4
) (
    input  tri1 id_0,
    output tri1 id_1
);
  genvar id_3;
  module_0 modCall_1 (id_0);
  wire id_4;
  wire id_5;
  assign #id_6 id_3 = {{-1{-1}}};
  assign id_1 = 1;
  initial $display(~^id_3, 1);
  wire id_7;
  defparam id_8 = -1;
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    input tri id_8,
    input wire id_9,
    input tri1 id_10,
    input tri id_11,
    input supply0 id_12,
    output supply0 id_13,
    input uwire id_14,
    output tri1 id_15,
    input supply1 id_16,
    input wire id_17,
    output supply0 id_18,
    output tri1 id_19,
    input supply1 id_20,
    input tri0 id_21,
    output tri0 id_22,
    input uwire id_23,
    input wand id_24,
    input wor id_25,
    input tri0 id_26,
    input wand id_27,
    input wand id_28,
    output supply1 id_29,
    output tri id_30,
    id_36,
    input wand id_31,
    input uwire id_32,
    input supply0 id_33,
    output supply0 id_34
);
  id_37 :
  assert property (@(posedge id_26) -1);
  wire id_38;
  wire id_39;
  wire id_40, id_41;
  assign id_34 = 1'h0;
  wire id_42;
  module_0 modCall_1 (id_6);
  wire id_43;
  wire id_44;
endmodule
