#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000001c227bfa700 .scope module, "mux3" "mux3" 2 41;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 8 "y";
P_000001c227be1cd0 .param/l "WIDTH" 0 2 41, +C4<00000000000000000000000000001000>;
o000001c227bfb698 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c227bf1d30_0 .net "d0", 7 0, o000001c227bfb698;  0 drivers
o000001c227bfb6c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c227bf06b0_0 .net "d1", 7 0, o000001c227bfb6c8;  0 drivers
o000001c227bfb6f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c227bf1650_0 .net "d2", 7 0, o000001c227bfb6f8;  0 drivers
o000001c227bfb728 .functor BUFZ 2, C4<zz>; HiZ drive
v000001c227bf1ab0_0 .net "s", 1 0, o000001c227bfb728;  0 drivers
v000001c227bf0f70_0 .var "y", 7 0;
E_000001c227be1290 .event anyedge, v000001c227bf1ab0_0, v000001c227bf1d30_0, v000001c227bf06b0_0, v000001c227bf1650_0;
S_000001c227bf55d0 .scope module, "testbench1" "testbench1" 3 12;
 .timescale 0 0;
P_000001c227acb820 .param/l "REGBITS" 0 3 12, +C4<00000000000000000000000000000011>;
P_000001c227acb858 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
v000001c227c60cb0_0 .var "clk", 0 0;
v000001c227c60df0_0 .net "kraj", 0 0, v000001c227c60ad0_0;  1 drivers
v000001c227c60e90_0 .net "mar", 7 0, v000001c227c50d30_0;  1 drivers
v000001c227c63370_0 .net "memdata", 7 0, v000001c227c60670_0;  1 drivers
v000001c227c632d0_0 .net "memread", 0 0, v000001c227bf1970_0;  1 drivers
v000001c227c623d0_0 .net "memwrite", 0 0, v000001c227bf1e70_0;  1 drivers
v000001c227c62c90_0 .var "reset", 0 0;
v000001c227c63410_0 .net "writedata", 7 0, v000001c227c4d710_0;  1 drivers
S_000001c227bf5760 .scope module, "dut" "mips" 3 21, 4 38 0, S_000001c227bf55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "memdata";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 8 "mar";
    .port_info 6 /OUTPUT 8 "writedata";
P_000001c227acc420 .param/l "REGBITS" 0 4 38, +C4<00000000000000000000000000000011>;
P_000001c227acc458 .param/l "WIDTH" 0 4 38, +C4<00000000000000000000000000001000>;
v000001c227c60170_0 .net "adrend", 1 0, v000001c227bf1830_0;  1 drivers
v000001c227c603f0_0 .net "adrsrc", 1 0, v000001c227bf0750_0;  1 drivers
v000001c227c61f70_0 .net "alucontrol", 2 0, v000001c227bf0610_0;  1 drivers
v000001c227c61570_0 .net "alusrca", 1 0, v000001c227bf1dd0_0;  1 drivers
v000001c227c60d50_0 .net "alusrcb", 1 0, v000001c227bf1290_0;  1 drivers
v000001c227c616b0_0 .net "bckAB", 0 0, v000001c227bf1330_0;  1 drivers
v000001c227c61a70_0 .net "carry", 0 0, v000001c227c4e430_0;  1 drivers
v000001c227c61b10_0 .net "clk", 0 0, v000001c227c60cb0_0;  1 drivers
v000001c227c619d0_0 .net "funct", 2 0, L_000001c227c62970;  1 drivers
v000001c227c5f810_0 .net "instr", 31 0, L_000001c227c62150;  1 drivers
v000001c227c61bb0_0 .net "iord", 0 0, v000001c227bf0930_0;  1 drivers
v000001c227c61250_0 .net "irwrite", 3 0, v000001c227bf1f10_0;  1 drivers
v000001c227c5fe50_0 .net "ldAB", 0 0, v000001c227bf13d0_0;  1 drivers
v000001c227c60990_0 .net "ldBB", 0 0, v000001c227bf18d0_0;  1 drivers
v000001c227c5fd10_0 .net "ldSP", 0 0, v000001c227bf0c50_0;  1 drivers
v000001c227c61c50_0 .net "mar", 7 0, v000001c227c50d30_0;  alias, 1 drivers
v000001c227c60530_0 .net "memdata", 7 0, v000001c227c60670_0;  alias, 1 drivers
v000001c227c5fa90_0 .net "memread", 0 0, v000001c227bf1970_0;  alias, 1 drivers
v000001c227c60210_0 .net "memtoreg", 0 0, v000001c227bf07f0_0;  1 drivers
v000001c227c61750_0 .net "memwrite", 0 0, v000001c227bf1e70_0;  alias, 1 drivers
v000001c227c60490_0 .net "op", 5 0, L_000001c227c63230;  1 drivers
v000001c227c61cf0_0 .net "pcen", 0 0, L_000001c227be77f0;  1 drivers
v000001c227c611b0_0 .net "pcsrc", 1 0, v000001c227bf20f0_0;  1 drivers
v000001c227c5fdb0_0 .net "regdst", 0 0, v000001c227bf0890_0;  1 drivers
v000001c227c612f0_0 .net "regwrite", 0 0, v000001c227bf02f0_0;  1 drivers
v000001c227c607b0_0 .net "reset", 0 0, v000001c227c62c90_0;  1 drivers
v000001c227c5fc70_0 .net "shiftsrc", 2 0, v000001c227bf0430_0;  1 drivers
v000001c227c5ff90_0 .net "srcmdr", 1 0, v000001c227bf04d0_0;  1 drivers
v000001c227c61390_0 .net "stekSRC", 1 0, v000001c227bcf270_0;  1 drivers
v000001c227c61430_0 .net "wrCPU", 0 0, v000001c227bced70_0;  1 drivers
v000001c227c60a30_0 .net "writedata", 7 0, v000001c227c4d710_0;  alias, 1 drivers
v000001c227c60c10_0 .net "zero", 0 0, L_000001c227cbca60;  1 drivers
L_000001c227c63230 .part L_000001c227c62150, 26, 6;
L_000001c227c62970 .part L_000001c227c62150, 21, 3;
S_000001c227bfae70 .scope module, "cont" "controller" 4 55, 5 10 0, S_000001c227bf5760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "wrCPU";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "iord";
    .port_info 10 /OUTPUT 1 "bckAB";
    .port_info 11 /OUTPUT 1 "ldSP";
    .port_info 12 /OUTPUT 1 "pcen";
    .port_info 13 /OUTPUT 1 "regwrite";
    .port_info 14 /OUTPUT 1 "regdst";
    .port_info 15 /OUTPUT 1 "ldAB";
    .port_info 16 /OUTPUT 1 "ldBB";
    .port_info 17 /OUTPUT 2 "adrend";
    .port_info 18 /OUTPUT 2 "adrsrc";
    .port_info 19 /OUTPUT 2 "pcsrc";
    .port_info 20 /OUTPUT 2 "alusrca";
    .port_info 21 /OUTPUT 2 "alusrcb";
    .port_info 22 /OUTPUT 2 "stekSRC";
    .port_info 23 /OUTPUT 2 "srcmdr";
    .port_info 24 /OUTPUT 3 "shiftsrc";
    .port_info 25 /OUTPUT 3 "alucontrol";
    .port_info 26 /OUTPUT 4 "irwrite";
L_000001c227be7390 .functor AND 1, L_000001c227c63690, L_000001c227cbca60, C4<1>, C4<1>;
L_000001c227be7400 .functor OR 1, v000001c227bf2190_0, L_000001c227be7390, C4<0>, C4<0>;
L_000001c227be7940 .functor AND 1, L_000001c227c634b0, L_000001c227c62290, C4<1>, C4<1>;
L_000001c227be77f0 .functor OR 1, L_000001c227be7400, L_000001c227be7940, C4<0>, C4<0>;
v000001c227c49220_0 .net *"_ivl_1", 0 0, L_000001c227c63690;  1 drivers
L_000001c227c637c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c227c48a00_0 .net *"_ivl_11", 30 0, L_000001c227c637c8;  1 drivers
L_000001c227c63810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c227c47ec0_0 .net/2u *"_ivl_12", 31 0, L_000001c227c63810;  1 drivers
v000001c227c47ce0_0 .net *"_ivl_14", 0 0, L_000001c227c62290;  1 drivers
v000001c227c48b40_0 .net *"_ivl_16", 0 0, L_000001c227be7940;  1 drivers
v000001c227c47ba0_0 .net *"_ivl_2", 0 0, L_000001c227be7390;  1 drivers
v000001c227c479c0_0 .net *"_ivl_4", 0 0, L_000001c227be7400;  1 drivers
v000001c227c48140_0 .net *"_ivl_7", 0 0, L_000001c227c634b0;  1 drivers
v000001c227c481e0_0 .net *"_ivl_8", 31 0, L_000001c227c62470;  1 drivers
v000001c227c48640_0 .net "adrend", 1 0, v000001c227bf1830_0;  alias, 1 drivers
v000001c227c48820_0 .net "adrsrc", 1 0, v000001c227bf0750_0;  alias, 1 drivers
v000001c227c48780_0 .net "alucontrol", 2 0, v000001c227bf0610_0;  alias, 1 drivers
v000001c227c47b00_0 .net "aluop", 1 0, v000001c227bf0b10_0;  1 drivers
v000001c227c47c40_0 .net "alusrca", 1 0, v000001c227bf1dd0_0;  alias, 1 drivers
v000001c227c47e20_0 .net "alusrcb", 1 0, v000001c227bf1290_0;  alias, 1 drivers
v000001c227c492c0_0 .net "bckAB", 0 0, v000001c227bf1330_0;  alias, 1 drivers
v000001c227c49360_0 .net "branch", 1 0, v000001c227bf0a70_0;  1 drivers
v000001c227c49400_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c48320_0 .net "funct", 2 0, L_000001c227c62970;  alias, 1 drivers
v000001c227c47f60_0 .net "iord", 0 0, v000001c227bf0930_0;  alias, 1 drivers
v000001c227c488c0_0 .net "irwrite", 3 0, v000001c227bf1f10_0;  alias, 1 drivers
v000001c227c48000_0 .net "ldAB", 0 0, v000001c227bf13d0_0;  alias, 1 drivers
v000001c227c48280_0 .net "ldBB", 0 0, v000001c227bf18d0_0;  alias, 1 drivers
v000001c227c495e0_0 .net "ldSP", 0 0, v000001c227bf0c50_0;  alias, 1 drivers
v000001c227c483c0_0 .net "memread", 0 0, v000001c227bf1970_0;  alias, 1 drivers
v000001c227c48460_0 .net "memtoreg", 0 0, v000001c227bf07f0_0;  alias, 1 drivers
v000001c227c48be0_0 .net "memwrite", 0 0, v000001c227bf1e70_0;  alias, 1 drivers
v000001c227c485a0_0 .net "op", 5 0, L_000001c227c63230;  alias, 1 drivers
v000001c227c486e0_0 .net "pcen", 0 0, L_000001c227be77f0;  alias, 1 drivers
v000001c227c48960_0 .net "pcsrc", 1 0, v000001c227bf20f0_0;  alias, 1 drivers
v000001c227c4a290_0 .net "pcwrite", 0 0, v000001c227bf2190_0;  1 drivers
v000001c227c4afb0_0 .net "regdst", 0 0, v000001c227bf0890_0;  alias, 1 drivers
v000001c227c4b0f0_0 .net "regwrite", 0 0, v000001c227bf02f0_0;  alias, 1 drivers
v000001c227c4a8d0_0 .net "reset", 0 0, v000001c227c62c90_0;  alias, 1 drivers
v000001c227c49930_0 .net "shiftsrc", 2 0, v000001c227bf0430_0;  alias, 1 drivers
v000001c227c4a470_0 .net "srcmdr", 1 0, v000001c227bf04d0_0;  alias, 1 drivers
v000001c227c4a790_0 .net "state", 5 0, v000001c227c47d80_0;  1 drivers
v000001c227c4b4b0_0 .net "stekSRC", 1 0, v000001c227bcf270_0;  alias, 1 drivers
v000001c227c49d90_0 .net "wrCPU", 0 0, v000001c227bced70_0;  alias, 1 drivers
v000001c227c4b410_0 .net "zero", 0 0, L_000001c227cbca60;  alias, 1 drivers
L_000001c227c63690 .part v000001c227bf0a70_0, 0, 1;
L_000001c227c634b0 .part v000001c227bf0a70_0, 1, 1;
L_000001c227c62470 .concat [ 1 31 0 0], L_000001c227cbca60, L_000001c227c637c8;
L_000001c227c62290 .cmp/eq 32, L_000001c227c62470, L_000001c227c63810;
S_000001c227b06d80 .scope module, "ac" "aludec" 5 34, 6 10 0, S_000001c227bfae70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001c227bf0610_0 .var "alucontrol", 2 0;
v000001c227bf11f0_0 .net "aluop", 1 0, v000001c227bf0b10_0;  alias, 1 drivers
v000001c227bf1b50_0 .net "funct", 5 0, L_000001c227c63230;  alias, 1 drivers
E_000001c227be1b10 .event anyedge, v000001c227bf11f0_0, v000001c227bf1b50_0;
S_000001c227b06f10 .scope module, "outputlog" "outputlogic" 5 28, 7 10 0, S_000001c227bfae70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "state";
    .port_info 1 /OUTPUT 1 "memread";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "iord";
    .port_info 5 /OUTPUT 1 "bckAB";
    .port_info 6 /OUTPUT 1 "ldSP";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "regdst";
    .port_info 9 /OUTPUT 1 "ldAB";
    .port_info 10 /OUTPUT 1 "ldBB";
    .port_info 11 /OUTPUT 2 "adrend";
    .port_info 12 /OUTPUT 2 "adrsrc";
    .port_info 13 /OUTPUT 2 "pcsrc";
    .port_info 14 /OUTPUT 2 "alusrca";
    .port_info 15 /OUTPUT 2 "alusrcb";
    .port_info 16 /OUTPUT 2 "stekSRC";
    .port_info 17 /OUTPUT 2 "srcmdr";
    .port_info 18 /OUTPUT 4 "irwrite";
    .port_info 19 /OUTPUT 1 "pcwrite";
    .port_info 20 /OUTPUT 1 "wrCPU";
    .port_info 21 /OUTPUT 2 "aluop";
    .port_info 22 /OUTPUT 2 "branch";
    .port_info 23 /OUTPUT 3 "shiftsrc";
v000001c227bf1830_0 .var "adrend", 1 0;
v000001c227bf0750_0 .var "adrsrc", 1 0;
v000001c227bf0b10_0 .var "aluop", 1 0;
v000001c227bf1dd0_0 .var "alusrca", 1 0;
v000001c227bf1290_0 .var "alusrcb", 1 0;
v000001c227bf1330_0 .var "bckAB", 0 0;
v000001c227bf0a70_0 .var "branch", 1 0;
v000001c227bf0930_0 .var "iord", 0 0;
v000001c227bf1f10_0 .var "irwrite", 3 0;
v000001c227bf13d0_0 .var "ldAB", 0 0;
v000001c227bf18d0_0 .var "ldBB", 0 0;
v000001c227bf0c50_0 .var "ldSP", 0 0;
v000001c227bf1970_0 .var "memread", 0 0;
v000001c227bf07f0_0 .var "memtoreg", 0 0;
v000001c227bf1e70_0 .var "memwrite", 0 0;
v000001c227bf20f0_0 .var "pcsrc", 1 0;
v000001c227bf2190_0 .var "pcwrite", 0 0;
v000001c227bf0890_0 .var "regdst", 0 0;
v000001c227bf02f0_0 .var "regwrite", 0 0;
v000001c227bf0430_0 .var "shiftsrc", 2 0;
v000001c227bf04d0_0 .var "srcmdr", 1 0;
v000001c227bcde70_0 .net "state", 5 0, v000001c227c47d80_0;  alias, 1 drivers
v000001c227bcf270_0 .var "stekSRC", 1 0;
v000001c227bced70_0 .var "wrCPU", 0 0;
E_000001c227be20d0 .event anyedge, v000001c227bcde70_0;
S_000001c227b1c190 .scope module, "statelog" "statelogic" 5 26, 8 10 0, S_000001c227bfae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 3 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 6 "state";
v000001c227bcee10_0 .var "ADD", 5 0;
v000001c227bcf3b0_0 .var "AND", 5 0;
v000001c227bce550_0 .var "ASL", 5 0;
v000001c227bce5f0_0 .var "ASR", 5 0;
v000001c227bcf590_0 .var "BEQL", 5 0;
v000001c227bce9b0_0 .var "BNEQL", 5 0;
v000001c227bcea50_0 .var "DEC", 5 0;
v000001c227bcf090_0 .var "IMMED", 2 0;
v000001c227b389a0_0 .var "INC", 5 0;
v000001c227b38ae0_0 .var "JMP", 5 0;
v000001c227b37d20_0 .var "LOAD", 5 0;
v000001c227c48aa0_0 .var "LSL", 5 0;
v000001c227c47740_0 .var "LSR", 5 0;
v000001c227c480a0_0 .var "MEMDIR", 2 0;
v000001c227c49540_0 .var "NOT", 5 0;
v000001c227c494a0_0 .var "OR", 5 0;
v000001c227c48d20_0 .var "PCREL", 2 0;
v000001c227c47880_0 .var "POP", 5 0;
v000001c227c48dc0_0 .var "PUSH", 5 0;
v000001c227c48e60_0 .var "REGDIR", 2 0;
v000001c227c48fa0_0 .var "REGLOAD", 5 0;
v000001c227c48500_0 .var "STOP", 5 0;
v000001c227c47a60_0 .var "SUB", 5 0;
v000001c227c49040_0 .var "XOR", 5 0;
v000001c227c47920_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c490e0_0 .net "funct", 2 0, L_000001c227c62970;  alias, 1 drivers
v000001c227c49180_0 .var "nextstate", 5 0;
v000001c227c48c80_0 .net "op", 5 0, L_000001c227c63230;  alias, 1 drivers
v000001c227c48f00_0 .net "reset", 0 0, v000001c227c62c90_0;  alias, 1 drivers
v000001c227c47d80_0 .var "state", 5 0;
v000001c227c477e0_0 .net "zero", 0 0, L_000001c227cbca60;  alias, 1 drivers
E_000001c227be11d0 .event posedge, v000001c227c47920_0;
S_000001c227b1c430 .scope module, "dp" "datapath" 4 59, 9 11 0, S_000001c227bf5760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "memdata";
    .port_info 3 /INPUT 1 "memtoreg";
    .port_info 4 /INPUT 1 "iord";
    .port_info 5 /INPUT 1 "bckAB";
    .port_info 6 /INPUT 1 "ldSP";
    .port_info 7 /INPUT 1 "pcen";
    .port_info 8 /INPUT 1 "regwrite";
    .port_info 9 /INPUT 1 "regdst";
    .port_info 10 /INPUT 1 "ldAB";
    .port_info 11 /INPUT 1 "ldBB";
    .port_info 12 /INPUT 1 "wrCPU";
    .port_info 13 /INPUT 2 "adrend";
    .port_info 14 /INPUT 2 "adrsrc";
    .port_info 15 /INPUT 2 "pcsrc";
    .port_info 16 /INPUT 2 "alusrca";
    .port_info 17 /INPUT 2 "alusrcb";
    .port_info 18 /INPUT 2 "stekSRC";
    .port_info 19 /INPUT 2 "srcmdr";
    .port_info 20 /INPUT 4 "irwrite";
    .port_info 21 /INPUT 3 "shiftsrc";
    .port_info 22 /INPUT 3 "alucontrol";
    .port_info 23 /OUTPUT 1 "zero";
    .port_info 24 /OUTPUT 1 "carry";
    .port_info 25 /OUTPUT 32 "instr";
    .port_info 26 /OUTPUT 8 "mar";
    .port_info 27 /OUTPUT 8 "writedata";
P_000001c227acc4a0 .param/l "REGBITS" 0 9 11, +C4<00000000000000000000000000000011>;
P_000001c227acc4d8 .param/l "WIDTH" 0 9 11, +C4<00000000000000000000000000001000>;
L_000001c227be7470 .functor AND 1, v000001c227bf13d0_0, L_000001c227cbbfc0, C4<1>, C4<1>;
v000001c227c5cdc0_0 .var "CONST_ONE", 7 0;
v000001c227c5d4a0_0 .var "CONST_ZERO", 7 0;
v000001c227c5c3c0_0 .net "SP", 7 0, v000001c227c51550_0;  1 drivers
v000001c227c5c460_0 .net *"_ivl_11", 4 0, L_000001c227c62510;  1 drivers
L_000001c227c63ed0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c227c5d360_0 .net/2u *"_ivl_43", 1 0, L_000001c227c63ed0;  1 drivers
v000001c227c5c500_0 .net *"_ivl_45", 0 0, L_000001c227cbbfc0;  1 drivers
v000001c227c5be20_0 .net "acumulatorAB", 7 0, v000001c227c4d670_0;  1 drivers
v000001c227c5bc40_0 .net "acumulatorBB", 7 0, v000001c227c4e610_0;  1 drivers
v000001c227c5d040_0 .net "adrend", 1 0, v000001c227bf1830_0;  alias, 1 drivers
v000001c227c5bf60_0 .net "adrsrc", 1 0, v000001c227bf0750_0;  alias, 1 drivers
v000001c227c5c5a0_0 .net "alucontrol", 2 0, v000001c227bf0610_0;  alias, 1 drivers
v000001c227c5d680_0 .net "aluout", 7 0, v000001c227c5a3b0_0;  1 drivers
v000001c227c5ca00_0 .net "aluresult", 7 0, v000001c227c49750_0;  1 drivers
v000001c227c5cfa0_0 .net "alusrca", 1 0, v000001c227bf1dd0_0;  alias, 1 drivers
v000001c227c5c6e0_0 .net "alusrcb", 1 0, v000001c227bf1290_0;  alias, 1 drivers
v000001c227c5d0e0_0 .net "backupAB", 7 0, v000001c227c4d2b0_0;  1 drivers
v000001c227c5c780_0 .net "bckAB", 0 0, v000001c227bf1330_0;  alias, 1 drivers
v000001c227c5c0a0_0 .net "carry", 0 0, v000001c227c4e430_0;  alias, 1 drivers
v000001c227c5bce0_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c5b7e0_0 .net "cout", 0 0, L_000001c227c62330;  1 drivers
v000001c227c5c640_0 .net "decSP", 7 0, v000001c227c4dcb0_0;  1 drivers
v000001c227c5c820_0 .var "immx4", 7 0;
v000001c227c5d180_0 .net "incSP", 7 0, v000001c227c50830_0;  1 drivers
v000001c227c5b920_0 .net "incpc", 7 0, v000001c227c51690_0;  1 drivers
v000001c227c5b9c0_0 .net "instr", 31 0, L_000001c227c62150;  alias, 1 drivers
v000001c227c5caa0_0 .net "instrValue", 7 0, L_000001c227be7e10;  1 drivers
v000001c227c5b880_0 .net "iord", 0 0, v000001c227bf0930_0;  alias, 1 drivers
v000001c227c5c8c0_0 .net "irwrite", 3 0, v000001c227bf1f10_0;  alias, 1 drivers
v000001c227c5cf00_0 .net "ldAB", 0 0, v000001c227bf13d0_0;  alias, 1 drivers
v000001c227c5cb40_0 .net "ldBB", 0 0, v000001c227bf18d0_0;  alias, 1 drivers
v000001c227c5bb00_0 .net "ldSP", 0 0, v000001c227bf0c50_0;  alias, 1 drivers
v000001c227c5bba0_0 .net "ldcarry", 0 0, L_000001c227be7470;  1 drivers
v000001c227c5d5e0_0 .net "mar", 7 0, v000001c227c50d30_0;  alias, 1 drivers
v000001c227c5d220_0 .net "mdr", 7 0, v000001c227c524f0_0;  1 drivers
v000001c227c5bd80_0 .net "memdata", 7 0, v000001c227c60670_0;  alias, 1 drivers
v000001c227c5c000_0 .net "memtoreg", 0 0, v000001c227bf07f0_0;  alias, 1 drivers
v000001c227c5d2c0_0 .net "mxAB", 7 0, v000001c227c59d70_0;  1 drivers
v000001c227c5cbe0_0 .net "mxBB", 7 0, v000001c227c5cc80_0;  1 drivers
v000001c227c5c140_0 .net "nextpc", 7 0, v000001c227c59b90_0;  1 drivers
v000001c227c5cd20_0 .net "pc", 7 0, v000001c227c5b490_0;  1 drivers
v000001c227c5ce60_0 .net "pcen", 0 0, L_000001c227be77f0;  alias, 1 drivers
v000001c227c5d400_0 .net "pcsrc", 1 0, v000001c227bf20f0_0;  alias, 1 drivers
v000001c227c5d540_0 .net "ra1", 2 0, L_000001c227c62010;  1 drivers
v000001c227c60030_0 .net "ra2", 2 0, L_000001c227c62fb0;  1 drivers
v000001c227c5f8b0_0 .net "rd1", 7 0, L_000001c227c62e70;  1 drivers
v000001c227c60350_0 .net "rd2", 7 0, L_000001c227cbd460;  1 drivers
v000001c227c61e30_0 .net "regdst", 0 0, v000001c227bf0890_0;  alias, 1 drivers
v000001c227c60fd0_0 .net "regwrite", 0 0, v000001c227bf02f0_0;  alias, 1 drivers
v000001c227c61d90_0 .net "reset", 0 0, v000001c227c62c90_0;  alias, 1 drivers
v000001c227c61ed0_0 .net "shiftAB", 7 0, v000001c227c5b350_0;  1 drivers
v000001c227c600d0_0 .net "shiftsrc", 2 0, v000001c227bf0430_0;  alias, 1 drivers
v000001c227c5f950_0 .net "srcmdr", 1 0, v000001c227bf04d0_0;  alias, 1 drivers
v000001c227c608f0_0 .net "stekSRC", 1 0, v000001c227bcf270_0;  alias, 1 drivers
v000001c227c61110_0 .net "tmpSP", 7 0, v000001c227c521d0_0;  1 drivers
v000001c227c5fb30_0 .net "wa", 2 0, v000001c227c4dc10_0;  1 drivers
v000001c227c5f9f0_0 .net "wd", 7 0, v000001c227c4d8f0_0;  1 drivers
v000001c227c5fbd0_0 .net "wrCPU", 0 0, v000001c227bced70_0;  alias, 1 drivers
v000001c227c614d0_0 .net "writedata", 7 0, v000001c227c4d710_0;  alias, 1 drivers
v000001c227c61610_0 .net "zero", 0 0, L_000001c227cbca60;  alias, 1 drivers
L_000001c227c62010 .part L_000001c227c62150, 21, 3;
L_000001c227c62510 .part L_000001c227c62150, 16, 5;
L_000001c227c62fb0 .part L_000001c227c62510, 0, 3;
L_000001c227c635f0 .part v000001c227bf1f10_0, 0, 1;
L_000001c227c62bf0 .part v000001c227bf1f10_0, 1, 1;
L_000001c227c628d0 .part v000001c227bf1f10_0, 2, 1;
L_000001c227c620b0 .part v000001c227bf1f10_0, 3, 1;
L_000001c227c62150 .concat8 [ 8 8 8 8], v000001c227c50b50_0, v000001c227c519b0_0, v000001c227c51cd0_0, v000001c227c50790_0;
L_000001c227c621f0 .part L_000001c227c62150, 8, 8;
L_000001c227c62a10 .part L_000001c227c62150, 16, 8;
L_000001c227c62790 .part L_000001c227c62150, 16, 3;
L_000001c227cbbfc0 .cmp/eq 2, v000001c227bf1dd0_0, L_000001c227c63ed0;
S_000001c227b15a00 .scope module, "alunit" "alu" 9 89, 10 10 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "cout";
P_000001c227be1b50 .param/l "WIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
v000001c227c4cdb0_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4e070_0 .net "addresult", 7 0, L_000001c227c625b0;  1 drivers
v000001c227c4dd50_0 .net "alucontrol", 2 0, v000001c227bf0610_0;  alias, 1 drivers
v000001c227c4ddf0_0 .net "andresult", 7 0, L_000001c227be7a90;  1 drivers
v000001c227c4e1b0_0 .net "b", 7 0, v000001c227c4e610_0;  alias, 1 drivers
v000001c227c4d530_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c4c9f0_0 .net "cout", 0 0, L_000001c227c62330;  alias, 1 drivers
v000001c227c4cbd0_0 .net "decresult", 7 0, L_000001c227c626f0;  1 drivers
v000001c227c4e250_0 .net "incresult", 7 0, L_000001c227c63050;  1 drivers
v000001c227c4d850_0 .net "notresult", 7 0, L_000001c227be7cc0;  1 drivers
v000001c227c4cc70_0 .net "orresult", 7 0, L_000001c227be78d0;  1 drivers
v000001c227c4e390_0 .net "result", 7 0, v000001c227c49750_0;  alias, 1 drivers
v000001c227c4d5d0_0 .net "rs", 7 0, v000001c227c4cb30_0;  1 drivers
v000001c227c4ce50_0 .net "subresult", 7 0, L_000001c227c62b50;  1 drivers
v000001c227c4c810_0 .net "xorresult", 7 0, L_000001c227be7be0;  1 drivers
S_000001c227b15b90 .scope module, "addblock" "adder" 10 24, 2 129 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
    .port_info 4 /OUTPUT 1 "cout";
P_000001c227be1210 .param/l "WIDTH" 0 2 129, +C4<00000000000000000000000000001000>;
v000001c227c4a650_0 .net *"_ivl_0", 8 0, L_000001c227c62ab0;  1 drivers
L_000001c227c63f60 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000001c227c49c50_0 .net *"_ivl_10", 8 0, L_000001c227c63f60;  1 drivers
L_000001c227c63a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c227c4a150_0 .net *"_ivl_3", 0 0, L_000001c227c63a50;  1 drivers
v000001c227c4b2d0_0 .net *"_ivl_4", 8 0, L_000001c227c63550;  1 drivers
L_000001c227c63a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c227c4a010_0 .net *"_ivl_7", 0 0, L_000001c227c63a98;  1 drivers
v000001c227c49b10_0 .net *"_ivl_8", 8 0, L_000001c227c630f0;  1 drivers
v000001c227c4a3d0_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4a330_0 .net "b", 7 0, v000001c227c4e610_0;  alias, 1 drivers
L_000001c227c63ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c227c49bb0_0 .net "cin", 0 0, L_000001c227c63ae0;  1 drivers
v000001c227c4abf0_0 .net "cout", 0 0, L_000001c227c62330;  alias, 1 drivers
v000001c227c4a970_0 .net "tmp", 8 0, L_000001c227c62650;  1 drivers
v000001c227c4a510_0 .net "y", 7 0, L_000001c227c625b0;  alias, 1 drivers
L_000001c227c62ab0 .concat [ 8 1 0 0], v000001c227c4d670_0, L_000001c227c63a50;
L_000001c227c63550 .concat [ 8 1 0 0], v000001c227c4e610_0, L_000001c227c63a98;
L_000001c227c630f0 .arith/sum 9, L_000001c227c62ab0, L_000001c227c63550;
L_000001c227c62650 .arith/sum 9, L_000001c227c630f0, L_000001c227c63f60;
L_000001c227c625b0 .part L_000001c227c62650, 0, 8;
L_000001c227c62330 .part L_000001c227c62650, 8, 1;
S_000001c227b15d20 .scope module, "andblock" "andN" 10 20, 2 101 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001c227be1f90 .param/l "WIDTH" 0 2 101, +C4<00000000000000000000000000001000>;
L_000001c227be7a90 .functor AND 8, v000001c227c4d670_0, v000001c227c4e610_0, C4<11111111>, C4<11111111>;
v000001c227c4a6f0_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c497f0_0 .net "b", 7 0, v000001c227c4e610_0;  alias, 1 drivers
v000001c227c4b050_0 .net "y", 7 0, L_000001c227be7a90;  alias, 1 drivers
S_000001c227b15190 .scope module, "decblock" "dec" 10 26, 2 149 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000001c227be1f50 .param/l "WIDTH" 0 2 149, +C4<00000000000000000000000000001000>;
L_000001c227c63b70 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c227c49f70_0 .net/2u *"_ivl_0", 7 0, L_000001c227c63b70;  1 drivers
v000001c227c4a5b0_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4b190_0 .net "b", 7 0, v000001c227c4e610_0;  alias, 1 drivers
L_000001c227c63bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c227c4add0_0 .net "cin", 0 0, L_000001c227c63bb8;  1 drivers
v000001c227c4ab50_0 .net "y", 7 0, L_000001c227c626f0;  alias, 1 drivers
L_000001c227c626f0 .arith/sub 8, v000001c227c4d670_0, L_000001c227c63b70;
S_000001c227b15320 .scope module, "f1" "flop" 10 33, 2 16 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
P_000001c227be1710 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
v000001c227c4a830_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c49a70_0 .net "d", 7 0, v000001c227c4cb30_0;  alias, 1 drivers
v000001c227c49750_0 .var "q", 7 0;
S_000001c227b154b0 .scope module, "incblock" "inc" 10 27, 2 157 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000001c227be1310 .param/l "WIDTH" 0 2 157, +C4<00000000000000000000000000001000>;
L_000001c227c63c00 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c227c49e30_0 .net/2u *"_ivl_0", 7 0, L_000001c227c63c00;  1 drivers
v000001c227c499d0_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4ae70_0 .net "b", 7 0, v000001c227c4e610_0;  alias, 1 drivers
L_000001c227c63c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c227c4af10_0 .net "cin", 0 0, L_000001c227c63c48;  1 drivers
v000001c227c49cf0_0 .net "y", 7 0, L_000001c227c63050;  alias, 1 drivers
L_000001c227c63050 .arith/sum 8, v000001c227c4d670_0, L_000001c227c63c00;
S_000001c227b0bf70 .scope module, "invblock" "inv" 10 23, 2 122 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
P_000001c227be1350 .param/l "WIDTH" 0 2 122, +C4<00000000000000000000000000001000>;
L_000001c227be7cc0 .functor NOT 8, v000001c227c4d670_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c227c4b230_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4b550_0 .net "y", 7 0, L_000001c227be7cc0;  alias, 1 drivers
S_000001c227c4bc10 .scope module, "orblock" "orN" 10 21, 2 108 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001c227be1490 .param/l "WIDTH" 0 2 108, +C4<00000000000000000000000000001000>;
L_000001c227be78d0 .functor OR 8, v000001c227c4d670_0, v000001c227c4e610_0, C4<00000000>, C4<00000000>;
v000001c227c4a0b0_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4aa10_0 .net "b", 7 0, v000001c227c4e610_0;  alias, 1 drivers
v000001c227c4aab0_0 .net "y", 7 0, L_000001c227be78d0;  alias, 1 drivers
S_000001c227c4bda0 .scope module, "resultmux" "mux8" 10 29, 2 81 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 8 "d4";
    .port_info 5 /INPUT 8 "d5";
    .port_info 6 /INPUT 8 "d6";
    .port_info 7 /INPUT 8 "d7";
    .port_info 8 /INPUT 3 "s";
    .port_info 9 /OUTPUT 8 "y";
P_000001c227be1550 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v000001c227c4ac90_0 .net "d0", 7 0, L_000001c227be7a90;  alias, 1 drivers
v000001c227c4b370_0 .net "d1", 7 0, L_000001c227be78d0;  alias, 1 drivers
v000001c227c4a1f0_0 .net "d2", 7 0, L_000001c227be7be0;  alias, 1 drivers
v000001c227c4b5f0_0 .net "d3", 7 0, L_000001c227be7cc0;  alias, 1 drivers
v000001c227c4ad30_0 .net "d4", 7 0, L_000001c227c625b0;  alias, 1 drivers
v000001c227c49890_0 .net "d5", 7 0, L_000001c227c62b50;  alias, 1 drivers
v000001c227c49ed0_0 .net "d6", 7 0, L_000001c227c626f0;  alias, 1 drivers
v000001c227c4c8b0_0 .net "d7", 7 0, L_000001c227c63050;  alias, 1 drivers
v000001c227c4dfd0_0 .net "s", 2 0, v000001c227bf0610_0;  alias, 1 drivers
v000001c227c4cb30_0 .var "y", 7 0;
E_000001c227be1690/0 .event anyedge, v000001c227bf0610_0, v000001c227c4b050_0, v000001c227c4aab0_0, v000001c227c4a1f0_0;
E_000001c227be1690/1 .event anyedge, v000001c227c4b550_0, v000001c227c4a510_0, v000001c227c49890_0, v000001c227c4ab50_0;
E_000001c227be1690/2 .event anyedge, v000001c227c49cf0_0;
E_000001c227be1690 .event/or E_000001c227be1690/0, E_000001c227be1690/1, E_000001c227be1690/2;
S_000001c227c4c570 .scope module, "subblock" "sub" 10 25, 2 141 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "y";
P_000001c227be2dd0 .param/l "WIDTH" 0 2 141, +C4<00000000000000000000000000001000>;
v000001c227c4db70_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4e110_0 .net "b", 7 0, v000001c227c4e610_0;  alias, 1 drivers
L_000001c227c63b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c227c4cef0_0 .net "cin", 0 0, L_000001c227c63b28;  1 drivers
v000001c227c4ca90_0 .net "y", 7 0, L_000001c227c62b50;  alias, 1 drivers
L_000001c227c62b50 .arith/sub 8, v000001c227c4d670_0, v000001c227c4e610_0;
S_000001c227c4bf30 .scope module, "xorblock" "xorN" 10 22, 2 115 0, S_000001c227b15a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_000001c227be22d0 .param/l "WIDTH" 0 2 115, +C4<00000000000000000000000000001000>;
L_000001c227be7be0 .functor XOR 8, v000001c227c4d670_0, v000001c227c4e610_0, C4<00000000>, C4<00000000>;
v000001c227c4dad0_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4c770_0 .net "b", 7 0, v000001c227c4e610_0;  alias, 1 drivers
v000001c227c4d0d0_0 .net "y", 7 0, L_000001c227be7be0;  alias, 1 drivers
S_000001c227c4c250 .scope module, "b23" "buffer" 9 106, 2 165 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "y";
P_000001c227be1bd0 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000000001>;
v000001c227c4d990_0 .net "d0", 0 0, L_000001c227c62330;  alias, 1 drivers
v000001c227c4e2f0_0 .net "s", 0 0, L_000001c227be7470;  alias, 1 drivers
v000001c227c4e430_0 .var "y", 0 0;
E_000001c227be27d0 .event anyedge, v000001c227c4e2f0_0, v000001c227c4abf0_0;
S_000001c227c4c0c0 .scope module, "b27" "buffer" 9 52, 2 165 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001c227be2710 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001c227c4c950_0 .net "d0", 7 0, v000001c227c524f0_0;  alias, 1 drivers
v000001c227c4cd10_0 .net "s", 0 0, v000001c227bced70_0;  alias, 1 drivers
v000001c227c4d710_0 .var "y", 7 0;
E_000001c227be2790 .event anyedge, v000001c227bced70_0, v000001c227c4c950_0;
S_000001c227c4ba80 .scope module, "b3" "buffer" 9 79, 2 165 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001c227be2b10 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001c227c4e4d0_0 .net "d0", 7 0, v000001c227c59d70_0;  alias, 1 drivers
v000001c227c4cf90_0 .net "s", 0 0, v000001c227bf13d0_0;  alias, 1 drivers
v000001c227c4d670_0 .var "y", 7 0;
E_000001c227be2410 .event anyedge, v000001c227bf13d0_0, v000001c227c4e4d0_0;
S_000001c227c4b760 .scope module, "b4" "buffer" 9 86, 2 165 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001c227be2ed0 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001c227c4d7b0_0 .net "d0", 7 0, v000001c227c5cc80_0;  alias, 1 drivers
v000001c227c4e570_0 .net "s", 0 0, v000001c227bf18d0_0;  alias, 1 drivers
v000001c227c4e610_0 .var "y", 7 0;
E_000001c227be2f10 .event anyedge, v000001c227bf18d0_0, v000001c227c4d7b0_0;
S_000001c227c4c3e0 .scope module, "b5" "buffer" 9 93, 2 165 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001c227be2450 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001c227c4de90_0 .net "d0", 7 0, L_000001c227be7e10;  alias, 1 drivers
v000001c227c4d030_0 .net "s", 0 0, v000001c227bf02f0_0;  alias, 1 drivers
v000001c227c4d8f0_0 .var "y", 7 0;
E_000001c227be2b50 .event anyedge, v000001c227bf02f0_0, v000001c227c4de90_0;
S_000001c227c4b8f0 .scope module, "b6" "buffer" 9 94, 2 165 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 3 "y";
P_000001c227be2690 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000000011>;
v000001c227c4df30_0 .net "d0", 2 0, L_000001c227c62790;  1 drivers
v000001c227c4da30_0 .net "s", 0 0, v000001c227bf02f0_0;  alias, 1 drivers
v000001c227c4dc10_0 .var "y", 2 0;
E_000001c227be2350 .event anyedge, v000001c227bf02f0_0, v000001c227c4df30_0;
S_000001c227c4ef50 .scope module, "b7" "buffer" 9 80, 2 165 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 8 "y";
P_000001c227be2d90 .param/l "WIDTH" 0 2 165, +C4<00000000000000000000000000001000>;
v000001c227c4d170_0 .net "d0", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c4d210_0 .net "s", 0 0, v000001c227bf1330_0;  alias, 1 drivers
v000001c227c4d2b0_0 .var "y", 7 0;
E_000001c227be2390 .event anyedge, v000001c227bf1330_0, v000001c227c4a3d0_0;
S_000001c227c4f590 .scope module, "d123" "decen" 9 42, 2 188 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000001c227be2550 .param/l "WIDTH" 0 2 188, +C4<00000000000000000000000000001000>;
v000001c227c4d350_0 .net "a", 7 0, v000001c227c51550_0;  alias, 1 drivers
L_000001c227c638a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c227c4d3f0_0 .net "b", 7 0, L_000001c227c638a0;  1 drivers
v000001c227c4d490_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c4dcb0_0 .var "y", 7 0;
S_000001c227c4fa40 .scope module, "fSP" "flopen" 9 44, 2 24 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001c227be25d0 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001c227c51230_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c51190_0 .net "d", 7 0, v000001c227c521d0_0;  alias, 1 drivers
v000001c227c51910_0 .net "en", 0 0, v000001c227bf0c50_0;  alias, 1 drivers
v000001c227c51550_0 .var "q", 7 0;
S_000001c227c4fbd0 .scope module, "i1" "incen" 9 41, 2 177 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000001c227be3010 .param/l "WIDTH" 0 2 177, +C4<00000000000000000000000000001000>;
v000001c227c51c30_0 .net "a", 7 0, v000001c227c51550_0;  alias, 1 drivers
L_000001c227c63858 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c227c52450_0 .net "b", 7 0, L_000001c227c63858;  1 drivers
v000001c227c50dd0_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c50830_0 .var "y", 7 0;
S_000001c227c4eaa0 .scope module, "ir0" "flopen" 9 57, 2 24 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001c227be2190 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001c227c50ab0_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c51f50_0 .net "d", 7 0, v000001c227c524f0_0;  alias, 1 drivers
v000001c227c517d0_0 .net "en", 0 0, L_000001c227c635f0;  1 drivers
v000001c227c50b50_0 .var "q", 7 0;
S_000001c227c4ec30 .scope module, "ir1" "flopen" 9 58, 2 24 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001c227be2f50 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001c227c50c90_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c51870_0 .net "d", 7 0, v000001c227c524f0_0;  alias, 1 drivers
v000001c227c51ff0_0 .net "en", 0 0, L_000001c227c62bf0;  1 drivers
v000001c227c519b0_0 .var "q", 7 0;
S_000001c227c4edc0 .scope module, "ir2" "flopen" 9 59, 2 24 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001c227be2a10 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001c227c51e10_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c51b90_0 .net "d", 7 0, v000001c227c524f0_0;  alias, 1 drivers
v000001c227c50e70_0 .net "en", 0 0, L_000001c227c628d0;  1 drivers
v000001c227c51cd0_0 .var "q", 7 0;
S_000001c227c50210 .scope module, "ir3" "flopen" 9 60, 2 24 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001c227be26d0 .param/l "WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
v000001c227c51a50_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c51730_0 .net "d", 7 0, v000001c227c524f0_0;  alias, 1 drivers
v000001c227c50a10_0 .net "en", 0 0, L_000001c227c620b0;  1 drivers
v000001c227c50790_0 .var "q", 7 0;
S_000001c227c4f0e0 .scope module, "mxADR1" "mux4" 9 67, 2 65 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001c227be2bd0 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000001c227c52130_0 .net "d0", 7 0, v000001c227c5b490_0;  alias, 1 drivers
v000001c227c51eb0_0 .net "d1", 7 0, L_000001c227be7e10;  alias, 1 drivers
v000001c227c50bf0_0 .net "d2", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c50970_0 .net "d3", 7 0, v000001c227c51550_0;  alias, 1 drivers
v000001c227c515f0_0 .net "s", 1 0, v000001c227bf0750_0;  alias, 1 drivers
v000001c227c50d30_0 .var "y", 7 0;
E_000001c227be2590/0 .event anyedge, v000001c227bf0750_0, v000001c227c52130_0, v000001c227c4de90_0, v000001c227c4a3d0_0;
E_000001c227be2590/1 .event anyedge, v000001c227c4d350_0;
E_000001c227be2590 .event/or E_000001c227be2590/0, E_000001c227be2590/1;
S_000001c227c50080 .scope module, "mxMDR" "mux4" 9 51, 2 65 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001c227be23d0 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000001c227c50f10_0 .net "d0", 7 0, v000001c227c60670_0;  alias, 1 drivers
v000001c227c51af0_0 .net "d1", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c50fb0_0 .net "d2", 7 0, v000001c227c5d4a0_0;  1 drivers
v000001c227c51d70_0 .net "d3", 7 0, v000001c227c5d4a0_0;  alias, 1 drivers
v000001c227c51050_0 .net "s", 1 0, v000001c227bf04d0_0;  alias, 1 drivers
v000001c227c524f0_0 .var "y", 7 0;
E_000001c227be2f90/0 .event anyedge, v000001c227bf04d0_0, v000001c227c50f10_0, v000001c227c4a3d0_0, v000001c227c50fb0_0;
E_000001c227be2f90/1 .event anyedge, v000001c227c50fb0_0;
E_000001c227be2f90 .event/or E_000001c227be2f90/0, E_000001c227be2f90/1;
S_000001c227c4fd60 .scope module, "mxS" "mux4" 9 43, 2 65 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001c227be2b90 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_000001c227c638e8 .functor BUFT 1, C4<01101000>, C4<0>, C4<0>, C4<0>;
v000001c227c51410_0 .net "d0", 7 0, L_000001c227c638e8;  1 drivers
v000001c227c510f0_0 .net "d1", 7 0, v000001c227c4dcb0_0;  alias, 1 drivers
v000001c227c52090_0 .net "d2", 7 0, v000001c227c50830_0;  alias, 1 drivers
L_000001c227c63930 .functor BUFT 1, C4<01101000>, C4<0>, C4<0>, C4<0>;
v000001c227c52310_0 .net "d3", 7 0, L_000001c227c63930;  1 drivers
v000001c227c508d0_0 .net "s", 1 0, v000001c227bcf270_0;  alias, 1 drivers
v000001c227c521d0_0 .var "y", 7 0;
E_000001c227be2c10/0 .event anyedge, v000001c227bcf270_0, v000001c227c51410_0, v000001c227c4dcb0_0, v000001c227c50830_0;
E_000001c227be2c10/1 .event anyedge, v000001c227c52310_0;
E_000001c227be2c10 .event/or E_000001c227be2c10/0, E_000001c227be2c10/1;
S_000001c227c503a0 .scope module, "mxVALUE" "mux2" 9 64, 2 57 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_000001c227be2890 .param/l "WIDTH" 0 2 57, +C4<00000000000000000000000000001000>;
L_000001c227be7e10 .functor BUFT 8, L_000001c227c621f0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c227c52270_0 .net "d0", 7 0, L_000001c227c621f0;  1 drivers
v000001c227c523b0_0 .net "d1", 7 0, v000001c227c524f0_0;  alias, 1 drivers
L_000001c227c63978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c227c52590_0 .net "s", 0 0, L_000001c227c63978;  1 drivers
v000001c227c52630_0 .net "y", 7 0, L_000001c227be7e10;  alias, 1 drivers
S_000001c227c4f270 .scope module, "pcCounter" "incen" 9 72, 2 177 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000001c227be2fd0 .param/l "WIDTH" 0 2 177, +C4<00000000000000000000000000001000>;
v000001c227c512d0_0 .net "a", 7 0, v000001c227c5b490_0;  alias, 1 drivers
L_000001c227c639c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c227c51370_0 .net "b", 7 0, L_000001c227c639c0;  1 drivers
v000001c227c514b0_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c51690_0 .var "y", 7 0;
S_000001c227c4f400 .scope module, "pcmux" "mux4" 9 73, 2 65 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001c227be2610 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_000001c227c63a08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c227c5aa90_0 .net "d0", 7 0, L_000001c227c63a08;  1 drivers
v000001c227c5a090_0 .net "d1", 7 0, v000001c227c51690_0;  alias, 1 drivers
v000001c227c5a1d0_0 .net "d2", 7 0, L_000001c227c62a10;  1 drivers
v000001c227c59910_0 .net "d3", 7 0, v000001c227c5c820_0;  1 drivers
v000001c227c5b030_0 .net "s", 1 0, v000001c227bf20f0_0;  alias, 1 drivers
v000001c227c59b90_0 .var "y", 7 0;
E_000001c227be2c90/0 .event anyedge, v000001c227bf20f0_0, v000001c227c5aa90_0, v000001c227c51690_0, v000001c227c5a1d0_0;
E_000001c227be2c90/1 .event anyedge, v000001c227c59910_0;
E_000001c227be2c90 .event/or E_000001c227be2c90/0, E_000001c227be2c90/1;
S_000001c227c4f720 .scope module, "pcreg" "flopenr" 9 75, 2 32 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_000001c227be2d10 .param/l "WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
v000001c227c5af90_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c5ac70_0 .net "d", 7 0, v000001c227c59b90_0;  alias, 1 drivers
v000001c227c5a950_0 .net "en", 0 0, L_000001c227be77f0;  alias, 1 drivers
v000001c227c5b490_0 .var "q", 7 0;
v000001c227c59f50_0 .net "reset", 0 0, v000001c227c62c90_0;  alias, 1 drivers
S_000001c227c50530 .scope module, "resreg" "flop" 9 90, 2 16 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
P_000001c227be2d50 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
v000001c227c5a630_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c5a770_0 .net "d", 7 0, v000001c227c49750_0;  alias, 1 drivers
v000001c227c5a3b0_0 .var "q", 7 0;
S_000001c227c4f8b0 .scope module, "rf" "regfile" 9 95, 11 10 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regwrite";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa";
    .port_info 5 /INPUT 8 "wd";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_000001c227accc20 .param/l "REGBITS" 0 11 10, +C4<00000000000000000000000000000011>;
P_000001c227accc58 .param/l "WIDTH" 0 11 10, +C4<00000000000000000000000000001000>;
v000001c227c5a130 .array "RAM", 0 7, 7 0;
L_000001c227c63c90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c227c5a270_0 .net/2u *"_ivl_0", 2 0, L_000001c227c63c90;  1 drivers
L_000001c227c63d20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c227c59c30_0 .net/2u *"_ivl_10", 7 0, L_000001c227c63d20;  1 drivers
L_000001c227c63d68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c227c5a590_0 .net/2u *"_ivl_14", 2 0, L_000001c227c63d68;  1 drivers
v000001c227c59ff0_0 .net *"_ivl_16", 0 0, L_000001c227c62f10;  1 drivers
v000001c227c5a310_0 .net *"_ivl_18", 7 0, L_000001c227c63190;  1 drivers
v000001c227c5a9f0_0 .net *"_ivl_2", 0 0, L_000001c227c62830;  1 drivers
v000001c227c5b0d0_0 .net *"_ivl_20", 4 0, L_000001c227cbbc00;  1 drivers
L_000001c227c63db0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c227c5a6d0_0 .net *"_ivl_23", 1 0, L_000001c227c63db0;  1 drivers
L_000001c227c63df8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c227c599b0_0 .net/2u *"_ivl_24", 7 0, L_000001c227c63df8;  1 drivers
v000001c227c5a450_0 .net *"_ivl_4", 7 0, L_000001c227c62d30;  1 drivers
v000001c227c597d0_0 .net *"_ivl_6", 4 0, L_000001c227c62dd0;  1 drivers
L_000001c227c63cd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c227c5b170_0 .net *"_ivl_9", 1 0, L_000001c227c63cd8;  1 drivers
v000001c227c5a810_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c5b210_0 .var/i "i", 31 0;
v000001c227c59a50_0 .net "ra1", 2 0, L_000001c227c62010;  alias, 1 drivers
v000001c227c59af0_0 .net "ra2", 2 0, L_000001c227c62fb0;  alias, 1 drivers
v000001c227c5a8b0_0 .net "rd1", 7 0, L_000001c227c62e70;  alias, 1 drivers
v000001c227c5b2b0_0 .net "rd2", 7 0, L_000001c227cbd460;  alias, 1 drivers
v000001c227c5a4f0_0 .net "regwrite", 0 0, v000001c227bf02f0_0;  alias, 1 drivers
v000001c227c5ab30_0 .net "wa", 2 0, v000001c227c4dc10_0;  alias, 1 drivers
v000001c227c5ae50_0 .net "wd", 7 0, v000001c227c4d8f0_0;  alias, 1 drivers
L_000001c227c62830 .cmp/ne 3, L_000001c227c62010, L_000001c227c63c90;
L_000001c227c62d30 .array/port v000001c227c5a130, L_000001c227c62dd0;
L_000001c227c62dd0 .concat [ 3 2 0 0], L_000001c227c62010, L_000001c227c63cd8;
L_000001c227c62e70 .functor MUXZ 8, L_000001c227c63d20, L_000001c227c62d30, L_000001c227c62830, C4<>;
L_000001c227c62f10 .cmp/ne 3, L_000001c227c62fb0, L_000001c227c63d68;
L_000001c227c63190 .array/port v000001c227c5a130, L_000001c227cbbc00;
L_000001c227cbbc00 .concat [ 3 2 0 0], L_000001c227c62fb0, L_000001c227c63db0;
L_000001c227cbd460 .functor MUXZ 8, L_000001c227c63df8, L_000001c227c63190, L_000001c227c62f10, C4<>;
S_000001c227c4fef0 .scope module, "s1" "shift" 9 99, 2 199 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "con";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "y";
P_000001c227be2a50 .param/l "WIDTH" 0 2 199, +C4<00000000000000000000000000001000>;
v000001c227c5abd0_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c5ad10_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c5adb0_0 .net "con", 2 0, v000001c227bf0430_0;  alias, 1 drivers
v000001c227c5b350_0 .var "y", 7 0;
S_000001c227c4e780 .scope module, "src1mux" "mux4" 9 78, 2 65 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001c227be2e50 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000001c227c59eb0_0 .net "d0", 7 0, v000001c227c4e610_0;  alias, 1 drivers
v000001c227c59cd0_0 .net "d1", 7 0, v000001c227c5a3b0_0;  alias, 1 drivers
v000001c227c5aef0_0 .net "d2", 7 0, v000001c227c5b350_0;  alias, 1 drivers
v000001c227c5b3f0_0 .net "d3", 7 0, v000001c227c4d2b0_0;  alias, 1 drivers
v000001c227c5b530_0 .net "s", 1 0, v000001c227bf1dd0_0;  alias, 1 drivers
v000001c227c59d70_0 .var "y", 7 0;
E_000001c227be3050/0 .event anyedge, v000001c227bf1dd0_0, v000001c227c4a330_0, v000001c227c5a3b0_0, v000001c227c5b350_0;
E_000001c227be3050/1 .event anyedge, v000001c227c4d2b0_0;
E_000001c227be3050 .event/or E_000001c227be3050/0, E_000001c227be3050/1;
S_000001c227c4e910 .scope module, "src2mux" "mux4" 9 84, 2 65 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_000001c227be2a90 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
v000001c227c59870_0 .net "d0", 7 0, L_000001c227cbd460;  alias, 1 drivers
v000001c227c5b5d0_0 .net "d1", 7 0, v000001c227c524f0_0;  alias, 1 drivers
v000001c227c59e10_0 .net "d2", 7 0, v000001c227c5b490_0;  alias, 1 drivers
v000001c227c5b670_0 .net "d3", 7 0, L_000001c227be7e10;  alias, 1 drivers
v000001c227c5c280_0 .net "s", 1 0, v000001c227bf1290_0;  alias, 1 drivers
v000001c227c5cc80_0 .var "y", 7 0;
E_000001c227be2650/0 .event anyedge, v000001c227bf1290_0, v000001c227c5b2b0_0, v000001c227c4c950_0, v000001c227c52130_0;
E_000001c227be2650/1 .event anyedge, v000001c227c4de90_0;
E_000001c227be2650 .event/or E_000001c227be2650/0, E_000001c227be2650/1;
S_000001c227c5f280 .scope module, "zd" "zerodetect" 9 102, 2 10 0, S_000001c227b1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "y";
P_000001c227be30d0 .param/l "WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
v000001c227c5bec0_0 .net *"_ivl_0", 31 0, L_000001c227cbc380;  1 drivers
L_000001c227c63e40 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c227c5c320_0 .net *"_ivl_3", 23 0, L_000001c227c63e40;  1 drivers
L_000001c227c63e88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c227c5ba60_0 .net/2u *"_ivl_4", 31 0, L_000001c227c63e88;  1 drivers
v000001c227c5c960_0 .net "a", 7 0, v000001c227c4d670_0;  alias, 1 drivers
v000001c227c5c1e0_0 .net "y", 0 0, L_000001c227cbca60;  alias, 1 drivers
L_000001c227cbc380 .concat [ 8 24 0 0], v000001c227c4d670_0, L_000001c227c63e40;
L_000001c227cbca60 .cmp/eq 32, L_000001c227cbc380, L_000001c227c63e88;
S_000001c227c5db10 .scope module, "exmem" "exmemory" 3 25, 12 11 0, S_000001c227bf55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memread";
    .port_info 2 /INPUT 1 "memwrite";
    .port_info 3 /INPUT 8 "mar";
    .port_info 4 /INPUT 8 "writedata";
    .port_info 5 /OUTPUT 8 "memdata";
    .port_info 6 /OUTPUT 1 "kraj";
P_000001c227be1450 .param/l "WIDTH" 0 12 11, +C4<00000000000000000000000000001000>;
L_000001c227be7da0 .functor BUFZ 32, L_000001c227cbddc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c227c5fef0_0 .net *"_ivl_0", 31 0, L_000001c227cbddc0;  1 drivers
v000001c227c61930_0 .net *"_ivl_3", 5 0, L_000001c227cbc240;  1 drivers
v000001c227c61070_0 .net *"_ivl_4", 7 0, L_000001c227cbc9c0;  1 drivers
L_000001c227c63f18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c227c617f0_0 .net *"_ivl_7", 1 0, L_000001c227c63f18;  1 drivers
v000001c227c602b0_0 .net "clk", 0 0, v000001c227c60cb0_0;  alias, 1 drivers
v000001c227c60ad0_0 .var "kraj", 0 0;
v000001c227c61890_0 .net "mar", 7 0, v000001c227c50d30_0;  alias, 1 drivers
v000001c227c605d0 .array "mem", 0 63, 31 0;
v000001c227c60670_0 .var "memdata", 7 0;
v000001c227c60f30_0 .net "memread", 0 0, v000001c227bf1970_0;  alias, 1 drivers
v000001c227c60b70_0 .net "memwrite", 0 0, v000001c227bf1e70_0;  alias, 1 drivers
v000001c227c60710_0 .net "word", 31 0, L_000001c227be7da0;  1 drivers
v000001c227c60850_0 .net "writedata", 7 0, v000001c227c4d710_0;  alias, 1 drivers
L_000001c227cbddc0 .array/port v000001c227c605d0, L_000001c227cbc9c0;
L_000001c227cbc240 .part v000001c227c50d30_0, 2, 6;
L_000001c227cbc9c0 .concat [ 6 2 0 0], L_000001c227cbc240, L_000001c227c63f18;
    .scope S_000001c227bfa700;
T_0 ;
    %wait E_000001c227be1290;
    %load/vec4 v000001c227bf1ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 1, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000001c227bf1d30_0;
    %store/vec4 v000001c227bf0f70_0, 0, 8;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000001c227bf06b0_0;
    %store/vec4 v000001c227bf0f70_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c227bf1650_0;
    %store/vec4 v000001c227bf0f70_0, 0, 8;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c227b1c190;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001c227b38ae0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001c227bcf590_0, 0, 6;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001c227bce9b0_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227b37d20_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000001c227c48fa0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001c227c47880_0, 0, 6;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v000001c227c48dc0_0, 0, 6;
    %pushi/vec4 48, 0, 6;
    %store/vec4 v000001c227bcee10_0, 0, 6;
    %pushi/vec4 49, 0, 6;
    %store/vec4 v000001c227c47a60_0, 0, 6;
    %pushi/vec4 50, 0, 6;
    %store/vec4 v000001c227b389a0_0, 0, 6;
    %pushi/vec4 51, 0, 6;
    %store/vec4 v000001c227bcea50_0, 0, 6;
    %pushi/vec4 52, 0, 6;
    %store/vec4 v000001c227bcf3b0_0, 0, 6;
    %pushi/vec4 53, 0, 6;
    %store/vec4 v000001c227c494a0_0, 0, 6;
    %pushi/vec4 54, 0, 6;
    %store/vec4 v000001c227c49040_0, 0, 6;
    %pushi/vec4 55, 0, 6;
    %store/vec4 v000001c227c49540_0, 0, 6;
    %pushi/vec4 56, 0, 6;
    %store/vec4 v000001c227bce5f0_0, 0, 6;
    %pushi/vec4 57, 0, 6;
    %store/vec4 v000001c227c47740_0, 0, 6;
    %pushi/vec4 60, 0, 6;
    %store/vec4 v000001c227bce550_0, 0, 6;
    %pushi/vec4 61, 0, 6;
    %store/vec4 v000001c227c48aa0_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000001c227c48500_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c227c48e60_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c227c480a0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001c227c48d20_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001c227bcf090_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_000001c227b1c190;
T_2 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c48f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001c227c47d80_0, 0;
    %vpi_call 8 47 "$display", "State = FETCH1r" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c227c49180_0;
    %assign/vec4 v000001c227c47d80_0, 0;
    %load/vec4 v000001c227c47d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.2 ;
    %vpi_call 8 52 "$display", "setting SP" {0 0 0};
    %jmp T_2.24;
T_2.3 ;
    %vpi_call 8 53 "$display", "NEW STATE = FETCH1" {0 0 0};
    %jmp T_2.24;
T_2.4 ;
    %vpi_call 8 54 "$display", "NEW STATE = FETCH2" {0 0 0};
    %jmp T_2.24;
T_2.5 ;
    %vpi_call 8 55 "$display", "NEW STATE = FETCH3" {0 0 0};
    %jmp T_2.24;
T_2.6 ;
    %vpi_call 8 56 "$display", "NEW STATE = FETCH4" {0 0 0};
    %jmp T_2.24;
T_2.7 ;
    %vpi_call 8 57 "$display", "NEW STATE = DEKODIRANJE OPERACIJE" {0 0 0};
    %jmp T_2.24;
T_2.8 ;
    %vpi_call 8 58 "$display", "NEW STATE = DEKODIRANJE ADRESE" {0 0 0};
    %jmp T_2.24;
T_2.9 ;
    %vpi_call 8 59 "$display", "NEW STATE = LOAD" {0 0 0};
    %jmp T_2.24;
T_2.10 ;
    %vpi_call 8 60 "$display", "NEW STATE = IMMED" {0 0 0};
    %jmp T_2.24;
T_2.11 ;
    %vpi_call 8 61 "$display", "NEW STATE = REGDIR" {0 0 0};
    %jmp T_2.24;
T_2.12 ;
    %vpi_call 8 62 "$display", "NEW STATE = MEMDIR" {0 0 0};
    %jmp T_2.24;
T_2.13 ;
    %vpi_call 8 63 "$display", "NEW STATE = PC REL" {0 0 0};
    %jmp T_2.24;
T_2.14 ;
    %vpi_call 8 64 "$display", "NEW STATE = ASR" {0 0 0};
    %jmp T_2.24;
T_2.15 ;
    %vpi_call 8 65 "$display", "NEW STATE = LSR" {0 0 0};
    %jmp T_2.24;
T_2.16 ;
    %vpi_call 8 66 "$display", "NEW STATE = ASL" {0 0 0};
    %jmp T_2.24;
T_2.17 ;
    %vpi_call 8 67 "$display", "NEW STATE = LSL" {0 0 0};
    %jmp T_2.24;
T_2.18 ;
    %vpi_call 8 68 "$display", "NEW STATE = JMP" {0 0 0};
    %jmp T_2.24;
T_2.19 ;
    %vpi_call 8 69 "$display", "NEW STATE = JMP IF ZERO" {0 0 0};
    %jmp T_2.24;
T_2.20 ;
    %vpi_call 8 70 "$display", "NEW STATE = JMP IF NOT ZERO" {0 0 0};
    %jmp T_2.24;
T_2.21 ;
    %vpi_call 8 71 "$display", "NEW STATE = POP" {0 0 0};
    %jmp T_2.24;
T_2.22 ;
    %vpi_call 8 72 "$display", "NEW STATE = PUSH" {0 0 0};
    %jmp T_2.24;
T_2.23 ;
    %vpi_call 8 73 "$display", "NEW STATE = END OF PROGRAM" {0 0 0};
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c227b1c190;
T_3 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c47d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.0 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.1 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.2 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.3 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.4 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.5 ;
    %load/vec4 v000001c227c48c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %load/vec4 v000001c227b38ae0_0;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %load/vec4 v000001c227bcf590_0;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %load/vec4 v000001c227bce9b0_0;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %load/vec4 v000001c227b37d20_0;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %load/vec4 v000001c227c48fa0_0;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %load/vec4 v000001c227c47880_0;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %load/vec4 v000001c227c48dc0_0;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %load/vec4 v000001c227bcee10_0;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %load/vec4 v000001c227c47a60_0;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %load/vec4 v000001c227b389a0_0;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %load/vec4 v000001c227bcea50_0;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %load/vec4 v000001c227bcf3b0_0;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %load/vec4 v000001c227c494a0_0;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %load/vec4 v000001c227c49040_0;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %load/vec4 v000001c227c49540_0;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %load/vec4 v000001c227bce5f0_0;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %load/vec4 v000001c227c47740_0;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %load/vec4 v000001c227bce550_0;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %load/vec4 v000001c227c48aa0_0;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %load/vec4 v000001c227c48500_0;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.38 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.39 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.40 ;
    %load/vec4 v000001c227c477e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %jmp T_3.63;
T_3.61 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.63;
T_3.63 ;
    %pop/vec4 1;
    %jmp T_3.60;
T_3.41 ;
    %load/vec4 v000001c227c477e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %jmp T_3.66;
T_3.64 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.66;
T_3.65 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.60;
T_3.42 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.43 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.44 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.45 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.46 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.47 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.48 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.49 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.50 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.51 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.52 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.53 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.54 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.55 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.56 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.57 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.58 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.60;
T_3.60 ;
    %pop/vec4 1;
    %jmp T_3.37;
T_3.6 ;
    %load/vec4 v000001c227c490e0_0;
    %dup/vec4;
    %load/vec4 v000001c227c48e60_0;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %load/vec4 v000001c227c480a0_0;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %load/vec4 v000001c227c48d20_0;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %load/vec4 v000001c227bcf090_0;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.72;
T_3.67 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.72;
T_3.68 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.72;
T_3.69 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.72;
T_3.70 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.72;
T_3.72 ;
    %pop/vec4 1;
    %jmp T_3.37;
T_3.7 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.8 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.9 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.10 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.11 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.12 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.13 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.14 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.15 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.16 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.17 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.18 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.19 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.20 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.22 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.23 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.24 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.25 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.26 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.27 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.28 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.29 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.30 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.31 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.32 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.33 ;
    %load/vec4 v000001c227c48c80_0;
    %dup/vec4;
    %load/vec4 v000001c227c47880_0;
    %cmp/u;
    %jmp/1 T_3.73, 6;
    %dup/vec4;
    %load/vec4 v000001c227c48dc0_0;
    %cmp/u;
    %jmp/1 T_3.74, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.76;
T_3.73 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.76;
T_3.74 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.76;
T_3.76 ;
    %pop/vec4 1;
    %jmp T_3.37;
T_3.34 ;
    %load/vec4 v000001c227c48c80_0;
    %dup/vec4;
    %load/vec4 v000001c227b38ae0_0;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %dup/vec4;
    %load/vec4 v000001c227bcf590_0;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %dup/vec4;
    %load/vec4 v000001c227bce9b0_0;
    %cmp/u;
    %jmp/1 T_3.79, 6;
    %dup/vec4;
    %load/vec4 v000001c227b37d20_0;
    %cmp/u;
    %jmp/1 T_3.80, 6;
    %load/vec4 v000001c227c490e0_0;
    %dup/vec4;
    %load/vec4 v000001c227c48e60_0;
    %cmp/u;
    %jmp/1 T_3.83, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.85;
T_3.83 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.85;
T_3.85 ;
    %pop/vec4 1;
    %jmp T_3.82;
T_3.77 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.82;
T_3.78 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.82;
T_3.79 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.82;
T_3.80 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.82;
T_3.82 ;
    %pop/vec4 1;
    %jmp T_3.37;
T_3.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001c227c49180_0, 0, 6;
    %jmp T_3.37;
T_3.37 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c227b06f10;
T_4 ;
    %wait E_000001c227be20d0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c227bf1f10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf2190_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bf0a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf02f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf0890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf1970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf1e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bf1dd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bf0b10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bf20f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf0930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf07f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bf0750_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bf1830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf13d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c227bf0430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf1330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bcf270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bced70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c227bf04d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227bf0c50_0, 0, 1;
    %load/vec4 v000001c227bcde70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %jmp T_4.36;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf0c50_0, 0, 1;
    %jmp T_4.36;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1970_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c227bf1f10_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %jmp T_4.36;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1970_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c227bf1f10_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %jmp T_4.36;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1970_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c227bf1f10_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %jmp T_4.36;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1970_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001c227bf1f10_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %jmp T_4.36;
T_4.5 ;
    %jmp T_4.36;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1330_0, 0, 1;
    %jmp T_4.36;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf13d0_0, 0, 1;
    %jmp T_4.36;
T_4.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %jmp T_4.36;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %jmp T_4.36;
T_4.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf0750_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1970_0, 0, 1;
    %jmp T_4.36;
T_4.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %jmp T_4.36;
T_4.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf13d0_0, 0, 1;
    %jmp T_4.36;
T_4.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf0b10_0, 0, 2;
    %jmp T_4.36;
T_4.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf13d0_0, 0, 1;
    %jmp T_4.36;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c227bf0750_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1970_0, 0, 1;
    %jmp T_4.36;
T_4.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c227bf1dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf13d0_0, 0, 1;
    %jmp T_4.36;
T_4.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c227bf0430_0, 0, 3;
    %jmp T_4.36;
T_4.18 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c227bf0430_0, 0, 3;
    %jmp T_4.36;
T_4.19 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c227bf0430_0, 0, 3;
    %jmp T_4.36;
T_4.20 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c227bf0430_0, 0, 3;
    %jmp T_4.36;
T_4.21 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c227bf20f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf2190_0, 0, 1;
    %jmp T_4.36;
T_4.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c227bf20f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf0a70_0, 0, 2;
    %jmp T_4.36;
T_4.23 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c227bf20f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c227bf0a70_0, 0, 2;
    %jmp T_4.36;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bcf270_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf0c50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c227bf0750_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1970_0, 0, 1;
    %jmp T_4.36;
T_4.25 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c227bf0750_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf04d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bced70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf1e70_0, 0, 1;
    %jmp T_4.36;
T_4.26 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1290_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf18d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf13d0_0, 0, 1;
    %jmp T_4.36;
T_4.27 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c227bcf270_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf0c50_0, 0, 1;
    %jmp T_4.36;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf02f0_0, 0, 1;
    %jmp T_4.36;
T_4.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c227bf1dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf13d0_0, 0, 1;
    %jmp T_4.36;
T_4.30 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf1dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf13d0_0, 0, 1;
    %jmp T_4.36;
T_4.31 ;
    %jmp T_4.36;
T_4.32 ;
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf20f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf2190_0, 0, 1;
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf20f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf2190_0, 0, 1;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c227bf20f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227bf2190_0, 0, 1;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c227b06d80;
T_5 ;
    %wait E_000001c227be1b10;
    %load/vec4 v000001c227bf11f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v000001c227bf1b50_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c227bf0610_0, 0, 3;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c227c4fbd0;
T_6 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c51c30_0;
    %addi 1, 0, 8;
    %store/vec4 v000001c227c50830_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c227c4f590;
T_7 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c4d350_0;
    %subi 1, 0, 8;
    %store/vec4 v000001c227c4dcb0_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c227c4fd60;
T_8 ;
    %wait E_000001c227be2c10;
    %load/vec4 v000001c227c508d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001c227c51410_0;
    %store/vec4 v000001c227c521d0_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001c227c510f0_0;
    %store/vec4 v000001c227c521d0_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001c227c52090_0;
    %store/vec4 v000001c227c521d0_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000001c227c52310_0;
    %store/vec4 v000001c227c521d0_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c227c4fa40;
T_9 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c51910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001c227c51190_0;
    %assign/vec4 v000001c227c51550_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c227c50080;
T_10 ;
    %wait E_000001c227be2f90;
    %load/vec4 v000001c227c51050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001c227c50f10_0;
    %store/vec4 v000001c227c524f0_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001c227c51af0_0;
    %store/vec4 v000001c227c524f0_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001c227c50fb0_0;
    %store/vec4 v000001c227c524f0_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v000001c227c51d70_0;
    %store/vec4 v000001c227c524f0_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001c227c4c0c0;
T_11 ;
    %wait E_000001c227be2790;
    %load/vec4 v000001c227c4cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001c227c4c950_0;
    %assign/vec4 v000001c227c4d710_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001c227c4eaa0;
T_12 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c517d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001c227c51f50_0;
    %assign/vec4 v000001c227c50b50_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c227c4ec30;
T_13 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c51ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001c227c51870_0;
    %assign/vec4 v000001c227c519b0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c227c4edc0;
T_14 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c50e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001c227c51b90_0;
    %assign/vec4 v000001c227c51cd0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c227c50210;
T_15 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c50a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001c227c51730_0;
    %assign/vec4 v000001c227c50790_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c227c4f0e0;
T_16 ;
    %wait E_000001c227be2590;
    %load/vec4 v000001c227c515f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v000001c227c52130_0;
    %store/vec4 v000001c227c50d30_0, 0, 8;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v000001c227c51eb0_0;
    %store/vec4 v000001c227c50d30_0, 0, 8;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v000001c227c50bf0_0;
    %store/vec4 v000001c227c50d30_0, 0, 8;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v000001c227c50970_0;
    %store/vec4 v000001c227c50d30_0, 0, 8;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001c227c4f270;
T_17 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c512d0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001c227c51690_0, 0, 8;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c227c4f400;
T_18 ;
    %wait E_000001c227be2c90;
    %load/vec4 v000001c227c5b030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v000001c227c5aa90_0;
    %store/vec4 v000001c227c59b90_0, 0, 8;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v000001c227c5a090_0;
    %store/vec4 v000001c227c59b90_0, 0, 8;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v000001c227c5a1d0_0;
    %store/vec4 v000001c227c59b90_0, 0, 8;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v000001c227c59910_0;
    %store/vec4 v000001c227c59b90_0, 0, 8;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001c227c4f720;
T_19 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c59f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c227c5b490_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001c227c5a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001c227c5ac70_0;
    %assign/vec4 v000001c227c5b490_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001c227c4e780;
T_20 ;
    %wait E_000001c227be3050;
    %load/vec4 v000001c227c5b530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v000001c227c59eb0_0;
    %store/vec4 v000001c227c59d70_0, 0, 8;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v000001c227c59cd0_0;
    %store/vec4 v000001c227c59d70_0, 0, 8;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v000001c227c5aef0_0;
    %store/vec4 v000001c227c59d70_0, 0, 8;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v000001c227c5b3f0_0;
    %store/vec4 v000001c227c59d70_0, 0, 8;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001c227c4ba80;
T_21 ;
    %wait E_000001c227be2410;
    %load/vec4 v000001c227c4cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001c227c4e4d0_0;
    %assign/vec4 v000001c227c4d670_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001c227c4ef50;
T_22 ;
    %wait E_000001c227be2390;
    %load/vec4 v000001c227c4d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001c227c4d170_0;
    %assign/vec4 v000001c227c4d2b0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001c227c4e910;
T_23 ;
    %wait E_000001c227be2650;
    %load/vec4 v000001c227c5c280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v000001c227c59870_0;
    %store/vec4 v000001c227c5cc80_0, 0, 8;
    %jmp T_23.4;
T_23.1 ;
    %load/vec4 v000001c227c5b5d0_0;
    %store/vec4 v000001c227c5cc80_0, 0, 8;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v000001c227c59e10_0;
    %store/vec4 v000001c227c5cc80_0, 0, 8;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v000001c227c5b670_0;
    %store/vec4 v000001c227c5cc80_0, 0, 8;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001c227c4b760;
T_24 ;
    %wait E_000001c227be2f10;
    %load/vec4 v000001c227c4e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001c227c4d7b0_0;
    %assign/vec4 v000001c227c4e610_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001c227c4bda0;
T_25 ;
    %wait E_000001c227be1690;
    %load/vec4 v000001c227c4dfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %jmp T_25.8;
T_25.0 ;
    %load/vec4 v000001c227c4ac90_0;
    %store/vec4 v000001c227c4cb30_0, 0, 8;
    %jmp T_25.8;
T_25.1 ;
    %load/vec4 v000001c227c4b370_0;
    %store/vec4 v000001c227c4cb30_0, 0, 8;
    %jmp T_25.8;
T_25.2 ;
    %load/vec4 v000001c227c4a1f0_0;
    %store/vec4 v000001c227c4cb30_0, 0, 8;
    %jmp T_25.8;
T_25.3 ;
    %load/vec4 v000001c227c4b5f0_0;
    %store/vec4 v000001c227c4cb30_0, 0, 8;
    %jmp T_25.8;
T_25.4 ;
    %load/vec4 v000001c227c4ad30_0;
    %store/vec4 v000001c227c4cb30_0, 0, 8;
    %jmp T_25.8;
T_25.5 ;
    %load/vec4 v000001c227c49890_0;
    %store/vec4 v000001c227c4cb30_0, 0, 8;
    %jmp T_25.8;
T_25.6 ;
    %load/vec4 v000001c227c49ed0_0;
    %store/vec4 v000001c227c4cb30_0, 0, 8;
    %jmp T_25.8;
T_25.7 ;
    %load/vec4 v000001c227c4c8b0_0;
    %store/vec4 v000001c227c4cb30_0, 0, 8;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001c227b15320;
T_26 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c49a70_0;
    %assign/vec4 v000001c227c49750_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000001c227c50530;
T_27 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c5a770_0;
    %assign/vec4 v000001c227c5a3b0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_000001c227c4c3e0;
T_28 ;
    %wait E_000001c227be2b50;
    %load/vec4 v000001c227c4d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v000001c227c4de90_0;
    %assign/vec4 v000001c227c4d8f0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001c227c4b8f0;
T_29 ;
    %wait E_000001c227be2350;
    %load/vec4 v000001c227c4da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000001c227c4df30_0;
    %assign/vec4 v000001c227c4dc10_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001c227c4f8b0;
T_30 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c5a4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000001c227c5ae50_0;
    %load/vec4 v000001c227c5ab30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c227c5a130, 0, 4;
    %delay 1, 0;
    %vpi_call 11 27 "$display", "UPISAN U RAM registar %d:%d", v000001c227c5ab30_0, v000001c227c5ae50_0 {0 0 0};
    %vpi_call 11 28 "$display", "REGFILE STANJE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c227c5b210_0, 0, 32;
T_30.2 ;
    %load/vec4 v000001c227c5b210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_30.3, 5;
    %vpi_call 11 30 "$display", "Reg %d:%d", v000001c227c5b210_0, &A<v000001c227c5a130, v000001c227c5b210_0 > {0 0 0};
    %load/vec4 v000001c227c5b210_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c227c5b210_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001c227c4fef0;
T_31 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c5adb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v000001c227c5abd0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c227c5b350_0, 4, 7;
    %load/vec4 v000001c227c5abd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c227c5b350_0, 4, 1;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v000001c227c5abd0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c227c5b350_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c227c5b350_0, 4, 1;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v000001c227c5abd0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c227c5b350_0, 4, 7;
    %load/vec4 v000001c227c5abd0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c227c5b350_0, 4, 1;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v000001c227c5abd0_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c227c5b350_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c227c5b350_0, 4, 1;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_000001c227c4c250;
T_32 ;
    %wait E_000001c227be27d0;
    %load/vec4 v000001c227c4e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v000001c227c4d990_0;
    %assign/vec4 v000001c227c4e430_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001c227b1c430;
T_33 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c227c5d4a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001c227c5cdc0_0, 0, 8;
    %end;
    .thread T_33;
    .scope S_000001c227b1c430;
T_34 ;
    %wait E_000001c227be11d0;
    %vpi_call 9 110 "$display", "TRENUTNA INSTUKCIJA JE : -> %h <- , PC je: %h, AB je %h , BB je %h, zero flag: %h, SP: %h", v000001c227c5b9c0_0, v000001c227c5cd20_0, v000001c227c5be20_0, v000001c227c5bc40_0, v000001c227c61610_0, v000001c227c5c3c0_0 {0 0 0};
    %jmp T_34;
    .thread T_34;
    .scope S_000001c227c5db10;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c227c60ad0_0, 0, 1;
    %vpi_call 12 24 "$readmemh", "memfile.dat", v000001c227c605d0 {0 0 0};
    %vpi_call 12 25 "$display", "%h", &A<v000001c227c605d0, 1> {0 0 0};
    %end;
    .thread T_35;
    .scope S_000001c227c5db10;
T_36 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c60b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v000001c227c61890_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v000001c227c60850_0;
    %load/vec4 v000001c227c61890_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c227c605d0, 4, 5;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v000001c227c60850_0;
    %load/vec4 v000001c227c61890_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c227c605d0, 4, 5;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v000001c227c60850_0;
    %load/vec4 v000001c227c61890_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001c227c605d0, 4, 5;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v000001c227c60850_0;
    %load/vec4 v000001c227c61890_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c227c605d0, 0, 4;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001c227c5db10;
T_37 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c60f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v000001c227c61890_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %jmp T_37.6;
T_37.2 ;
    %load/vec4 v000001c227c60710_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001c227c60670_0, 0, 8;
    %jmp T_37.6;
T_37.3 ;
    %load/vec4 v000001c227c60710_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001c227c60670_0, 0, 8;
    %jmp T_37.6;
T_37.4 ;
    %load/vec4 v000001c227c60710_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001c227c60670_0, 0, 8;
    %jmp T_37.6;
T_37.5 ;
    %load/vec4 v000001c227c60710_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001c227c60670_0, 0, 8;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
    %vpi_call 12 59 "$display", "MemRead: mar= %h, ByteSel=%h, MemData=%h", &PV<v000001c227c61890_0, 2, 6>, &PV<v000001c227c61890_0, 0, 2>, v000001c227c60670_0 {0 0 0};
T_37.0 ;
    %load/vec4 v000001c227c60710_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_37.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c227c60ad0_0, 0, 1;
T_37.7 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001c227bf55d0;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c227c62c90_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c227c62c90_0, 0;
    %end;
    .thread T_38;
    .scope S_000001c227bf55d0;
T_39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c227c60cb0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c227c60cb0_0, 0;
    %delay 5, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_000001c227bf55d0;
T_40 ;
    %wait E_000001c227be11d0;
    %load/vec4 v000001c227c632d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
T_40.0 ;
    %load/vec4 v000001c227c623d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %vpi_call 3 48 "$display", "Write: mar=%d:Data=%d", v000001c227c60e90_0, v000001c227c63410_0 {0 0 0};
    %vpi_call 3 49 "$display", "Simulation completely successful" {0 0 0};
T_40.2 ;
    %load/vec4 v000001c227c623d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.4, 4;
T_40.4 ;
    %load/vec4 v000001c227c60df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %vpi_call 3 61 "$finish" {0 0 0};
T_40.6 ;
    %jmp T_40;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "logic_components.v";
    "testbench1.sv";
    "mips.sv";
    "controller.sv";
    "aludec.sv";
    "outputlogic.sv";
    "statelogic.sv";
    "datapath.sv";
    "alu.sv";
    "regfile.sv";
    "exmemory.sv";
