"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[3687],{3905:function(e,t,n){n.d(t,{Zo:function(){return h},kt:function(){return u}});var i=n(7294);function r(e,t,n){return t in e?Object.defineProperty(e,t,{value:n,enumerable:!0,configurable:!0,writable:!0}):e[t]=n,e}function a(e,t){var n=Object.keys(e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);t&&(i=i.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),n.push.apply(n,i)}return n}function o(e){for(var t=1;t<arguments.length;t++){var n=null!=arguments[t]?arguments[t]:{};t%2?a(Object(n),!0).forEach((function(t){r(e,t,n[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(n)):a(Object(n)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(n,t))}))}return e}function c(e,t){if(null==e)return{};var n,i,r=function(e,t){if(null==e)return{};var n,i,r={},a=Object.keys(e);for(i=0;i<a.length;i++)n=a[i],t.indexOf(n)>=0||(r[n]=e[n]);return r}(e,t);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);for(i=0;i<a.length;i++)n=a[i],t.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(e,n)&&(r[n]=e[n])}return r}var s=i.createContext({}),l=function(e){var t=i.useContext(s),n=t;return e&&(n="function"==typeof e?e(t):o(o({},t),e)),n},h=function(e){var t=l(e.components);return i.createElement(s.Provider,{value:t},e.children)},d={inlineCode:"code",wrapper:function(e){var t=e.children;return i.createElement(i.Fragment,{},t)}},p=i.forwardRef((function(e,t){var n=e.components,r=e.mdxType,a=e.originalType,s=e.parentName,h=c(e,["components","mdxType","originalType","parentName"]),p=l(n),u=r,m=p["".concat(s,".").concat(u)]||p[u]||d[u]||a;return n?i.createElement(m,o(o({ref:t},h),{},{components:n})):i.createElement(m,o({ref:t},h))}));function u(e,t){var n=arguments,r=t&&t.mdxType;if("string"==typeof e||r){var a=n.length,o=new Array(a);o[0]=p;var c={};for(var s in t)hasOwnProperty.call(t,s)&&(c[s]=t[s]);c.originalType=e,c.mdxType="string"==typeof e?e:r,o[1]=c;for(var l=2;l<a;l++)o[l]=n[l];return i.createElement.apply(null,o)}return i.createElement.apply(null,n)}p.displayName="MDXCreateElement"},7151:function(e,t,n){n.r(t),n.d(t,{frontMatter:function(){return c},contentTitle:function(){return s},metadata:function(){return l},toc:function(){return h},default:function(){return p}});var i=n(7462),r=n(3366),a=(n(7294),n(3905)),o=["components"],c={id:"hybrid_cache",title:"Hybrid Cache"},s=void 0,l={unversionedId:"Cache_Library_Architecture_Guide/hybrid_cache",id:"Cache_Library_Architecture_Guide/hybrid_cache",title:"Hybrid Cache",description:"CacheLib supports use of multiple HW mediums through hybrid cache feature. To make this transparent to the user, the CacheAllocator API is extended to support caching items in both DRAM and NVM. Barring few features, users should not be aware of whether the Item is cached in DRAM or NVM.",source:"@site/docs/Cache_Library_Architecture_Guide/Hybrid_Cache.md",sourceDirName:"Cache_Library_Architecture_Guide",slug:"/Cache_Library_Architecture_Guide/hybrid_cache",permalink:"/docs/Cache_Library_Architecture_Guide/hybrid_cache",editUrl:"https://github.com/facebook/docusaurus/edit/master/website/docs/Cache_Library_Architecture_Guide/Hybrid_Cache.md",tags:[],version:"current",frontMatter:{id:"hybrid_cache",title:"Hybrid Cache"},sidebar:"archguideSideBar",previous:{title:"Compact Cache Design",permalink:"/docs/Cache_Library_Architecture_Guide/compact_cache_design"},next:{title:"Navy Architecture Overview",permalink:"/docs/Cache_Library_Architecture_Guide/navy_architecture_overview"}},h=[{value:"Overview of Hybrid Cache design",id:"overview-of-hybrid-cache-design",children:[{value:"Item allocation and eviction",id:"item-allocation-and-eviction",children:[],level:3},{value:"Item lookups",id:"item-lookups",children:[],level:3},{value:"Optimistic concurrency in NVMCache",id:"optimistic-concurrency-in-nvmcache",children:[],level:3}],level:2}],d={toc:h};function p(e){var t=e.components,c=(0,r.Z)(e,o);return(0,a.kt)("wrapper",(0,i.Z)({},d,c,{components:t,mdxType:"MDXLayout"}),(0,a.kt)("p",null,"CacheLib supports use of multiple HW mediums through ",(0,a.kt)("a",{parentName:"p",href:"https://www.internalfb.com/intern/wiki/Cache_Library_User_Guides/HybridCache/"},"hybrid cache")," feature. To make this transparent to the user, the CacheAllocator API is extended to support caching items in both DRAM and NVM. Barring few features, users should not be aware of whether the Item is cached in DRAM or NVM."),(0,a.kt)("h2",{id:"overview-of-hybrid-cache-design"},"Overview of Hybrid Cache design"),(0,a.kt)("p",null,"Currently we support SSDs as the NVM medium for Hybrid Cache. Navy is our SSD optimized cache engine. To interface  with Navy,  CacheAllocator uses the ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache")," wrapper. CacheAllocator delegates the responsibility of performing thread safe lookups,  inserts and deletes for Navy to ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache"),". ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache")," implements the functionality that handles transitions of Item to and from NVM. Since there is no global key level lock in CacheAllocator to synchronize operations that change Item's state between DRAM and NVM, ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache")," employs optimistic concurrency control primitives to enforce data correctness."),(0,a.kt)("h3",{id:"item-allocation-and-eviction"},"Item allocation and eviction"),(0,a.kt)("p",null,"CacheAllocator allocates the Item in DRAM when ",(0,a.kt)("inlineCode",{parentName:"p"},"allocate")," is called. Once the Item becomes a victim for eviction in the MMContainer, CacheAllocator evicts the Item to ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache"),". Since NVM has constraints on write endurance, CacheAllocator supports a pluggabble eviction policy that can reject Items when needed or suitable.  Items read from NVM are also inserted into DRAM. When these Items get evicted, CacheAllocator can choose to not write them into NVM since it is already present by inferring if ",(0,a.kt)("inlineCode",{parentName:"p"},"it->isNvmClean()"),".\n",(0,a.kt)("img",{src:n(8835).Z,title:"allocate with hybrid cache "})),(0,a.kt)("h3",{id:"item-lookups"},"Item lookups"),(0,a.kt)("p",null,"When performing lookups through ",(0,a.kt)("inlineCode",{parentName:"p"},"find"),", CacheAllocator first checks if the Item is present in DRAM. If not, it looks into ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache")," and if present, fetches the Item asynchronously, and inserts them into DRAM. Since Items can be asynchronously moved from NVM to DRAM,  we ",(0,a.kt)("a",{parentName:"p",href:"https://www.internalfb.com/intern/wiki/Cache_Library_User_Guides/HybridCache/#accessing-items-on-cache"},"extend the functionality of ItemHandle")," to expose the async nature of the Item in hybird cache. ItemHandle internally holds a ",(0,a.kt)("inlineCode",{parentName:"p"},"WaitContext")," that is shared between all outstanding ",(0,a.kt)("inlineCode",{parentName:"p"},"ItemHandles")," for the same key. The ",(0,a.kt)("inlineCode",{parentName:"p"},"WaitContext")," holds a baton that is used to  communicate when the Item is ready and available in DRAM. The overhead of ",(0,a.kt)("inlineCode",{parentName:"p"},"WaitContext")," is only incurred when hybrid cache is enabled. In pure DRAM setups, the ",(0,a.kt)("inlineCode",{parentName:"p"},"ItemHandle")," simply encapsulates an active reference of an Item."),(0,a.kt)("p",null,(0,a.kt)("img",{src:n(1283).Z})),(0,a.kt)("p",null,"When ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache"),"  inserts Items into DRAM from NVM, they are marked to indicate ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmClean"),"  so that future evictions can skip re-writing them unless the Item has been mutated."),(0,a.kt)("h3",{id:"optimistic-concurrency-in-nvmcache"},"Optimistic concurrency in NVMCache"),(0,a.kt)("p",null,"CacheAllocator does not employ any key level locks to protect the state of an Item between DRAM and NVM. This is motivated from having to avoid holding any locks that can potentially contend over IO operations into NVM.  Instead, it relies on the intuition that concurrent mutations to Item's state within the cache is very rare and leverages optimistic concurrency. For example, while Thread1 looks up for an Item in NVM, Thread2 could be allocating and inserting an Item. There are more subtle races co-ordinating the lookup of an Item with eviction of the Item into NVM in the absence of global per key mutex.  For all inflight operations, ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache")," maintains book keeping. ",(0,a.kt)("inlineCode",{parentName:"p"},"PutTokens")," represent the in-flight evictions that will be inserted into NVM. ",(0,a.kt)("inlineCode",{parentName:"p"},"DeleteTombstone")," represent an in-flight indication of preparing to purge a key from DRAM and NVM. A ",(0,a.kt)("inlineCode",{parentName:"p"},"GetContext")," is used to track in-flight lookups into NVM."),(0,a.kt)("p",null,"On lookups, ",(0,a.kt)("inlineCode",{parentName:"p"},"NvmCache")," ensures that any in-flight eviction from DRAM into NVM is aborted to preserve the consistency of lookup order between NVM and DRAM. When lookup for NVM completes, before inserting the Item into DRAM, any outstanding ",(0,a.kt)("inlineCode",{parentName:"p"},"DeleteTombstone")," is respected by ignoring the value read and returning a miss instead. This ensures that once a delete is enqued by the user through ",(0,a.kt)("inlineCode",{parentName:"p"},"remove")," API, any lookups started after return a miss, even if the lookup is executed concurrently ahead of the ",(0,a.kt)("inlineCode",{parentName:"p"},"remove")," by another thread. The effect of this is that we serialize any rare occurence of concurrent in-flight lookups, deletes and insert to the same key without blocking the  threads over IO operations."))}p.isMDXComponent=!0},8835:function(e,t,n){t.Z=n.p+"assets/images/Hybrid_Cache_allocate-b198d86843a876795fc2b398ea42a936.png"},1283:function(e,t,n){t.Z=n.p+"assets/images/Hybrid_Cache_find-ff4b025b03a1b7e43197062810d5c574.png"}}]);