

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Sun Nov 23 16:17:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Cascade_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.692 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:58]   --->   Operation 6 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_24" [FIR_HLS.cpp:58]   --->   Operation 7 'read' 'FIR_delays_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_23" [FIR_HLS.cpp:58]   --->   Operation 8 'read' 'FIR_delays_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_22" [FIR_HLS.cpp:58]   --->   Operation 9 'read' 'FIR_delays_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:58]   --->   Operation 10 'read' 'FIR_delays_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %FIR_delays_read_16" [FIR_HLS.cpp:66]   --->   Operation 11 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [3/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%mul_ln66 = mul i32 %sext_ln66_5, i32 33202" [FIR_HLS.cpp:66]   --->   Operation 12 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %FIR_delays_read_15" [FIR_HLS.cpp:66]   --->   Operation 13 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%mul_ln66 = mul i32 %sext_ln66_5, i32 33202" [FIR_HLS.cpp:66]   --->   Operation 14 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %FIR_delays_read_17" [FIR_HLS.cpp:66]   --->   Operation 15 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.69ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp = add i17 %sext_ln66_6, i17 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 16 'add' 'tmp' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp_cast = sext i17 %tmp" [FIR_HLS.cpp:66]   --->   Operation 17 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp1 = mul i27 %tmp_cast, i27 134217392" [FIR_HLS.cpp:66]   --->   Operation 18 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:61]   --->   Operation 19 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/3] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%mul_ln66 = mul i32 %sext_ln66_5, i32 33202" [FIR_HLS.cpp:66]   --->   Operation 20 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%FIR_delays_read_cast = sext i16 %FIR_delays_read_18" [FIR_HLS.cpp:58]   --->   Operation 21 'sext' 'FIR_delays_read_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp1 = mul i27 %tmp_cast, i27 134217392" [FIR_HLS.cpp:66]   --->   Operation 22 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [1/1] (0.85ns)   --->   "%tmp2 = add i17 %FIR_delays_read_cast, i17 %sext_ln61" [FIR_HLS.cpp:58]   --->   Operation 23 'add' 'tmp2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp2, i8 0" [FIR_HLS.cpp:58]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = sext i25 %tmp_1" [FIR_HLS.cpp:58]   --->   Operation 25 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp2, i2 0" [FIR_HLS.cpp:58]   --->   Operation 26 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl14 = sext i19 %tmp_2" [FIR_HLS.cpp:58]   --->   Operation 27 'sext' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.94ns)   --->   "%tmp3 = sub i26 %p_shl, i26 %p_shl14" [FIR_HLS.cpp:58]   --->   Operation 28 'sub' 'tmp3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i26 %tmp3" [FIR_HLS.cpp:66]   --->   Operation 29 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i32 %mul_ln66, i32 %sext_ln66_7" [FIR_HLS.cpp:66]   --->   Operation 30 'add' 'add_ln66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp1 = mul i27 %tmp_cast, i27 134217392" [FIR_HLS.cpp:66]   --->   Operation 31 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp1_cast = sext i27 %tmp1" [FIR_HLS.cpp:66]   --->   Operation 32 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i32 %mul_ln66, i32 %sext_ln66_7" [FIR_HLS.cpp:66]   --->   Operation 33 'add' 'add_ln66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %add_ln66, i32 %tmp1_cast" [FIR_HLS.cpp:66]   --->   Operation 34 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:58]   --->   Operation 35 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %add_ln66, i32 %tmp1_cast" [FIR_HLS.cpp:66]   --->   Operation 36 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32, i32 16, i32 31" [FIR_HLS.cpp:68]   --->   Operation 37 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%newret = insertvalue i80 <undef>, i16 %y" [FIR_HLS.cpp:68]   --->   Operation 38 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i80 %newret, i16 %FIR_delays_read_17" [FIR_HLS.cpp:68]   --->   Operation 39 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i80 %newret2, i16 %FIR_delays_read_16" [FIR_HLS.cpp:68]   --->   Operation 40 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i80 %newret4, i16 %FIR_delays_read_15" [FIR_HLS.cpp:68]   --->   Operation 41 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i80 %newret6, i16 %FIR_delays_write_read" [FIR_HLS.cpp:68]   --->   Operation 42 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %newret8" [FIR_HLS.cpp:68]   --->   Operation 43 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.996ns
The critical path consists of the following:
	wire read operation ('FIR_delays', FIR_HLS.cpp:58) on port 'FIR_delays_read_23' (FIR_HLS.cpp:58) [9]  (0.000 ns)
	'mul' operation 32 bit of DSP[29] ('mul_ln66', FIR_HLS.cpp:66) [15]  (0.996 ns)

 <State 2>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[30] ('tmp', FIR_HLS.cpp:66) [18]  (1.696 ns)
	'mul' operation 27 bit of DSP[30] ('tmp1', FIR_HLS.cpp:66) [20]  (0.996 ns)

 <State 3>: 2.443ns
The critical path consists of the following:
	'add' operation 17 bit ('tmp2', FIR_HLS.cpp:58) [22]  (0.853 ns)
	'sub' operation 26 bit ('tmp3', FIR_HLS.cpp:58) [27]  (0.945 ns)
	'add' operation 32 bit of DSP[29] ('add_ln66', FIR_HLS.cpp:66) [29]  (0.645 ns)

 <State 4>: 1.290ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[29] ('add_ln66', FIR_HLS.cpp:66) [29]  (0.645 ns)
	'add' operation 32 bit of DSP[30] ('FIR_accu32', FIR_HLS.cpp:66) [30]  (0.645 ns)

 <State 5>: 0.645ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[30] ('FIR_accu32', FIR_HLS.cpp:66) [30]  (0.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
