// Seed: 2881549400
module module_0 (
    input  tri1  id_0,
    output tri   id_1,
    input  uwire module_0,
    input  wor   id_3,
    output uwire id_4,
    input  tri0  id_5
);
  wire id_7;
  module_2();
  wire id_8;
endmodule
module module_1 (
    input wire id_0
    , id_5,
    input uwire id_1,
    output supply1 id_2,
    output wire id_3
);
  tri0 id_6;
  assign id_6 = (1);
  wire id_7;
  module_0(
      id_0, id_2, id_0, id_0, id_3, id_0
  );
endmodule
module module_2 ();
  assign id_1 = id_1;
  reg id_2 = id_2;
  assign id_2 = 1 && 1;
  longint id_3;
  id_4 :
  assert property (@(posedge 1) 1)
  else $display(1);
  assign id_4 = 1;
  reg id_5;
  tri id_6;
  always @(negedge 1 or posedge id_6) begin
    id_5 <= id_2;
  end
  wire id_7;
  wire id_8;
  assign id_3 = 1;
  assign id_3 = id_1[1];
  assign id_4 = (1);
endmodule
