#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffbb873c90 .scope module, "test" "test" 2 335;
 .timescale 0 0;
v0x7fffbb8bbfd0_0 .var "clk", 0 0;
v0x7fffbb8bc070_0 .net "out", 0 0, v0x7fffbb8baad0_0;  1 drivers
v0x7fffbb8bc160_0 .var "reset", 0 0;
S_0x7fffbb873970 .scope module, "p1" "placement" 2 348, 2 4 0, S_0x7fffbb873c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
P_0x7fffbb896480 .param/l "eval0" 0 2 10, +C4<00000000000000000000000000010111>;
P_0x7fffbb8964c0 .param/l "eval1" 0 2 10, +C4<00000000000000000000000000011000>;
P_0x7fffbb896500 .param/l "eval2" 0 2 10, +C4<00000000000000000000000000011001>;
P_0x7fffbb896540 .param/l "eval3" 0 2 10, +C4<00000000000000000000000000011010>;
P_0x7fffbb896580 .param/l "eval4" 0 2 10, +C4<00000000000000000000000000011011>;
P_0x7fffbb8965c0 .param/l "eval5" 0 2 10, +C4<00000000000000000000000000011100>;
P_0x7fffbb896600 .param/l "eval6" 0 2 10, +C4<00000000000000000000000000011101>;
P_0x7fffbb896640 .param/l "eval7" 0 2 10, +C4<00000000000000000000000000011110>;
P_0x7fffbb896680 .param/l "exit" 0 2 11, +C4<00000000000000000000000000011111>;
P_0x7fffbb8966c0 .param/l "init0" 0 2 6, +C4<00000000000000000000000000000000>;
P_0x7fffbb896700 .param/l "init1" 0 2 6, +C4<00000000000000000000000000000001>;
P_0x7fffbb896740 .param/l "init2" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x7fffbb896780 .param/l "init3" 0 2 6, +C4<00000000000000000000000000000011>;
P_0x7fffbb8967c0 .param/l "n" 0 2 13, +C4<00000000000000000000000000000101>;
P_0x7fffbb896800 .param/l "n_edge" 0 2 13, +C4<00000000000000000000000000010110>;
P_0x7fffbb896840 .param/l "posA0" 0 2 8, +C4<00000000000000000000000000001001>;
P_0x7fffbb896880 .param/l "posA1" 0 2 8, +C4<00000000000000000000000000001010>;
P_0x7fffbb8968c0 .param/l "posA2" 0 2 8, +C4<00000000000000000000000000001011>;
P_0x7fffbb896900 .param/l "posA3" 0 2 8, +C4<00000000000000000000000000001100>;
P_0x7fffbb896940 .param/l "posA4" 0 2 8, +C4<00000000000000000000000000001101>;
P_0x7fffbb896980 .param/l "posA5" 0 2 8, +C4<00000000000000000000000000001110>;
P_0x7fffbb8969c0 .param/l "posA6" 0 2 8, +C4<00000000000000000000000000001111>;
P_0x7fffbb896a00 .param/l "posA7" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x7fffbb896a40 .param/l "posB0" 0 2 9, +C4<00000000000000000000000000010001>;
P_0x7fffbb896a80 .param/l "posB1" 0 2 9, +C4<00000000000000000000000000010010>;
P_0x7fffbb896ac0 .param/l "posB2" 0 2 9, +C4<00000000000000000000000000010011>;
P_0x7fffbb896b00 .param/l "posB3" 0 2 9, +C4<00000000000000000000000000010100>;
P_0x7fffbb896b40 .param/l "posB4" 0 2 9, +C4<00000000000000000000000000010101>;
P_0x7fffbb896b80 .param/l "posB5" 0 2 9, +C4<00000000000000000000000000010110>;
P_0x7fffbb896bc0 .param/l "reMem0" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x7fffbb896c00 .param/l "reMem1" 0 2 7, +C4<00000000000000000000000000000101>;
P_0x7fffbb896c40 .param/l "reMem2" 0 2 7, +C4<00000000000000000000000000000110>;
P_0x7fffbb896c80 .param/l "reMem3" 0 2 7, +C4<00000000000000000000000000000111>;
P_0x7fffbb896cc0 .param/l "reMem4" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x7fffbb896d00 .param/l "size_offset" 0 2 13, +C4<00000000000000000000000000111110>;
P_0x7fffbb896d40 .param/l "tam_grid_mem" 0 2 13, +C4<00000000000000000000000000001100>;
P_0x7fffbb896d80 .param/l "tam_off_mem" 0 2 13, +C4<00000000000000000000000000000110>;
P_0x7fffbb896dc0 .param/l "tam_pos_mem" 0 2 13, +C4<00000000000000000000000000000111>;
P_0x7fffbb896e00 .param/l "waitState" 0 2 11, +C4<00000000000000000000000000100000>;
L_0x7fffbb829a50 .functor BUFZ 32, v0x7fffbb879110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffbb824440 .functor BUFZ 32, v0x7fffbb8b5830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffbb824310 .functor BUFZ 32, v0x7fffbb8b80b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffbb7eb8f0 .functor BUFZ 32, v0x7fffbb8b8c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffbb7eb7c0 .functor BUFZ 32, v0x7fffbb8b6d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffbb893cf0 .functor BUFZ 32, v0x7fffbb8b76c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffbb893d60 .functor BUFZ 32, v0x7fffbb8b61f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbb8b91c0_0 .net/s "a", 31 0, L_0x7fffbb829a50;  1 drivers
v0x7fffbb8b92c0_0 .var/s "addrEA", 31 0;
v0x7fffbb8b9380_0 .var/s "addrEB", 31 0;
v0x7fffbb8b9480_0 .var/s "addrGrid", 31 0;
v0x7fffbb8b9550_0 .var/s "addrOX", 31 0;
v0x7fffbb8b9640_0 .var/s "addrOY", 31 0;
v0x7fffbb8b9710_0 .var/s "addrPX", 31 0;
v0x7fffbb8b97e0_0 .var/s "addrPY", 31 0;
v0x7fffbb8b98b0_0 .var "aux1", 31 0;
v0x7fffbb8b9950_0 .var "aux2", 31 0;
v0x7fffbb8b9a30_0 .var "aux3", 31 0;
v0x7fffbb8b9b10_0 .var "aux4", 31 0;
v0x7fffbb8b9bf0_0 .net/s "b", 31 0, L_0x7fffbb824440;  1 drivers
v0x7fffbb8b9cd0_0 .net "clk", 0 0, v0x7fffbb8bbfd0_0;  1 drivers
v0x7fffbb8b9d70_0 .var "cont", 31 0;
v0x7fffbb8b9e50_0 .var/s "diff_pos_x", 31 0;
v0x7fffbb8b9f30_0 .var/s "diff_pos_y", 31 0;
v0x7fffbb8ba010_0 .var/s "dinGrid", 31 0;
v0x7fffbb8ba100_0 .var/s "dinPX", 31 0;
v0x7fffbb8ba1d0_0 .var/s "dinPY", 31 0;
v0x7fffbb8ba2a0_0 .net/s "doutEA", 31 0, v0x7fffbb879110_0;  1 drivers
v0x7fffbb8ba370_0 .net/s "doutEB", 31 0, v0x7fffbb8b5830_0;  1 drivers
v0x7fffbb8ba440_0 .net/s "doutGrid", 31 0, v0x7fffbb8b61f0_0;  1 drivers
v0x7fffbb8ba510_0 .net/s "doutOX", 31 0, v0x7fffbb8b6d30_0;  1 drivers
v0x7fffbb8ba5e0_0 .net/s "doutOY", 31 0, v0x7fffbb8b76c0_0;  1 drivers
v0x7fffbb8ba6b0_0 .net/s "doutPX", 31 0, v0x7fffbb8b80b0_0;  1 drivers
v0x7fffbb8ba780_0 .net/s "doutPY", 31 0, v0x7fffbb8b8c00_0;  1 drivers
v0x7fffbb8ba850_0 .var "i", 31 0;
v0x7fffbb8ba910_0 .var "j", 31 0;
v0x7fffbb8ba9f0_0 .var "next_state", 31 0;
v0x7fffbb8baad0_0 .var "out", 0 0;
v0x7fffbb8bab90_0 .net "outGrid", 31 0, L_0x7fffbb893d60;  1 drivers
v0x7fffbb8bac70_0 .net "outOX", 31 0, L_0x7fffbb7eb7c0;  1 drivers
v0x7fffbb8bad50_0 .net "outOY", 31 0, L_0x7fffbb893cf0;  1 drivers
v0x7fffbb8bae30_0 .net "outPX", 31 0, L_0x7fffbb824310;  1 drivers
v0x7fffbb8baf10_0 .net "outPY", 31 0, L_0x7fffbb7eb8f0;  1 drivers
v0x7fffbb8baff0_0 .var/s "pos_a_X", 31 0;
v0x7fffbb8bb0d0_0 .var/s "pos_a_Y", 31 0;
v0x7fffbb8bb1b0_0 .var/s "pos_b_X", 31 0;
v0x7fffbb8bb290_0 .var/s "pos_b_Y", 31 0;
v0x7fffbb8bb370_0 .var "reEA", 0 0;
v0x7fffbb8bb440_0 .var "reEB", 0 0;
v0x7fffbb8bb510_0 .var "reGrid", 0 0;
v0x7fffbb8bb5e0_0 .var "reOX", 0 0;
v0x7fffbb8bb6b0_0 .var "reOY", 0 0;
v0x7fffbb8bb780_0 .var "rePX", 0 0;
v0x7fffbb8bb850_0 .var "rePY", 0 0;
v0x7fffbb8bb920_0 .net "reset", 0 0, v0x7fffbb8bc160_0;  1 drivers
v0x7fffbb8bb9c0_0 .var "state", 31 0;
v0x7fffbb8bba60_0 .var/s "sum", 31 0;
v0x7fffbb8bbb00_0 .var/s "sum_1hop", 31 0;
v0x7fffbb8bbba0_0 .var "weGrid", 0 0;
v0x7fffbb8bbc70_0 .var "wePX", 0 0;
v0x7fffbb8bbd40_0 .var "wePY", 0 0;
v0x7fffbb8bbe10_0 .var/s "xi", 31 0;
v0x7fffbb8bbeb0_0 .var/s "xj", 31 0;
S_0x7fffbb873650 .scope module, "ea" "memoryROM" 2 325, 3 1 0, S_0x7fffbb873970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /OUTPUT 32 "data"
P_0x7fffbb892dc0 .param/l "data_depth" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7fffbb892e00 .param/str "init_file" 0 3 2, "dados/chebyshev/eaData.txt";
v0x7fffbb894290_0 .net/s "addr", 31 0, v0x7fffbb8b92c0_0;  1 drivers
v0x7fffbb87a250_0 .net "clk", 0 0, v0x7fffbb8bbfd0_0;  alias, 1 drivers
v0x7fffbb879110_0 .var/s "data", 31 0;
v0x7fffbb878110 .array/s "memROM", 0 31, 31 0;
v0x7fffbb877350_0 .net "read", 0 0, v0x7fffbb8bb370_0;  1 drivers
v0x7fffbb87b3b0_0 .net "reset", 0 0, v0x7fffbb8bc160_0;  alias, 1 drivers
E_0x7fffbb82b580 .event posedge, v0x7fffbb87a250_0;
S_0x7fffbb8b5350 .scope module, "eb" "memoryROM" 2 326, 3 1 0, S_0x7fffbb873970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /OUTPUT 32 "data"
P_0x7fffbb8956c0 .param/l "data_depth" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7fffbb895700 .param/str "init_file" 0 3 2, "dados/chebyshev/ebData.txt";
v0x7fffbb876550_0 .net/s "addr", 31 0, v0x7fffbb8b9380_0;  1 drivers
v0x7fffbb8b5740_0 .net "clk", 0 0, v0x7fffbb8bbfd0_0;  alias, 1 drivers
v0x7fffbb8b5830_0 .var/s "data", 31 0;
v0x7fffbb8b5900 .array/s "memROM", 0 31, 31 0;
v0x7fffbb8b59a0_0 .net "read", 0 0, v0x7fffbb8bb440_0;  1 drivers
v0x7fffbb8b5ab0_0 .net "reset", 0 0, v0x7fffbb8bc160_0;  alias, 1 drivers
S_0x7fffbb8b5c00 .scope module, "grid" "memoryRAM" 2 331, 4 1 0, S_0x7fffbb873970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 32 "addr"
    .port_info 5 /OUTPUT 32 "dataRead"
    .port_info 6 /INPUT 32 "dataWrite"
P_0x7fffbb8b5590 .param/l "data_depth" 0 4 3, +C4<00000000000000000000000000001100>;
P_0x7fffbb8b55d0 .param/str "init_file" 0 4 2, "gridData.txt";
v0x7fffbb8b5fe0_0 .net/s "addr", 31 0, v0x7fffbb8b9480_0;  1 drivers
v0x7fffbb8b60e0_0 .net "clk", 0 0, v0x7fffbb8bbfd0_0;  alias, 1 drivers
v0x7fffbb8b61f0_0 .var/s "dataRead", 31 0;
v0x7fffbb8b6290_0 .net/s "dataWrite", 31 0, v0x7fffbb8ba010_0;  1 drivers
v0x7fffbb8b6370 .array/s "memRAM", 0 4095, 31 0;
v0x7fffbb8b6480_0 .net "read", 0 0, v0x7fffbb8bb510_0;  1 drivers
v0x7fffbb8b6540_0 .net "reset", 0 0, v0x7fffbb8bc160_0;  alias, 1 drivers
v0x7fffbb8b6630_0 .net "write", 0 0, v0x7fffbb8bbba0_0;  1 drivers
S_0x7fffbb8b67d0 .scope module, "offset_x" "memoryROM" 2 327, 3 1 0, S_0x7fffbb873970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /OUTPUT 32 "data"
P_0x7fffbb8b5e20 .param/l "data_depth" 0 3 3, +C4<00000000000000000000000000000110>;
P_0x7fffbb8b5e60 .param/str "init_file" 0 3 2, "offsetXData.txt";
v0x7fffbb8b6b70_0 .net/s "addr", 31 0, v0x7fffbb8b9550_0;  1 drivers
v0x7fffbb8b6c70_0 .net "clk", 0 0, v0x7fffbb8bbfd0_0;  alias, 1 drivers
v0x7fffbb8b6d30_0 .var/s "data", 31 0;
v0x7fffbb8b6e00 .array/s "memROM", 0 63, 31 0;
v0x7fffbb8b6ec0_0 .net "read", 0 0, v0x7fffbb8bb5e0_0;  1 drivers
v0x7fffbb8b6fd0_0 .net "reset", 0 0, v0x7fffbb8bc160_0;  alias, 1 drivers
S_0x7fffbb8b7110 .scope module, "offset_y" "memoryROM" 2 328, 3 1 0, S_0x7fffbb873970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /OUTPUT 32 "data"
P_0x7fffbb8b69f0 .param/l "data_depth" 0 3 3, +C4<00000000000000000000000000000110>;
P_0x7fffbb8b6a30 .param/str "init_file" 0 3 2, "offsetYData.txt";
v0x7fffbb8b7500_0 .net/s "addr", 31 0, v0x7fffbb8b9640_0;  1 drivers
v0x7fffbb8b7600_0 .net "clk", 0 0, v0x7fffbb8bbfd0_0;  alias, 1 drivers
v0x7fffbb8b76c0_0 .var/s "data", 31 0;
v0x7fffbb8b7790 .array/s "memROM", 0 63, 31 0;
v0x7fffbb8b7850_0 .net "read", 0 0, v0x7fffbb8bb6b0_0;  1 drivers
v0x7fffbb8b7910_0 .net "reset", 0 0, v0x7fffbb8bc160_0;  alias, 1 drivers
S_0x7fffbb8b7ae0 .scope module, "pos_X" "memoryRAM" 2 329, 4 1 0, S_0x7fffbb873970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 32 "addr"
    .port_info 5 /OUTPUT 32 "dataRead"
    .port_info 6 /INPUT 32 "dataWrite"
P_0x7fffbb8b7c60 .param/l "data_depth" 0 4 3, +C4<00000000000000000000000000000111>;
P_0x7fffbb8b7ca0 .param/str "init_file" 0 4 2, "posData.txt";
v0x7fffbb8b7ef0_0 .net/s "addr", 31 0, v0x7fffbb8b9710_0;  1 drivers
v0x7fffbb8b7ff0_0 .net "clk", 0 0, v0x7fffbb8bbfd0_0;  alias, 1 drivers
v0x7fffbb8b80b0_0 .var/s "dataRead", 31 0;
v0x7fffbb8b8180_0 .net/s "dataWrite", 31 0, v0x7fffbb8ba100_0;  1 drivers
v0x7fffbb8b8260 .array/s "memRAM", 0 127, 31 0;
v0x7fffbb8b8370_0 .net "read", 0 0, v0x7fffbb8bb780_0;  1 drivers
v0x7fffbb8b8430_0 .net "reset", 0 0, v0x7fffbb8bc160_0;  alias, 1 drivers
v0x7fffbb8b84d0_0 .net "write", 0 0, v0x7fffbb8bbc70_0;  1 drivers
S_0x7fffbb8b8670 .scope module, "pos_Y" "memoryRAM" 2 330, 4 1 0, S_0x7fffbb873970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 32 "addr"
    .port_info 5 /OUTPUT 32 "dataRead"
    .port_info 6 /INPUT 32 "dataWrite"
P_0x7fffbb8b7d40 .param/l "data_depth" 0 4 3, +C4<00000000000000000000000000000111>;
P_0x7fffbb8b7d80 .param/str "init_file" 0 4 2, "posData.txt";
v0x7fffbb8b8a40_0 .net/s "addr", 31 0, v0x7fffbb8b97e0_0;  1 drivers
v0x7fffbb8b8b40_0 .net "clk", 0 0, v0x7fffbb8bbfd0_0;  alias, 1 drivers
v0x7fffbb8b8c00_0 .var/s "dataRead", 31 0;
v0x7fffbb8b8cd0_0 .net/s "dataWrite", 31 0, v0x7fffbb8ba1d0_0;  1 drivers
v0x7fffbb8b8db0 .array/s "memRAM", 0 127, 31 0;
v0x7fffbb8b8ec0_0 .net "read", 0 0, v0x7fffbb8bb850_0;  1 drivers
v0x7fffbb8b8f80_0 .net "reset", 0 0, v0x7fffbb8bc160_0;  alias, 1 drivers
v0x7fffbb8b9020_0 .net "write", 0 0, v0x7fffbb8bbd40_0;  1 drivers
    .scope S_0x7fffbb873650;
T_0 ;
    %wait E_0x7fffbb82b580;
    %load/vec4 v0x7fffbb87b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbb879110_0, 0, 32;
    %vpi_call 3 12 "$readmemh", P_0x7fffbb892e00, v0x7fffbb878110, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffbb877350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %ix/getv/s 4, v0x7fffbb894290_0;
    %load/vec4a v0x7fffbb878110, 4;
    %assign/vec4 v0x7fffbb879110_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbb8b5350;
T_1 ;
    %wait E_0x7fffbb82b580;
    %load/vec4 v0x7fffbb8b5ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbb8b5830_0, 0, 32;
    %vpi_call 3 12 "$readmemh", P_0x7fffbb895700, v0x7fffbb8b5900, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffbb8b59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 4, v0x7fffbb876550_0;
    %load/vec4a v0x7fffbb8b5900, 4;
    %assign/vec4 v0x7fffbb8b5830_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbb8b67d0;
T_2 ;
    %wait E_0x7fffbb82b580;
    %load/vec4 v0x7fffbb8b6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbb8b6d30_0, 0, 32;
    %vpi_call 3 12 "$readmemh", P_0x7fffbb8b5e60, v0x7fffbb8b6e00, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111111 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffbb8b6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v0x7fffbb8b6b70_0;
    %load/vec4a v0x7fffbb8b6e00, 4;
    %assign/vec4 v0x7fffbb8b6d30_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbb8b7110;
T_3 ;
    %wait E_0x7fffbb82b580;
    %load/vec4 v0x7fffbb8b7910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbb8b76c0_0, 0, 32;
    %vpi_call 3 12 "$readmemh", P_0x7fffbb8b6a30, v0x7fffbb8b7790, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111111 {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffbb8b7850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv/s 4, v0x7fffbb8b7500_0;
    %load/vec4a v0x7fffbb8b7790, 4;
    %assign/vec4 v0x7fffbb8b76c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbb8b7ae0;
T_4 ;
    %wait E_0x7fffbb82b580;
    %load/vec4 v0x7fffbb8b8430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbb8b80b0_0, 0, 32;
    %vpi_call 4 13 "$readmemh", P_0x7fffbb8b7ca0, v0x7fffbb8b8260, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b80b0_0, 0;
    %load/vec4 v0x7fffbb8b8370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/getv/s 4, v0x7fffbb8b7ef0_0;
    %load/vec4a v0x7fffbb8b8260, 4;
    %assign/vec4 v0x7fffbb8b80b0_0, 0;
T_4.2 ;
    %load/vec4 v0x7fffbb8b84d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fffbb8b8180_0;
    %ix/getv/s 3, v0x7fffbb8b7ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbb8b8260, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffbb8b8670;
T_5 ;
    %wait E_0x7fffbb82b580;
    %load/vec4 v0x7fffbb8b8f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbb8b8c00_0, 0, 32;
    %vpi_call 4 13 "$readmemh", P_0x7fffbb8b7d80, v0x7fffbb8b8db0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b8c00_0, 0;
    %load/vec4 v0x7fffbb8b8ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/getv/s 4, v0x7fffbb8b8a40_0;
    %load/vec4a v0x7fffbb8b8db0, 4;
    %assign/vec4 v0x7fffbb8b8c00_0, 0;
T_5.2 ;
    %load/vec4 v0x7fffbb8b9020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fffbb8b8cd0_0;
    %ix/getv/s 3, v0x7fffbb8b8a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbb8b8db0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffbb8b5c00;
T_6 ;
    %wait E_0x7fffbb82b580;
    %load/vec4 v0x7fffbb8b6540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbb8b61f0_0, 0, 32;
    %vpi_call 4 13 "$readmemh", P_0x7fffbb8b55d0, v0x7fffbb8b6370, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000111111111111 {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b61f0_0, 0;
    %load/vec4 v0x7fffbb8b6480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/getv/s 4, v0x7fffbb8b5fe0_0;
    %load/vec4a v0x7fffbb8b6370, 4;
    %assign/vec4 v0x7fffbb8b61f0_0, 0;
T_6.2 ;
    %load/vec4 v0x7fffbb8b6630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fffbb8b6290_0;
    %ix/getv/s 3, v0x7fffbb8b5fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbb8b6370, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffbb873970;
T_7 ;
    %wait E_0x7fffbb82b580;
    %load/vec4 v0x7fffbb8bb920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b92c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b9380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b9550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b9640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bbc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bbd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bbba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b9480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8bba60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b9d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8bbb00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffbb8b9d70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbb8b9d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bbc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bbd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bb510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8bbba0_0, 0;
    %load/vec4 v0x7fffbb8bb9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 32;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 32;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 32;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 32;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 32;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 32;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 32;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %jmp T_7.35;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8b92c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb5e0_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x7fffbb8b9550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb6b0_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x7fffbb8b9640_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.3 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbb8bad50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.36, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbd40_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %load/vec4 v0x7fffbb8bad50_0;
    %assign/vec4 v0x7fffbb8ba1d0_0, 0;
    %jmp T_7.37;
T_7.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbd40_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %load/vec4 v0x7fffbb8bad50_0;
    %pushi/vec4 4294967295, 0, 32;
    %xor;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbb8ba1d0_0, 0;
T_7.37 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbb8bac70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.38, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbc70_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %load/vec4 v0x7fffbb8bac70_0;
    %assign/vec4 v0x7fffbb8ba100_0, 0;
    %jmp T_7.39;
T_7.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbc70_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %load/vec4 v0x7fffbb8bac70_0;
    %pushi/vec4 4294967295, 0, 32;
    %xor;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbb8ba100_0, 0;
T_7.39 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb780_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb850_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba910_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbba0_0, 0;
    %load/vec4 v0x7fffbb8bae30_0;
    %muli 5, 0, 32;
    %load/vec4 v0x7fffbb8baf10_0;
    %add;
    %assign/vec4 v0x7fffbb8b9480_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8ba010_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.6 ;
    %load/vec4 v0x7fffbb8ba850_0;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_7.40, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba850_0, 0;
    %pushi/vec4 23, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.41;
T_7.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb370_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %assign/vec4 v0x7fffbb8b92c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb440_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %assign/vec4 v0x7fffbb8b9380_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
T_7.41 ;
    %jmp T_7.35;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb780_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb850_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.8 ;
    %load/vec4 v0x7fffbb8bae30_0;
    %assign/vec4 v0x7fffbb8baff0_0, 0;
    %load/vec4 v0x7fffbb8baf10_0;
    %assign/vec4 v0x7fffbb8bb0d0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb780_0, 0;
    %load/vec4 v0x7fffbb8b9bf0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb850_0, 0;
    %load/vec4 v0x7fffbb8b9bf0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.10 ;
    %load/vec4 v0x7fffbb8bae30_0;
    %assign/vec4 v0x7fffbb8bb1b0_0, 0;
    %load/vec4 v0x7fffbb8baf10_0;
    %assign/vec4 v0x7fffbb8bb290_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.42, 4;
    %pushi/vec4 17, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.43;
T_7.42 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
T_7.43 ;
    %jmp T_7.35;
T_7.11 ;
    %load/vec4 v0x7fffbb8baff0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_7.44, 4;
    %pushi/vec4 17, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba910_0, 0;
    %jmp T_7.45;
T_7.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb780_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb5e0_0, 0;
    %load/vec4 v0x7fffbb8ba910_0;
    %assign/vec4 v0x7fffbb8b9550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb850_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb6b0_0, 0;
    %load/vec4 v0x7fffbb8ba910_0;
    %assign/vec4 v0x7fffbb8b9640_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
T_7.45 ;
    %jmp T_7.35;
T_7.12 ;
    %load/vec4 v0x7fffbb8bae30_0;
    %load/vec4 v0x7fffbb8bac70_0;
    %add;
    %assign/vec4 v0x7fffbb8b98b0_0, 0;
    %load/vec4 v0x7fffbb8baf10_0;
    %load/vec4 v0x7fffbb8bad50_0;
    %add;
    %assign/vec4 v0x7fffbb8b9a30_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbc70_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %load/vec4 v0x7fffbb8b98b0_0;
    %assign/vec4 v0x7fffbb8ba100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbd40_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %load/vec4 v0x7fffbb8b9a30_0;
    %assign/vec4 v0x7fffbb8ba1d0_0, 0;
    %pushi/vec4 12, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb780_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb850_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %load/vec4 v0x7fffbb8ba910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffbb8ba910_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 13, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.15 ;
    %load/vec4 v0x7fffbb8bae30_0;
    %assign/vec4 v0x7fffbb8bbe10_0, 0;
    %load/vec4 v0x7fffbb8baf10_0;
    %assign/vec4 v0x7fffbb8bbeb0_0, 0;
    %load/vec4 v0x7fffbb8bae30_0;
    %muli 5, 0, 32;
    %load/vec4 v0x7fffbb8baf10_0;
    %add;
    %assign/vec4 v0x7fffbb8b98b0_0, 0;
    %pushi/vec4 14, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb510_0, 0;
    %load/vec4 v0x7fffbb8b98b0_0;
    %assign/vec4 v0x7fffbb8b9480_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 15, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.17 ;
    %load/vec4 v0x7fffbb8bab90_0;
    %assign/vec4 v0x7fffbb8b9950_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.18 ;
    %load/vec4 v0x7fffbb8b9950_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffbb8bbe10_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbb8bbe10_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7fffbb8bbeb0_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbb8bbeb0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbba0_0, 0;
    %load/vec4 v0x7fffbb8b98b0_0;
    %assign/vec4 v0x7fffbb8b9480_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8ba010_0, 0;
    %load/vec4 v0x7fffbb8bbe10_0;
    %assign/vec4 v0x7fffbb8baff0_0, 0;
    %load/vec4 v0x7fffbb8bbeb0_0;
    %assign/vec4 v0x7fffbb8bb0d0_0, 0;
    %pushi/vec4 17, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba910_0, 0;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0x7fffbb8baff0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_7.48, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
T_7.48 ;
T_7.47 ;
    %pushi/vec4 62, 0, 32;
    %load/vec4 v0x7fffbb8ba910_0;
    %cmp/u;
    %jmp/0xz  T_7.50, 5;
    %vpi_call 2 206 "$display", "No solution\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8baad0_0, 0;
    %pushi/vec4 31, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
T_7.50 ;
    %jmp T_7.35;
T_7.19 ;
    %load/vec4 v0x7fffbb8bb1b0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_7.52, 4;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba910_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffbb8ba850_0, 0, 32;
    %jmp T_7.53;
T_7.52 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb5e0_0, 0;
    %load/vec4 v0x7fffbb8ba910_0;
    %assign/vec4 v0x7fffbb8b9550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb6b0_0, 0;
    %load/vec4 v0x7fffbb8ba910_0;
    %assign/vec4 v0x7fffbb8b9640_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 18, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
T_7.53 ;
    %jmp T_7.35;
T_7.20 ;
    %load/vec4 v0x7fffbb8baff0_0;
    %load/vec4 v0x7fffbb8bac70_0;
    %add;
    %assign/vec4 v0x7fffbb8bbe10_0, 0;
    %load/vec4 v0x7fffbb8bb0d0_0;
    %load/vec4 v0x7fffbb8bad50_0;
    %add;
    %assign/vec4 v0x7fffbb8bbeb0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.21 ;
    %load/vec4 v0x7fffbb8bbe10_0;
    %muli 5, 0, 32;
    %load/vec4 v0x7fffbb8bbeb0_0;
    %add;
    %assign/vec4 v0x7fffbb8b98b0_0, 0;
    %pushi/vec4 20, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.22 ;
    %load/vec4 v0x7fffbb8ba910_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffbb8ba910_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb510_0, 0;
    %load/vec4 v0x7fffbb8b98b0_0;
    %assign/vec4 v0x7fffbb8b9480_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 21, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.23 ;
    %load/vec4 v0x7fffbb8bab90_0;
    %assign/vec4 v0x7fffbb8b9950_0, 0;
    %pushi/vec4 22, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.24 ;
    %load/vec4 v0x7fffbb8b9950_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffbb8bbe10_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbb8bbe10_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7fffbb8bbeb0_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbb8bbeb0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.54, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbba0_0, 0;
    %load/vec4 v0x7fffbb8b98b0_0;
    %assign/vec4 v0x7fffbb8b9480_0, 0;
    %load/vec4 v0x7fffbb8b9bf0_0;
    %assign/vec4 v0x7fffbb8ba010_0, 0;
    %load/vec4 v0x7fffbb8bbe10_0;
    %assign/vec4 v0x7fffbb8bb1b0_0, 0;
    %load/vec4 v0x7fffbb8bbeb0_0;
    %assign/vec4 v0x7fffbb8bb290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbc70_0, 0;
    %load/vec4 v0x7fffbb8b9bf0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %load/vec4 v0x7fffbb8bbe10_0;
    %assign/vec4 v0x7fffbb8ba100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bbd40_0, 0;
    %load/vec4 v0x7fffbb8b9bf0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %load/vec4 v0x7fffbb8bbeb0_0;
    %assign/vec4 v0x7fffbb8ba1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbb8ba910_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffbb8ba850_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.55;
T_7.54 ;
    %load/vec4 v0x7fffbb8bb1b0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_7.56, 4;
    %pushi/vec4 17, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
T_7.56 ;
T_7.55 ;
    %pushi/vec4 62, 0, 32;
    %load/vec4 v0x7fffbb8ba910_0;
    %cmp/u;
    %jmp/0xz  T_7.58, 5;
    %vpi_call 2 258 "$display", "No solution\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbb8baad0_0, 0;
    %pushi/vec4 31, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
T_7.58 ;
    %jmp T_7.35;
T_7.25 ;
    %load/vec4 v0x7fffbb8ba850_0;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_7.60, 4;
    %pushi/vec4 31, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.61;
T_7.60 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb370_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %assign/vec4 v0x7fffbb8b92c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb440_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %assign/vec4 v0x7fffbb8b9380_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 24, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
T_7.61 ;
    %jmp T_7.35;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb780_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b9710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8bb850_0, 0;
    %load/vec4 v0x7fffbb8b91c0_0;
    %assign/vec4 v0x7fffbb8b97e0_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 25, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.27 ;
    %load/vec4 v0x7fffbb8bae30_0;
    %assign/vec4 v0x7fffbb8b98b0_0, 0;
    %load/vec4 v0x7fffbb8baf10_0;
    %assign/vec4 v0x7fffbb8b9950_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %pushi/vec4 26, 0, 32;
    %assign/vec4 v0x7fffbb8ba9f0_0, 0;
    %jmp T_7.35;
T_7.28 ;
    %load/vec4 v0x7fffbb8bae30_0;
    %assign/vec4 v0x7fffbb8b9a30_0, 0;
    %load/vec4 v0x7fffbb8baf10_0;
    %assign/vec4 v0x7fffbb8b9b10_0, 0;
    %pushi/vec4 27, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.29 ;
    %load/vec4 v0x7fffbb8b98b0_0;
    %load/vec4 v0x7fffbb8b9a30_0;
    %sub;
    %assign/vec4 v0x7fffbb8b9e50_0, 0;
    %pushi/vec4 28, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.30 ;
    %load/vec4 v0x7fffbb8b9e50_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_7.62, 5;
    %load/vec4 v0x7fffbb8b9e50_0;
    %pushi/vec4 4294967295, 0, 32;
    %xor;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbb8b9e50_0, 0;
T_7.62 ;
    %load/vec4 v0x7fffbb8b9950_0;
    %load/vec4 v0x7fffbb8b9b10_0;
    %sub;
    %assign/vec4 v0x7fffbb8b9f30_0, 0;
    %pushi/vec4 29, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.31 ;
    %load/vec4 v0x7fffbb8b9f30_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_7.64, 5;
    %load/vec4 v0x7fffbb8b9f30_0;
    %pushi/vec4 4294967295, 0, 32;
    %xor;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbb8b9f30_0, 0;
T_7.64 ;
    %pushi/vec4 30, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.32 ;
    %load/vec4 v0x7fffbb8bba60_0;
    %load/vec4 v0x7fffbb8b9e50_0;
    %add;
    %load/vec4 v0x7fffbb8b9f30_0;
    %add;
    %subi 1, 0, 32;
    %assign/vec4 v0x7fffbb8bba60_0, 0;
    %load/vec4 v0x7fffbb8bbb00_0;
    %load/vec4 v0x7fffbb8b9e50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x7fffbb8b9e50_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %add;
    %add;
    %load/vec4 v0x7fffbb8b9f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x7fffbb8b9f30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %add;
    %add;
    %subi 1, 0, 32;
    %assign/vec4 v0x7fffbb8bbb00_0, 0;
    %load/vec4 v0x7fffbb8ba850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffbb8ba850_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbb8baad0_0, 0;
    %vpi_call 2 316 "$write", "\012Evaluation = %1d\012Evaluation 1-hop = %1d\012Cycles = %1d\012", v0x7fffbb8bba60_0, v0x7fffbb8bbb00_0, v0x7fffbb8b9d70_0 {0 0 0};
    %vpi_call 2 317 "$finish" {0 0 0};
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x7fffbb8ba9f0_0;
    %assign/vec4 v0x7fffbb8bb9c0_0, 0;
    %jmp T_7.35;
T_7.35 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbb873c90;
T_8 ;
    %vpi_call 2 339 "$dumpfile", "random_placement_chebyshev.vcd" {0 0 0};
    %vpi_call 2 340 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbb8bbfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbb8bc160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbb8bc160_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbb8bc160_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fffbb873c90;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x7fffbb8bbfd0_0;
    %nor/r;
    %store/vec4 v0x7fffbb8bbfd0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "random_placement_chebyshev.v";
    "./memorias/memoryROM.v";
    "./memorias/memoryRAM.v";
