
---------- Begin Simulation Statistics ----------
final_tick                               70892825626000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57889                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792012                       # Number of bytes of host memory used
host_op_rate                                    92787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   172.74                       # Real time elapsed on the host
host_tick_rate                               15145831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002616                       # Number of seconds simulated
sim_ticks                                  2616349750                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           10                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3032                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       617184                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18601                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       858663                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494852                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       617184                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       122332                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          936881                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38783                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2006                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092856                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7118333                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18628                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1276701                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1181645                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5065814                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.164024                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.139651                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       824724     16.28%     16.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1868354     36.88%     53.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       420307      8.30%     61.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       187051      3.69%     65.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       136899      2.70%     67.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       165426      3.27%     71.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       134560      2.66%     73.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51792      1.02%     74.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1276701     25.20%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5065814                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523268                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523268                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2338656                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17537600                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           558348                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1511277                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          18853                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        796372                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3687331                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    73                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1408785                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    95                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              936881                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            842470                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4349702                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10904140                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           37706                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179044                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       854766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533635                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.083854                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5223512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.399858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.550636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2425120     46.43%     46.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           138425      2.65%     49.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           107683      2.06%     51.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148253      2.84%     53.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           182781      3.50%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           334173      6.40%     63.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           172901      3.31%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           192156      3.68%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1522020     29.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5223512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2734730                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362081                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32331                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776163                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.195458                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5090696                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1408785                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          139775                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3712636                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422634                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17210039                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3681911                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29392                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16720804                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             92                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         43746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          18853                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         44526                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          155                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       389784                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       103047                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        23535                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          252                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        27778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26919400                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16705503                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497644                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13396277                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.192533                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16711939                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28975456                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13055853                       # number of integer regfile writes
system.switch_cpus.ipc                       1.911067                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.911067                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99733      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10365785     61.88%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85849      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34543      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341111      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128694      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159878      0.95%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63477      0.38%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138883      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           45      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175676      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23003      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12796      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3410879     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1409879      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278437      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          386      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16750196                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1576996                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3133680                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1539794                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1885548                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              194053                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011585                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          115755     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             57      0.03%     59.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3394      1.75%     61.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            18      0.01%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3008      1.55%     62.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10003      5.15%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56389     29.06%     97.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1352      0.70%     97.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         4075      2.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15267520                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35861857                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15165709                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16506367                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17210025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16750196                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           14                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1181624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77580                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1714258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5223512                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.206692                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.250128                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       727627     13.93%     13.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       590202     11.30%     25.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       878510     16.82%     42.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       809597     15.50%     57.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       752673     14.41%     71.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       603109     11.55%     83.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       344967      6.60%     90.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       256472      4.91%     95.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260355      4.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5223512                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.201075                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              842498                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       406011                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       291731                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3712636                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422634                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6711924                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5232679                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          214435                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         133606                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           869305                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         475041                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2123                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54780043                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17428688                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22403017                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1986324                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1264237                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          18853                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2134589                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1678373                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2997853                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29932317                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4112327                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             20999117                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34578325                       # The number of ROB writes
system.switch_cpus.timesIdled                     134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50249                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             16                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2325                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           697                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       194048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       194048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  194048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3022                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3716000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16071750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2616349750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4801                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           334                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5482                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2874816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2909632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              26                       # Total snoops (count)
system.tol2bus.snoopTraffic                       640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25709     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44885500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38037000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            498499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          205                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22472                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22677                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          205                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22472                       # number of overall hits
system.l2.overall_hits::total                   22677                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2887                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3022                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2887                       # number of overall misses
system.l2.overall_misses::total                  3022                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9938000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    230140500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        240078500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9938000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    230140500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       240078500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25699                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25699                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.382530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.113845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117592                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.382530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.113845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117592                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78251.968504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79716.141323                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79443.580410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78251.968504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79716.141323                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79443.580410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  10                       # number of writebacks
system.l2.writebacks::total                        10                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3014                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    201270500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    209938500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    201270500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    209938500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.382530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.113845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.382530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.113845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117281                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68251.968504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69716.141323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69654.445919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68251.968504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69716.141323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69654.445919                       # average overall mshr miss latency
system.l2.replacements                             26                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19555                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19555                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          210                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              210                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          210                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          210                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        17558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17558                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2325                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    182278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     182278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.116845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.116934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78466.853207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78399.354839                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    159048500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159048500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.116845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.116833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68466.853207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68466.853207                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9938000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9938000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.382530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.386228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78251.968504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77038.759690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8668000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8668000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.382530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.380240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68251.968504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68251.968504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     47862000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47862000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.102957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84861.702128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84264.084507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     42222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.102957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74861.702128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74861.702128                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2515.867452                       # Cycle average of tags in use
system.l2.tags.total_refs                          43                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        26                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.653846                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.234672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   117.433868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2390.198925                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.028670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.583545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.614225                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.731934                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    405016                       # Number of tag accesses
system.l2.tags.data_accesses                   405016                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       184768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             193408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 10                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             48923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3106618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     70620528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73922838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        48923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3106618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3155541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         244616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               244616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         244616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            48923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3106618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     70620528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             74167454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6634                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         10                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       10                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     29536500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                86011500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9806.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28556.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2183                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   10                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.530760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.821320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.502135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          285     34.38%     34.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          333     40.17%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48      5.79%     80.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      9.65%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      1.33%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.72%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.48%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.84%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55      6.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          829                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 192768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  192896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        73.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2544385000                       # Total gap between requests
system.mem_ctrls.avgGap                     841397.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       184640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3106618.295203078073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 70571604.580006927252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           10                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3437250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     82574250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27064.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28602.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2184840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1161270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8203860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        191941800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        843047520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1253058330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.933801                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2189941250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87259750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    339138750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3734220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1984785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13301820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        389990580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        676270080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1291800525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.741529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1754592500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87259750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    774487500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2616339750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       842092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           842105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       842092                       # number of overall hits
system.cpu.icache.overall_hits::total          842105                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          378                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            380                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          378                       # number of overall misses
system.cpu.icache.overall_misses::total           380                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     14451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14451000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     14451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14451000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       842470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       842485                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       842470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       842485                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000451                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38230.158730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38028.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38230.158730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38028.947368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          332                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          332                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          332                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          332                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     12604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     12604000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12604000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000394                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000394                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37963.855422                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37963.855422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37963.855422                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37963.855422                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       842092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          842105                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          378                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           380                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     14451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       842470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       842485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38230.158730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38028.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     12604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37963.855422                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37963.855422                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               210                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.671429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000074                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004266                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1685304                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1685304                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4670297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4670298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4670297                       # number of overall hits
system.cpu.dcache.overall_hits::total         4670298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26255                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26249                       # number of overall misses
system.cpu.dcache.overall_misses::total         26255                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    547954497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    547954497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    547954497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    547954497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4696546                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4696553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4696546                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4696553                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005590                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20875.252276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20870.481699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20875.252276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20870.481699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2874                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.968750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19555                       # number of writebacks
system.cpu.dcache.writebacks::total             19555                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          890                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          890                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          890                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25359                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    506264497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    506264497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    506264497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    506264497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005399                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005399                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005399                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005399                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19963.898300                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19963.898300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19963.898300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19963.898300                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24340                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3291116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3291117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    131006500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131006500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3297479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3297484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001930                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20588.794594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20575.859903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5478                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    109282500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109282500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19949.342826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19949.342826                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    416947997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    416947997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20966.911244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20964.802745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    396981997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    396981997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19967.908908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19967.908908                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892825626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.036606                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2271819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24340                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.336853                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.036492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9418470                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9418470                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900643839500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75727                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796468                       # Number of bytes of host memory used
host_op_rate                                   121474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   528.21                       # Real time elapsed on the host
host_tick_rate                               14801225                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007818                       # Number of seconds simulated
sim_ticks                                  7818213500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1859654                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59641                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2619768                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1532988                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1859654                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       326666                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2865948                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120794                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7561                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42345481                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21549350                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59641                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3848648                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4408969                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15037800                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.201008                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.141591                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2334281     15.52%     15.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5579571     37.10%     52.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1229019      8.17%     60.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       579210      3.85%     64.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       459669      3.06%     67.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       452985      3.01%     70.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       412819      2.75%     73.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       141598      0.94%     74.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3848648     25.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15037800                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.521214                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.521214                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6737683                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53818420                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1713019                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4740647                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          68895                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2365561                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11307745                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   201                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4532648                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   251                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2865948                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2623562                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12898906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               33329479                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          137790                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.183287                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2658004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1653782                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.131528                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15625805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.508770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.559629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6995911     44.77%     44.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           451657      2.89%     47.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           308366      1.97%     49.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           460525      2.95%     52.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           559707      3.58%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1014148      6.49%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           500900      3.21%     65.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           614303      3.93%     69.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4720288     30.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15625805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8435108                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4303803                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       100834                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2370974                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.273773                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15823553                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4532648                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          519981                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11387955                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           28                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4583533                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52702549                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11290905                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       102183                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51190107                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         88951                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          68895                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         89577                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          461                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1164497                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          177                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          778                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       568727                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       369492                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          778                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16077                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81178672                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              51036461                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500323                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40615555                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.263946                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51159957                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88376118                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39521356                       # number of integer regfile writes
system.switch_cpus.ipc                       1.918597                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.918597                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       402341      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31466764     61.35%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259663      0.51%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104170      0.20%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1024231      2.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387484      0.76%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482089      0.94%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189495      0.37%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419452      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          133      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530804      1.03%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69601      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38903      0.08%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10269362     20.02%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4331738      8.45%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1045972      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206970      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51292296                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5230807                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10329859                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5046234                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6470217                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              694437                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013539                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          345313     49.73%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            363      0.05%     49.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10265      1.48%     51.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            52      0.01%     51.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%     51.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7665      1.10%     52.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29848      4.30%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         183146     26.37%     83.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32453      4.67%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        76678     11.04%     98.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8652      1.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46353585                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108802597                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45990227                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50799519                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52702368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51292296                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4566419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       227628                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5267696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15625805                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.282538                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.256465                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2036596     13.03%     13.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1728939     11.06%     24.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2574508     16.48%     40.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2491339     15.94%     56.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2194919     14.05%     70.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1898073     12.15%     82.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1068072      6.84%     89.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       805021      5.15%     94.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       828338      5.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15625805                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.280308                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2623562                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     7                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1057351                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       839519                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11387955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4583533                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20778012                       # number of misc regfile reads
system.switch_cpus.numCycles                 15636427                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          668495                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         373148                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2662530                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1218886                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9300                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166926203                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53390525                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68056467                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6118207                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3715502                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          68895                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6107678                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5864139                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9229808                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91397074                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12660637                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63622601                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105679913                       # The number of ROB writes
system.switch_cpus.timesIdled                     272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160974                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2696                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7818213500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                953                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2403                       # Transaction distribution
system.membus.trans_dist::CleanEvict              554                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3341                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           953                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        11545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       428608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       428608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  428608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4294                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4294                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18161000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22709000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7818213500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7818213500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7818213500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7818213500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16769                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61437                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61438                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18242                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9304832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9408192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5200                       # Total snoops (count)
system.tol2bus.snoopTraffic                    153792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            85749                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031441                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83053     96.86%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2696      3.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85749                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          146940000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119520000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1306996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7818213500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          719                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        75536                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76255                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          719                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        75536                       # number of overall hits
system.l2.overall_hits::total                   76255                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          151                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4143                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4294                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          151                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4143                       # number of overall misses
system.l2.overall_misses::total                  4294                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     12324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    317508500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        329832500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     12324000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    317508500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       329832500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80549                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80549                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.173563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.051996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053309                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.173563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.051996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053309                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81615.894040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76637.340092                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76812.412669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81615.894040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76637.340092                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76812.412669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2403                       # number of writebacks
system.l2.writebacks::total                      2403                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4294                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     10814000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    276078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    286892500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     10814000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    276078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    286892500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.173563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.051996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.173563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.051996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053309                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71615.894040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66637.340092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66812.412669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71615.894040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66637.340092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66812.412669                       # average overall mshr miss latency
system.l2.replacements                           5200                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65708                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          745                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          453                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           453                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        58096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 58096                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3341                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3341                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    252627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     252627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.054381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.054381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75614.337025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75614.337025                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    219217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    219217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.054381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.054381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65614.337025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65614.337025                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     12324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.173563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.173563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81615.894040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81615.894040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     10814000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10814000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.173563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71615.894040                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71615.894040                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     64881000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     64881000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.043964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80899.002494                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80899.002494                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     56861000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     56861000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.043964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70899.002494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70899.002494                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7818213500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3383.018210                       # Cycle average of tags in use
system.l2.tags.total_refs                      210727                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.683208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.923641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.783632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.654606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    90.708857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3239.947474                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.022146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.791003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.825932                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4090                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1648                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998535                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1294084                       # Number of tag accesses
system.l2.tags.data_accesses                  1294084                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7818213500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       265152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             274816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       153792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          153792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1236088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     33914653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35150741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1236088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1236088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19670990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19670990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19670990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1236088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     33914653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54821731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013971002500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          136                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          136                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12679                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4294                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2403                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              264                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     33736750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               111886750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8094.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26844.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3384                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.210950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.047361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.436221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          385     31.00%     31.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          322     25.93%     56.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123      9.90%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           90      7.25%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           71      5.72%     79.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      3.06%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      2.82%     85.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.85%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          155     12.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1242                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.757353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    285.564950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           129     94.85%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      3.68%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.74%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           136                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.470588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.443395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               38     27.94%     27.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.94%     30.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               86     63.24%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      5.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           136                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 266752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  152064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  274816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               153792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        34.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        19.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7879908000                       # Total gap between requests
system.mem_ctrls.avgGap                    1176632.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       257088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       152064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1236088.014224732993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 32883215.583713591099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19449967.694026261568                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4598500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    107288250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 171791152000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30453.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25896.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  71490283.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4184040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2223870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            14108640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5674140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     617098560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        572933220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2519690880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3735913350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.847446                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6545140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    261140250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1011933250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4683840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2489520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15650880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6728580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     617098560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        647577000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2456832960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3751061340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.784971                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6380892500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    261140250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1176180750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10434553250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3464695                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3464708                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3464695                       # number of overall hits
system.cpu.icache.overall_hits::total         3464708                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1337                       # number of overall misses
system.cpu.icache.overall_misses::total          1339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     39254000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39254000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     39254000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39254000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3466032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3466047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3466032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3466047                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000386                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 29359.760658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29315.907394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 29359.760658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29315.907394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   101.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          955                       # number of writebacks
system.cpu.icache.writebacks::total               955                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     33832000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33832000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     33832000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33832000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 28146.422629                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28146.422629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 28146.422629                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28146.422629                       # average overall mshr miss latency
system.cpu.icache.replacements                    955                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3464695                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3464708                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     39254000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39254000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3466032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3466047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 29359.760658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29315.907394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     33832000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33832000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 28146.422629                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28146.422629                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020748                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3465912                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1204                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2878.664452                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020453                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.486328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6933298                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6933298                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18895974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18895975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18944353                       # number of overall hits
system.cpu.dcache.overall_hits::total        18944354                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109327                       # number of overall misses
system.cpu.dcache.overall_misses::total        109333                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1853376992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1853376992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1853376992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1853376992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19002300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19002307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19053680                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19053687                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005738                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005738                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17431.079811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17430.096227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 16952.600840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16951.670511                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7436                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.822985                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85263                       # number of writebacks
system.cpu.dcache.writebacks::total             85263                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3358                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3358                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102968                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102968                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105038                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105038                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1692863492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1692863492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1742750992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1742750992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005513                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16440.675666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16440.675666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16591.623908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16591.623908                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104020                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13364176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13364177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        24984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    418109000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    418109000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13389160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13389165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16735.070445                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16732.391548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    339645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    339645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15687.990762                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15687.990762                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81342                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1435267992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1435267992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014491                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17644.857417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17644.423584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1353218492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1353218492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014487                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16641.069530                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16641.069530                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        48379                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48379                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51380                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51380                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.058408                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.058408                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2070                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2070                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     49887500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     49887500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040288                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040288                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 24100.241546                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24100.241546                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900643839500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.149519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19049398                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.346845                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.149128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38212418                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38212418                       # Number of data accesses

---------- End Simulation Statistics   ----------
