# Lab 1: Introduce Verilog HDL
## Description
Design a MUX in behavioral and structural style.
## Tools:
* Cadence XCelium
## Result:
* __Simulation waveform of structural style__:
![](result/mux_s_tb.png)
* __Simulation waveform of behavioral style__:
![](result/mux_b_tb.png)