---
id: IEC6169142004
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: Behavioural languages
  type: title-main
- language: en
  script: Latn
  content: 'Part 4: Verilog® hardware description language'
  type: title-part
- language: en
  script: Latn
  content: 'Behavioural languages - Part 4: Verilog® hardware description language'
  type: main
source:
- type: src
  content: https://webstore.iec.ch/publication/19917
- type: obp
  content: https://webstore.iec.ch/preview/info_iec61691-4{ed1.0}en.pdf
docidentifier:
- content: IEC 61691-4:2004
  type: IEC
  primary: true
- content: 'urn:iec:std:iec:61691-4:2004-10:::'
  type: URN
date:
- type: published
  at: '2004-10-05'
- type: stable-until
  at: '2011-06-01'
- type: obsoleted
  at: '2011-06-01'
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - type: org
      content: www.iec.ch
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    abbreviation:
      language: en
      script: Latn
      content: IEC
- role:
  - type: author
    description:
    - content: committee
  organization:
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    subdivision:
    - name:
      - language: en
        script: Latn
        content: TC 91
      identifier:
      - content: '91'
      type: technical-committee
    abbreviation:
      language: en
      script: Latn
      content: IEC
edition:
  content: '1'
language:
- en
script:
- Latn
abstract:
- language: en
  script: Latn
  content: Contains the formal syntax and semantics of all Verilog HDL constructs;
    the formal syntax and semantics of Standard Delay Format (SDF) constructs; simulation
    system tasks and functions,such as text output display commands; compiler directives,such
    as text substitution macros and simulation time scaling; the Programming Language
    Interface (PLI) binding mechanism; the formal syntax and semantics of access routines,task/function
    routines,and Verilog procedural interface routines; informative usage examples;
    informative delay model for SDF; listings of header files for PLI This publication
    has the status of a double logo IEEE/IEC standard
status:
  stage:
    content: WITHDRAWN
copyright:
- from: '2004'
  owner:
  - organization:
      uri:
      - type: org
        content: www.iec.ch
      name:
      - language: en
        script: Latn
        content: International Electrotechnical Commission
      abbreviation:
        language: en
        script: Latn
        content: IEC
place:
- city: Geneva
ext:
  schema_version: v1.0.0
  doctype:
    content: international-standard
  flavor: iec
  ics:
  - code: 25.040.01
    text: Industrial automation systems in general
  - code: '35.060'
    text: Languages used in information technology
  structuredidentifier:
    type: IEC
    project_number:
      content: '13749'
  price_code: iec:P
