// Seed: 3041474479
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wand id_4,
    input supply0 id_5,
    output tri id_6,
    output supply1 id_7,
    input wand id_8,
    output wand id_9,
    input uwire id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    output uwire id_14,
    output wand id_15,
    input uwire id_16,
    output tri id_17,
    output tri0 id_18
);
  logic id_20;
  ;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_12 = 0;
  assign id_1 = id_0;
  assign id_1 = id_0;
endmodule
