/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [50:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire [13:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(celloutsig_0_6z | celloutsig_0_12z[15]);
  assign celloutsig_1_6z = ~celloutsig_1_3z[0];
  assign celloutsig_0_16z = ~celloutsig_0_14z;
  assign celloutsig_1_4z = ~((in_data[143] | celloutsig_1_0z) & (in_data[176] | celloutsig_1_2z[0]));
  assign celloutsig_1_0z = in_data[135] | ~(in_data[183]);
  assign celloutsig_0_6z = celloutsig_0_2z | ~(celloutsig_0_3z[9]);
  assign celloutsig_0_0z = in_data[31] | in_data[91];
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } + { celloutsig_1_5z[4:3], celloutsig_1_1z, celloutsig_1_8z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 18'h00000;
    else _00_ <= { celloutsig_0_8z[5:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_6z } & celloutsig_1_10z[5:0];
  assign celloutsig_1_12z = { celloutsig_1_9z[7:6], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z } / { 1'h1, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[68:46] / { 1'h1, in_data[74:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z[8:7], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } === { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_3z[1:0], celloutsig_1_8z, celloutsig_1_9z } >= { celloutsig_1_5z[3:1], celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_18z[3:0], celloutsig_1_6z } >= { celloutsig_1_9z[7:4], celloutsig_1_13z };
  assign celloutsig_0_2z = { in_data[50:48], celloutsig_0_0z } >= { in_data[62:60], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_3z[7:4] || { celloutsig_0_1z[14], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_7z = in_data[111:102] % { 1'h1, celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_9z[7:5], celloutsig_1_4z, celloutsig_1_7z } % { 1'h1, celloutsig_1_12z[13:1] };
  assign celloutsig_0_10z = celloutsig_0_8z[4:2] % { 1'h1, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_8z = in_data[46:41] % { 1'h1, celloutsig_0_3z[6:2] };
  assign celloutsig_0_12z = { in_data[61:28], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, in_data[82:33] };
  assign celloutsig_0_14z = { celloutsig_0_1z[22:10], celloutsig_0_2z, celloutsig_0_6z } != { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_3z = ~ { in_data[147:146], celloutsig_1_0z };
  assign celloutsig_0_7z = & celloutsig_0_3z[10:8];
  assign celloutsig_0_9z = celloutsig_0_6z & celloutsig_0_3z[13];
  assign celloutsig_0_31z = ~^ _00_[11:1];
  assign celloutsig_1_5z = celloutsig_1_1z >> { in_data[99:96], celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[88:76], celloutsig_0_2z } << { celloutsig_0_1z[19:7], celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[130:128], celloutsig_1_3z, celloutsig_1_0z } >>> { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_32z = _00_[14:6] ~^ { celloutsig_0_8z[2:0], celloutsig_0_29z, celloutsig_0_25z };
  assign celloutsig_1_18z = celloutsig_1_16z[13:7] ~^ { celloutsig_1_14z[5:1], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_5z = { celloutsig_0_3z[9:6], celloutsig_0_0z } ~^ in_data[24:20];
  assign celloutsig_0_25z = { celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_16z } ~^ { _00_[6:3], celloutsig_0_14z };
  assign celloutsig_1_1z = in_data[151:147] ^ { in_data[176:173], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:2] ^ { celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
