# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# A bookmarks file was found in the current directory with 1 bookmark
# ERROR: No extended dataflow license exists
# do beep_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/beep/rtl {C:/fpga/workspace/beep/rtl/beep.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:06 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/beep/rtl" C:/fpga/workspace/beep/rtl/beep.v 
# -- Compiling module beep
# 
# Top level modules:
# 	beep
# End time: 11:47:06 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/beep/rtl {C:/fpga/workspace/beep/rtl/beep_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:06 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/beep/rtl" C:/fpga/workspace/beep/rtl/beep_top.v 
# -- Compiling module beep_top
# 
# Top level modules:
# 	beep_top
# End time: 11:47:06 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/beep/rtl {C:/fpga/workspace/beep/rtl/soundgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:06 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/beep/rtl" C:/fpga/workspace/beep/rtl/soundgen.v 
# -- Compiling module soundgen
# 
# Top level modules:
# 	soundgen
# End time: 11:47:06 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/beep/proj/../testbench {C:/fpga/workspace/beep/proj/../testbench/beeptop_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:06 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/beep/proj/../testbench" C:/fpga/workspace/beep/proj/../testbench/beeptop_tb.v 
# -- Compiling module beeptop_tb
# 
# Top level modules:
# 	beeptop_tb
# End time: 11:47:06 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  beeptop_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" beeptop_tb 
# Start time: 11:47:06 on Nov 12,2023
# Loading work.beeptop_tb
# Loading work.beep_top
# Loading work.soundgen
# Loading work.beep
# ** Warning: (vsim-3015) C:/fpga/workspace/beep/rtl/beep_top.v(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'countAct'. The port definition is at: C:/fpga/workspace/beep/rtl/beep.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /beeptop_tb/beettest/beep01 File: C:/fpga/workspace/beep/rtl/beep.v
# A bookmarks file was found in the current directory with 1 bookmark
# 
# add wave *
# Bookmark(s) were restored for window "Wave"
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint sim:/beeptop_tb/beettest/sound01/*
add wave -position insertpoint sim:/beeptop_tb/beettest/beep01/*
add wave -position insertpoint sim:/beeptop_tb/beettest/timer1/*
restart
# ** Warning: (vsim-3015) C:/fpga/workspace/beep/rtl/beep_top.v(39): [PCDPC] - Port size (1) does not match connection size (32) for port 'countAct'. The port definition is at: C:/fpga/workspace/beep/rtl/beep.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /beeptop_tb/beettest/beep01 File: C:/fpga/workspace/beep/rtl/beep.v
run -all
# ** Note: $stop    : C:/fpga/workspace/beep/proj/../testbench/beeptop_tb.v(40)
#    Time: 1000000400 ns  Iteration: 0  Instance: /beeptop_tb
# Break in Module beeptop_tb at C:/fpga/workspace/beep/proj/../testbench/beeptop_tb.v line 40
# No bookmark changes exist in window "Wave"
# End time: 11:53:00 on Nov 12,2023, Elapsed time: 0:05:54
# Errors: 0, Warnings: 2
