vhdl xil_defaultlib  \
"../../../../ece315_lab1.gen/sources_1/bd/lab1_hw/ip/lab1_hw_axi_gpio_0_0/sim/lab1_hw_axi_gpio_0_0.vhd" \
"../../../../ece315_lab1.gen/sources_1/bd/lab1_hw/ip/lab1_hw_axi_gpio_0_1/sim/lab1_hw_axi_gpio_0_1.vhd" \
"../../../../ece315_lab1.gen/sources_1/bd/lab1_hw/ip/lab1_hw_axi_smc_0/bd_0/ip/ip_1/sim/bd_9d66_psr_aclk_0.vhd" \
"../../../../ece315_lab1.gen/sources_1/bd/lab1_hw/ip/lab1_hw_rst_ps7_0_50M_0/sim/lab1_hw_rst_ps7_0_50M_0.vhd" \
"../../../../ece315_lab1.gen/sources_1/bd/lab1_hw/ip/lab1_hw_axi_gpio_1_1/sim/lab1_hw_axi_gpio_1_1.vhd" \
"../../../../ece315_lab1.gen/sources_1/bd/lab1_hw/ip/lab1_hw_axi_gpio_2_0/sim/lab1_hw_axi_gpio_2_0.vhd" \
"../../../../ece315_lab1.gen/sources_1/bd/lab1_hw/sim/lab1_hw.vhd" \

# Do not sort compile order
nosort
