#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008137f8 .scope module, "jk" "jk" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j"
    .port_info 1 /INPUT 1 "k"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "q0"
    .port_info 4 /OUTPUT 1 "q"
o01f7dc4c .functor BUFZ 1, C4<z>; HiZ drive
v0081b930_0 .net "clk", 0 0, o01f7dc4c;  0 drivers
o01f7dc64 .functor BUFZ 1, C4<z>; HiZ drive
v0081f988_0 .net "j", 0 0, o01f7dc64;  0 drivers
o01f7dc7c .functor BUFZ 1, C4<z>; HiZ drive
v0081f9e0_0 .net "k", 0 0, o01f7dc7c;  0 drivers
v0081fa38_0 .var "q", 0 0;
o01f7dcac .functor BUFZ 1, C4<z>; HiZ drive
v0081fa90_0 .net "q0", 0 0, o01f7dcac;  0 drivers
E_0081aa00 .event posedge, v0081b930_0;
    .scope S_008137f8;
T_0 ;
    %wait E_0081aa00;
    %load/vec4 v0081f988_0;
    %inv;
    %load/vec4 v0081f9e0_0;
    %inv;
    %and;
    %load/vec4 v0081fa90_0;
    %and;
    %load/vec4 v0081f988_0;
    %load/vec4 v0081f9e0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0081f988_0;
    %load/vec4 v0081f9e0_0;
    %and;
    %load/vec4 v0081fa90_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0081fa38_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "jk.v";
