{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714721051185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714721051189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 01:24:11 2024 " "Processing started: Fri May 03 01:24:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714721051189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721051189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off For_Loop_Verilog -c For_Loop_Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off For_Loop_Verilog -c For_Loop_Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721051189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714721051487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714721051487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "for_loop_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file for_loop_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 For_Loop_Verilog " "Found entity 1: For_Loop_Verilog" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714721057706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "For_Loop_Verilog " "Elaborating entity \"For_Loop_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714721057733 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_In1 For_Loop_Verilog.v(26) " "Verilog HDL Always Construct warning at For_Loop_Verilog.v(26): variable \"Data_In1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714721057734 "|For_Loop_Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Dir For_Loop_Verilog.v(26) " "Verilog HDL Always Construct warning at For_Loop_Verilog.v(26): variable \"Dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714721057734 "|For_Loop_Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_In2 For_Loop_Verilog.v(27) " "Verilog HDL Always Construct warning at For_Loop_Verilog.v(27): variable \"Data_In2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714721057734 "|For_Loop_Verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Dir For_Loop_Verilog.v(27) " "Verilog HDL Always Construct warning at For_Loop_Verilog.v(27): variable \"Dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714721057735 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[0\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[0\]\[0\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057735 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[1\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[0\]\[1\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[2\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[0\]\[2\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[3\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[0\]\[3\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[4\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[0\]\[4\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[5\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[0\]\[5\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[6\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[0\]\[6\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[7\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[0\]\[7\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[0\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[1\]\[0\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[1\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[1\]\[1\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[2\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[1\]\[2\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[3\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[1\]\[3\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[4\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[1\]\[4\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[5\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[1\]\[5\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[6\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[1\]\[6\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[7\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[1\]\[7\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[0\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[2\]\[0\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[1\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[2\]\[1\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[2\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[2\]\[2\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[3\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[2\]\[3\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[4\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[2\]\[4\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[5\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[2\]\[5\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[6\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[2\]\[6\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[7\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[2\]\[7\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[0\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[3\]\[0\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[1\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[3\]\[1\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057736 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[2\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[3\]\[2\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[3\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[3\]\[3\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[4\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[3\]\[4\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[5\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[3\]\[5\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[6\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[3\]\[6\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[7\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector2\[3\]\[7\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[0\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[0\]\[0\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[1\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[0\]\[1\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[2\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[0\]\[2\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[3\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[0\]\[3\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[4\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[0\]\[4\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[5\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[0\]\[5\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[6\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[0\]\[6\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[7\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[0\]\[7\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[0\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[1\]\[0\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[1\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[1\]\[1\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[2\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[1\]\[2\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[3\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[1\]\[3\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[4\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[1\]\[4\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[5\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[1\]\[5\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[6\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[1\]\[6\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[7\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[1\]\[7\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[0\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[2\]\[0\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[1\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[2\]\[1\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[2\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[2\]\[2\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[3\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[2\]\[3\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[4\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[2\]\[4\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[5\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[2\]\[5\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057737 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[6\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[2\]\[6\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[7\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[2\]\[7\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[0\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[3\]\[0\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[1\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[3\]\[1\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[2\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[3\]\[2\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[3\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[3\]\[3\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[4\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[3\]\[4\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[5\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[3\]\[5\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[6\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[3\]\[6\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[7\] For_Loop_Verilog.v(24) " "Inferred latch for \"Vector1\[3\]\[7\]\" at For_Loop_Verilog.v(24)" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057738 "|For_Loop_Verilog"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "For_Loop_Verilog.v" "Mult3" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714721057882 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "For_Loop_Verilog.v" "Mult2" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714721057882 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "For_Loop_Verilog.v" "Mult1" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714721057882 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "For_Loop_Verilog.v" "Mult0" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714721057882 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714721057882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714721057914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714721057914 ""}  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714721057914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714721057945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721057945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714721058130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714721058385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714721058385 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR " "No output dependent on input pin \"WR\"" {  } { { "For_Loop_Verilog.v" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop_Verilog/For_Loop_Verilog.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714721058410 "|For_Loop_Verilog|WR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714721058410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714721058411 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714721058411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714721058411 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714721058411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714721058411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714721058422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 01:24:18 2024 " "Processing ended: Fri May 03 01:24:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714721058422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714721058422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714721058422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714721058422 ""}
