// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module two_mm_stream_ijk_ikj_mm1_stage_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v0_address0,
        v0_ce0,
        v0_q0,
        v1_address0,
        v1_ce0,
        v1_q0,
        v611_din,
        v611_full_n,
        v611_write
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [11:0] v0_address0;
output   v0_ce0;
input  [31:0] v0_q0;
output  [11:0] v1_address0;
output   v1_ce0;
input  [31:0] v1_q0;
output  [31:0] v611_din;
input   v611_full_n;
output   v611_write;

reg ap_idle;
reg v0_ce0;
reg v1_ce0;
reg v611_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
reg    ap_done_reg;
reg    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln24_reg_429;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    v611_blk_n;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln28_1_reg_448;
reg   [0:0] icmp_ln28_1_reg_448_pp0_iter2_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
reg    ap_block_state7_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln24_fu_160_p2;
reg   [0:0] icmp_ln24_reg_429_pp0_iter1_reg;
wire   [0:0] or_ln25_fu_248_p2;
reg   [0:0] or_ln25_reg_433;
reg   [0:0] or_ln25_reg_433_pp0_iter1_reg;
wire   [0:0] icmp_ln28_1_fu_318_p2;
reg   [0:0] icmp_ln28_1_reg_448_pp0_iter1_reg;
reg    ap_block_pp0_stage1_11001;
wire   [31:0] grp_fu_121_p2;
reg   [31:0] v9_reg_462;
wire   [31:0] grp_fu_117_p2;
reg   [31:0] v11_reg_472;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln31_1_fu_284_p1;
wire   [63:0] zext_ln32_fu_307_p1;
reg   [31:0] v10_fu_60;
reg   [31:0] ap_sig_allocacmp_v10_load;
wire    ap_block_pp0_stage1;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage0;
reg    ap_idle_pp0_0to1;
reg   [6:0] k_fu_64;
reg   [6:0] ap_sig_allocacmp_k_load;
wire   [6:0] add_ln28_fu_312_p2;
reg   [6:0] j_fu_68;
reg   [6:0] ap_sig_allocacmp_j_load;
wire   [6:0] select_ln25_2_fu_262_p3;
reg   [13:0] indvar_flatten_fu_72;
reg   [13:0] ap_sig_allocacmp_indvar_flatten_load_1;
reg   [13:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [13:0] select_ln25_3_fu_333_p3;
reg   [6:0] i_fu_76;
reg   [6:0] ap_sig_allocacmp_i_load;
wire   [6:0] select_ln24_1_fu_204_p3;
reg   [18:0] indvar_flatten14_fu_80;
reg   [18:0] ap_sig_allocacmp_indvar_flatten14_load;
wire   [18:0] add_ln24_1_fu_166_p2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_117_p0;
wire   [0:0] icmp_ln25_fu_190_p2;
wire   [6:0] add_ln24_fu_184_p2;
wire   [5:0] trunc_ln31_fu_212_p1;
wire   [0:0] icmp_ln28_fu_230_p2;
wire   [0:0] xor_ln24_fu_224_p2;
wire   [6:0] select_ln24_fu_196_p3;
wire   [0:0] and_ln24_fu_236_p2;
wire   [6:0] add_ln25_fu_242_p2;
wire   [6:0] select_ln25_fu_254_p3;
wire   [11:0] tmp_cast_fu_216_p3;
wire   [11:0] zext_ln31_fu_274_p1;
wire   [11:0] add_ln31_fu_278_p2;
wire   [5:0] trunc_ln32_fu_289_p1;
wire   [11:0] tmp_5_cast_fu_293_p3;
wire   [11:0] zext_ln25_fu_270_p1;
wire   [11:0] add_ln32_fu_301_p2;
wire   [13:0] add_ln25_1_fu_327_p2;
reg    grp_fu_117_ce;
reg    grp_fu_121_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_187;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

two_mm_stream_ijk_ikj_fadd_32ns_32ns_32_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_no_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_117_p0),
    .din1(v9_reg_462),
    .ce(grp_fu_117_ce),
    .dout(grp_fu_117_p2)
);

two_mm_stream_ijk_ikj_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v0_q0),
    .din1(v1_q0),
    .ce(grp_fu_121_ce),
    .dout(grp_fu_121_p2)
);

two_mm_stream_ijk_ikj_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter2_stage0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_loop_init_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if ((icmp_ln24_fu_160_p2 == 1'd0)) begin
            i_fu_76 <= select_ln24_1_fu_204_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_76 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if ((icmp_ln24_fu_160_p2 == 1'd0)) begin
            indvar_flatten14_fu_80 <= add_ln24_1_fu_166_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten14_fu_80 <= 19'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if ((icmp_ln24_fu_160_p2 == 1'd0)) begin
            indvar_flatten_fu_72 <= select_ln25_3_fu_333_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_72 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if ((icmp_ln24_fu_160_p2 == 1'd0)) begin
            j_fu_68 <= select_ln25_2_fu_262_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_68 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_187)) begin
        if ((icmp_ln24_fu_160_p2 == 1'd0)) begin
            k_fu_64 <= add_ln28_fu_312_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_64 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
            v10_fu_60 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            v10_fu_60 <= grp_fu_117_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln24_reg_429 <= icmp_ln24_fu_160_p2;
        icmp_ln24_reg_429_pp0_iter1_reg <= icmp_ln24_reg_429;
        icmp_ln28_1_reg_448_pp0_iter1_reg <= icmp_ln28_1_reg_448;
        icmp_ln28_1_reg_448_pp0_iter2_reg <= icmp_ln28_1_reg_448_pp0_iter1_reg;
        or_ln25_reg_433_pp0_iter1_reg <= or_ln25_reg_433;
        v9_reg_462 <= grp_fu_121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln24_fu_160_p2 == 1'd0))) begin
        icmp_ln28_1_reg_448 <= icmp_ln28_1_fu_318_p2;
        or_ln25_reg_433 <= or_ln25_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v11_reg_472 <= grp_fu_117_p2;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_429 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln24_reg_429_pp0_iter1_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 7'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten14_load = 19'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten14_load = indvar_flatten14_fu_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_72;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load_1 = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load_1 = indvar_flatten_fu_72;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_68;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_load = 7'd0;
    end else begin
        ap_sig_allocacmp_k_load = k_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
            ap_sig_allocacmp_v10_load = 32'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            ap_sig_allocacmp_v10_load = grp_fu_117_p2;
        end else begin
            ap_sig_allocacmp_v10_load = v10_fu_60;
        end
    end else begin
        ap_sig_allocacmp_v10_load = v10_fu_60;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_117_ce = 1'b1;
    end else begin
        grp_fu_117_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_121_ce = 1'b1;
    end else begin
        grp_fu_121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_ce0 = 1'b1;
    end else begin
        v0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v1_ce0 = 1'b1;
    end else begin
        v1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_1_reg_448_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v611_blk_n = v611_full_n;
    end else begin
        v611_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln28_1_reg_448_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v611_write = 1'b1;
    end else begin
        v611_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter2_stage0) & (ap_idle_pp0_0to1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_1_fu_166_p2 = (ap_sig_allocacmp_indvar_flatten14_load + 19'd1);

assign add_ln24_fu_184_p2 = (ap_sig_allocacmp_i_load + 7'd1);

assign add_ln25_1_fu_327_p2 = (ap_sig_allocacmp_indvar_flatten_load + 14'd1);

assign add_ln25_fu_242_p2 = (select_ln24_fu_196_p3 + 7'd1);

assign add_ln28_fu_312_p2 = (select_ln25_fu_254_p3 + 7'd1);

assign add_ln31_fu_278_p2 = (tmp_cast_fu_216_p3 + zext_ln31_fu_274_p1);

assign add_ln32_fu_301_p2 = (tmp_5_cast_fu_293_p3 + zext_ln25_fu_270_p1);

assign and_ln24_fu_236_p2 = (xor_ln24_fu_224_p2 & icmp_ln28_fu_230_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln28_1_reg_448_pp0_iter2_reg == 1'd1) & (v611_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln28_1_reg_448_pp0_iter2_reg == 1'd1) & (v611_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln28_1_reg_448_pp0_iter2_reg == 1'd1) & (v611_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter3 = ((icmp_ln28_1_reg_448_pp0_iter2_reg == 1'd1) & (v611_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_187 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign grp_fu_117_p0 = ((or_ln25_reg_433_pp0_iter1_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_v10_load);

assign icmp_ln24_fu_160_p2 = ((ap_sig_allocacmp_indvar_flatten14_load == 19'd262144) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_190_p2 = ((ap_sig_allocacmp_indvar_flatten_load_1 == 14'd4096) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_318_p2 = ((add_ln28_fu_312_p2 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_230_p2 = ((ap_sig_allocacmp_k_load == 7'd64) ? 1'b1 : 1'b0);

assign or_ln25_fu_248_p2 = (icmp_ln25_fu_190_p2 | and_ln24_fu_236_p2);

assign select_ln24_1_fu_204_p3 = ((icmp_ln25_fu_190_p2[0:0] == 1'b1) ? add_ln24_fu_184_p2 : ap_sig_allocacmp_i_load);

assign select_ln24_fu_196_p3 = ((icmp_ln25_fu_190_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign select_ln25_2_fu_262_p3 = ((and_ln24_fu_236_p2[0:0] == 1'b1) ? add_ln25_fu_242_p2 : select_ln24_fu_196_p3);

assign select_ln25_3_fu_333_p3 = ((icmp_ln25_fu_190_p2[0:0] == 1'b1) ? 14'd1 : add_ln25_1_fu_327_p2);

assign select_ln25_fu_254_p3 = ((or_ln25_fu_248_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_k_load);

assign tmp_5_cast_fu_293_p3 = {{trunc_ln32_fu_289_p1}, {6'd0}};

assign tmp_cast_fu_216_p3 = {{trunc_ln31_fu_212_p1}, {6'd0}};

assign trunc_ln31_fu_212_p1 = select_ln24_1_fu_204_p3[5:0];

assign trunc_ln32_fu_289_p1 = select_ln25_fu_254_p3[5:0];

assign v0_address0 = zext_ln31_1_fu_284_p1;

assign v1_address0 = zext_ln32_fu_307_p1;

assign v611_din = v11_reg_472;

assign xor_ln24_fu_224_p2 = (icmp_ln25_fu_190_p2 ^ 1'd1);

assign zext_ln25_fu_270_p1 = select_ln25_2_fu_262_p3;

assign zext_ln31_1_fu_284_p1 = add_ln31_fu_278_p2;

assign zext_ln31_fu_274_p1 = select_ln25_fu_254_p3;

assign zext_ln32_fu_307_p1 = add_ln32_fu_301_p2;

endmodule //two_mm_stream_ijk_ikj_mm1_stage_0_1
