# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2022 16:48:23

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 443.76 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 60.84 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 99.84 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60247       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           483564      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            10814       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout  2486         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            4771         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            2983         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout  12970         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout  13466         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout  12928         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            12722         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            13145         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout  -1307       clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            -3892       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            -2031       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout  12403                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout  12878                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout  12351                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            9956                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            10204                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 443.76 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_1_LC_26_16_3/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_26_16_3/in1
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_26_16_3/clk
Setup Constraint : 62500p
Path slack       : 60246p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         69036

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2300/I                                   Odrv12                         0              1420  RISE       1
I__2300/O                                   Odrv12                       724              2143  RISE       1
I__2301/I                                   Span12Mux_v                    0              2143  RISE       1
I__2301/O                                   Span12Mux_v                  724              2867  RISE       1
I__2302/I                                   Span12Mux_v                    0              2867  RISE       1
I__2302/O                                   Span12Mux_v                  724              3590  RISE       1
I__2303/I                                   Span12Mux_h                    0              3590  RISE       1
I__2303/O                                   Span12Mux_h                  724              4314  RISE       1
I__2304/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2304/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2305/I                                   LocalMux                       0              4665  RISE       1
I__2305/O                                   LocalMux                     486              5151  RISE       1
I__2306/I                                   IoInMux                        0              5151  RISE       1
I__2306/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__20699/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__20699/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__20700/I                                  GlobalMux                      0              6443  RISE       1
I__20700/O                                  GlobalMux                    227              6671  RISE       1
I__20702/I                                  ClkMux                         0              6671  RISE       1
I__20702/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_16_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_1_LC_26_16_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60247  RISE       2
I__20714/I                                    LocalMux                       0              7922  60247  RISE       1
I__20714/O                                    LocalMux                     486              8407  60247  RISE       1
I__20715/I                                    InMux                          0              8407  60247  RISE       1
I__20715/O                                    InMux                        382              8790  60247  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_16_3/in1    LogicCell40_SEQ_MODE_1010      0              8790  60247  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2300/I                                   Odrv12                         0              1420  RISE       1
I__2300/O                                   Odrv12                       724              2143  RISE       1
I__2301/I                                   Span12Mux_v                    0              2143  RISE       1
I__2301/O                                   Span12Mux_v                  724              2867  RISE       1
I__2302/I                                   Span12Mux_v                    0              2867  RISE       1
I__2302/O                                   Span12Mux_v                  724              3590  RISE       1
I__2303/I                                   Span12Mux_h                    0              3590  RISE       1
I__2303/O                                   Span12Mux_h                  724              4314  RISE       1
I__2304/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2304/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2305/I                                   LocalMux                       0              4665  RISE       1
I__2305/O                                   LocalMux                     486              5151  RISE       1
I__2306/I                                   IoInMux                        0              5151  RISE       1
I__2306/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__20699/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__20699/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__20700/I                                  GlobalMux                      0              6443  RISE       1
I__20700/O                                  GlobalMux                    227              6671  RISE       1
I__20702/I                                  ClkMux                         0              6671  RISE       1
I__20702/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_16_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 60.84 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_spi.en_q_LC_21_12_1/lcout
Path End         : u_app.u_flash_spi.byte_cnt_q_6_LC_20_11_1/in0
Capture Clock    : u_app.u_flash_spi.byte_cnt_q_6_LC_20_11_1/clk
Setup Constraint : 500000p
Path slack       : 483564p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3184
- Setup Time                                 -693
----------------------------------------   ------ 
End-of-path required time (ps)             502491

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3184
+ Clock To Q                                796
+ Data Path Delay                         14947
---------------------------------------   ----- 
End-of-path arrival time (ps)             18927
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__20706/I                                      Odrv12                         0                 0  RISE       1
I__20706/O                                      Odrv12                       724               724  RISE       1
I__20708/I                                      LocalMux                       0               724  RISE       1
I__20708/O                                      LocalMux                     486              1209  RISE       1
I__20709/I                                      IoInMux                        0              1209  RISE       1
I__20709/O                                      IoInMux                      382              1592  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1592  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              2502  RISE     282
I__20408/I                                      gio2CtrlBuf                    0              2502  RISE       1
I__20408/O                                      gio2CtrlBuf                    0              2502  RISE       1
I__20409/I                                      GlobalMux                      0              2502  RISE       1
I__20409/O                                      GlobalMux                    227              2729  RISE       1
I__20461/I                                      ClkMux                         0              2729  RISE       1
I__20461/O                                      ClkMux                       455              3184  RISE       1
u_app.u_flash_spi.en_q_LC_21_12_1/clk           LogicCell40_SEQ_MODE_1010      0              3184  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_spi.en_q_LC_21_12_1/lcout                        LogicCell40_SEQ_MODE_1010    796              3980  483564  RISE      18
I__15407/I                                                     Odrv4                          0              3980  483564  RISE       1
I__15407/O                                                     Odrv4                        517              4497  483564  RISE       1
I__15413/I                                                     Span4Mux_h                     0              4497  483564  RISE       1
I__15413/O                                                     Span4Mux_h                   444              4941  483564  RISE       1
I__15426/I                                                     LocalMux                       0              4941  483564  RISE       1
I__15426/O                                                     LocalMux                     486              5427  483564  RISE       1
I__15435/I                                                     InMux                          0              5427  483564  RISE       1
I__15435/O                                                     InMux                        382              5809  483564  RISE       1
u_app.u_flash_spi.state_q_RNIR08P_3_LC_22_9_4/in1              LogicCell40_SEQ_MODE_0000      0              5809  483564  RISE       1
u_app.u_flash_spi.state_q_RNIR08P_3_LC_22_9_4/lcout            LogicCell40_SEQ_MODE_0000    589              6399  483564  RISE      10
I__19958/I                                                     LocalMux                       0              6399  483564  RISE       1
I__19958/O                                                     LocalMux                     486              6884  483564  RISE       1
I__19962/I                                                     InMux                          0              6884  483564  RISE       1
I__19962/O                                                     InMux                        382              7267  483564  RISE       1
u_app.u_flash_spi.u_spi.bit_cnt_q_RNIR5NH2_2_LC_23_10_2/in0    LogicCell40_SEQ_MODE_0000      0              7267  483564  RISE       1
u_app.u_flash_spi.u_spi.bit_cnt_q_RNIR5NH2_2_LC_23_10_2/lcout  LogicCell40_SEQ_MODE_0000    662              7928  483564  RISE       5
I__15742/I                                                     Odrv4                          0              7928  483564  RISE       1
I__15742/O                                                     Odrv4                        517              8445  483564  RISE       1
I__15744/I                                                     Span4Mux_v                     0              8445  483564  RISE       1
I__15744/O                                                     Span4Mux_v                   517              8962  483564  RISE       1
I__15746/I                                                     Span4Mux_h                     0              8962  483564  RISE       1
I__15746/O                                                     Span4Mux_h                   444              9407  483564  RISE       1
I__15748/I                                                     Span4Mux_v                     0              9407  483564  RISE       1
I__15748/O                                                     Span4Mux_v                   517              9923  483564  RISE       1
I__15750/I                                                     Span4Mux_v                     0              9923  483564  RISE       1
I__15750/O                                                     Span4Mux_v                   517             10440  483564  RISE       1
I__15753/I                                                     LocalMux                       0             10440  483564  RISE       1
I__15753/O                                                     LocalMux                     486             10926  483564  RISE       1
I__15758/I                                                     InMux                          0             10926  483564  RISE       1
I__15758/O                                                     InMux                        382             11309  483564  RISE       1
I__15762/I                                                     CascadeMux                     0             11309  483564  RISE       1
I__15762/O                                                     CascadeMux                     0             11309  483564  RISE       1
u_app.u_flash_spi.u_spi.bit_cnt_q_RNI05V76_2_LC_19_22_3/in2    LogicCell40_SEQ_MODE_0000      0             11309  483564  RISE       1
u_app.u_flash_spi.u_spi.bit_cnt_q_RNI05V76_2_LC_19_22_3/lcout  LogicCell40_SEQ_MODE_0000    517             11825  483564  FALL       3
I__12785/I                                                     Odrv4                          0             11825  483564  FALL       1
I__12785/O                                                     Odrv4                        548             12373  483564  FALL       1
I__12788/I                                                     Span4Mux_v                     0             12373  483564  FALL       1
I__12788/O                                                     Span4Mux_v                   548             12921  483564  FALL       1
I__12791/I                                                     Span4Mux_h                     0             12921  483564  FALL       1
I__12791/O                                                     Span4Mux_h                   465             13386  483564  FALL       1
I__12794/I                                                     Span4Mux_v                     0             13386  483564  FALL       1
I__12794/O                                                     Span4Mux_v                   548             13934  483564  FALL       1
I__12795/I                                                     Span4Mux_h                     0             13934  483564  FALL       1
I__12795/O                                                     Span4Mux_h                   465             14399  483564  FALL       1
I__12796/I                                                     LocalMux                       0             14399  483564  FALL       1
I__12796/O                                                     LocalMux                     455             14854  483564  FALL       1
I__12797/I                                                     InMux                          0             14854  483564  FALL       1
I__12797/O                                                     InMux                        320             15175  483564  FALL       1
u_app.u_flash_spi.state_q_RNIMD6L41_13_LC_21_10_4/in1          LogicCell40_SEQ_MODE_0000      0             15175  483564  FALL       1
u_app.u_flash_spi.state_q_RNIMD6L41_13_LC_21_10_4/lcout        LogicCell40_SEQ_MODE_0000    589             15764  483564  RISE       2
I__12822/I                                                     LocalMux                       0             15764  483564  RISE       1
I__12822/O                                                     LocalMux                     486             16250  483564  RISE       1
I__12823/I                                                     InMux                          0             16250  483564  RISE       1
I__12823/O                                                     InMux                        382             16632  483564  RISE       1
u_app.u_flash_spi.state_q_RNI1319H3_13_LC_21_11_3/in3          LogicCell40_SEQ_MODE_0000      0             16632  483564  RISE       1
u_app.u_flash_spi.state_q_RNI1319H3_13_LC_21_11_3/lcout        LogicCell40_SEQ_MODE_0000    465             17097  483564  RISE       8
I__12835/I                                                     Odrv4                          0             17097  483564  RISE       1
I__12835/O                                                     Odrv4                        517             17614  483564  RISE       1
I__12838/I                                                     Span4Mux_h                     0             17614  483564  RISE       1
I__12838/O                                                     Span4Mux_h                   444             18059  483564  RISE       1
I__12844/I                                                     LocalMux                       0             18059  483564  RISE       1
I__12844/O                                                     LocalMux                     486             18544  483564  RISE       1
I__12847/I                                                     InMux                          0             18544  483564  RISE       1
I__12847/O                                                     InMux                        382             18927  483564  RISE       1
u_app.u_flash_spi.byte_cnt_q_6_LC_20_11_1/in0                  LogicCell40_SEQ_MODE_1010      0             18927  483564  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__20706/I                                      Odrv12                         0                 0  RISE       1
I__20706/O                                      Odrv12                       724               724  RISE       1
I__20708/I                                      LocalMux                       0               724  RISE       1
I__20708/O                                      LocalMux                     486              1209  RISE       1
I__20709/I                                      IoInMux                        0              1209  RISE       1
I__20709/O                                      IoInMux                      382              1592  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1592  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              2502  RISE     282
I__20408/I                                      gio2CtrlBuf                    0              2502  RISE       1
I__20408/O                                      gio2CtrlBuf                    0              2502  RISE       1
I__20409/I                                      GlobalMux                      0              2502  RISE       1
I__20409/O                                      GlobalMux                    227              2729  RISE       1
I__20484/I                                      ClkMux                         0              2729  RISE       1
I__20484/O                                      ClkMux                       455              3184  RISE       1
u_app.u_flash_spi.byte_cnt_q_6_LC_20_11_1/clk   LogicCell40_SEQ_MODE_1010      0              3184  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 99.84 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/clk
Setup Constraint : 20830p
Path slack       : 10814p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8528
---------------------------------------   ----- 
End-of-path arrival time (ps)             10006
 
Launch Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14576/I                                                          GlobalMux                               0                 0  RISE       1
I__14576/O                                                          GlobalMux                             227               227  RISE       1
I__14586/I                                                          ClkMux                                  0               227  RISE       1
I__14586/O                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/lcout                LogicCell40_SEQ_MODE_1010    796              1478  10814  RISE       7
I__8384/I                                                                           LocalMux                       0              1478  10814  RISE       1
I__8384/O                                                                           LocalMux                     486              1964  10814  RISE       1
I__8389/I                                                                           InMux                          0              1964  10814  RISE       1
I__8389/O                                                                           InMux                        382              2346  10814  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI4G2G_3_LC_16_9_2/in3                         LogicCell40_SEQ_MODE_0000      0              2346  10814  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI4G2G_3_LC_16_9_2/lcout                       LogicCell40_SEQ_MODE_0000    465              2812  10814  RISE       2
I__8380/I                                                                           LocalMux                       0              2812  10814  RISE       1
I__8380/O                                                                           LocalMux                     486              3297  10814  RISE       1
I__8382/I                                                                           InMux                          0              3297  10814  RISE       1
I__8382/O                                                                           InMux                        382              3680  10814  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIDB7N_2_LC_16_9_0/in3                         LogicCell40_SEQ_MODE_0000      0              3680  10814  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIDB7N_2_LC_16_9_0/ltout                       LogicCell40_SEQ_MODE_0000    403              4083  10814  FALL       1
I__8396/I                                                                           CascadeMux                     0              4083  10814  FALL       1
I__8396/O                                                                           CascadeMux                     0              4083  10814  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIPRQG1_0_LC_16_9_1/in2                        LogicCell40_SEQ_MODE_0000      0              4083  10814  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIPRQG1_0_LC_16_9_1/lcout                      LogicCell40_SEQ_MODE_0000    558              4641  10814  RISE       1
I__8483/I                                                                           LocalMux                       0              4641  10814  RISE       1
I__8483/O                                                                           LocalMux                     486              5127  10814  RISE       1
I__8484/I                                                                           InMux                          0              5127  10814  RISE       1
I__8484/O                                                                           InMux                        382              5510  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_16_9_6/in3         LogicCell40_SEQ_MODE_0000      0              5510  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_16_9_6/ltout       LogicCell40_SEQ_MODE_0000    403              5913  10814  FALL       1
I__8480/I                                                                           CascadeMux                     0              5913  10814  FALL       1
I__8480/O                                                                           CascadeMux                     0              5913  10814  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIRCKK4_LC_16_9_7/in2       LogicCell40_SEQ_MODE_0000      0              5913  10814  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIRCKK4_LC_16_9_7/lcout     LogicCell40_SEQ_MODE_0000    558              6471  10814  RISE       4
I__8475/I                                                                           LocalMux                       0              6471  10814  RISE       1
I__8475/O                                                                           LocalMux                     486              6957  10814  RISE       1
I__8476/I                                                                           InMux                          0              6957  10814  RISE       1
I__8476/O                                                                           InMux                        382              7339  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIIBDN4_0_LC_16_8_6/in3    LogicCell40_SEQ_MODE_0000      0              7339  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIIBDN4_0_LC_16_8_6/lcout  LogicCell40_SEQ_MODE_0000    465              7804  10814  RISE       6
I__8398/I                                                                           LocalMux                       0              7804  10814  RISE       1
I__8398/O                                                                           LocalMux                     486              8290  10814  RISE       1
I__8402/I                                                                           InMux                          0              8290  10814  RISE       1
I__8402/O                                                                           InMux                        382              8673  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_15_9_4/in3         LogicCell40_SEQ_MODE_0000      0              8673  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_15_9_4/lcout       LogicCell40_SEQ_MODE_0000    465              9138  10814  RISE       9
I__7653/I                                                                           LocalMux                       0              9138  10814  RISE       1
I__7653/O                                                                           LocalMux                     486              9624  10814  RISE       1
I__7655/I                                                                           InMux                          0              9624  10814  RISE       1
I__7655/O                                                                           InMux                        382             10006  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/in0                  LogicCell40_SEQ_MODE_1010      0             10006  10814  RISE       1

Capture Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14576/I                                                          GlobalMux                               0                 0  RISE       1
I__14576/O                                                          GlobalMux                             227               227  RISE       1
I__14586/I                                                          ClkMux                                  0               227  RISE       1
I__14586/O                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_1_LC_26_16_3/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_26_16_3/in1
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_26_16_3/clk
Setup Constraint : 62500p
Path slack       : 60246p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         69036

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2300/I                                   Odrv12                         0              1420  RISE       1
I__2300/O                                   Odrv12                       724              2143  RISE       1
I__2301/I                                   Span12Mux_v                    0              2143  RISE       1
I__2301/O                                   Span12Mux_v                  724              2867  RISE       1
I__2302/I                                   Span12Mux_v                    0              2867  RISE       1
I__2302/O                                   Span12Mux_v                  724              3590  RISE       1
I__2303/I                                   Span12Mux_h                    0              3590  RISE       1
I__2303/O                                   Span12Mux_h                  724              4314  RISE       1
I__2304/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2304/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2305/I                                   LocalMux                       0              4665  RISE       1
I__2305/O                                   LocalMux                     486              5151  RISE       1
I__2306/I                                   IoInMux                        0              5151  RISE       1
I__2306/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__20699/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__20699/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__20700/I                                  GlobalMux                      0              6443  RISE       1
I__20700/O                                  GlobalMux                    227              6671  RISE       1
I__20702/I                                  ClkMux                         0              6671  RISE       1
I__20702/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_16_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_1_LC_26_16_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60247  RISE       2
I__20714/I                                    LocalMux                       0              7922  60247  RISE       1
I__20714/O                                    LocalMux                     486              8407  60247  RISE       1
I__20715/I                                    InMux                          0              8407  60247  RISE       1
I__20715/O                                    InMux                        382              8790  60247  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_16_3/in1    LogicCell40_SEQ_MODE_1010      0              8790  60247  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2300/I                                   Odrv12                         0              1420  RISE       1
I__2300/O                                   Odrv12                       724              2143  RISE       1
I__2301/I                                   Span12Mux_v                    0              2143  RISE       1
I__2301/O                                   Span12Mux_v                  724              2867  RISE       1
I__2302/I                                   Span12Mux_v                    0              2867  RISE       1
I__2302/O                                   Span12Mux_v                  724              3590  RISE       1
I__2303/I                                   Span12Mux_h                    0              3590  RISE       1
I__2303/O                                   Span12Mux_h                  724              4314  RISE       1
I__2304/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2304/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2305/I                                   LocalMux                       0              4665  RISE       1
I__2305/O                                   LocalMux                     486              5151  RISE       1
I__2306/I                                   IoInMux                        0              5151  RISE       1
I__2306/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__20699/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__20699/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__20700/I                                  GlobalMux                      0              6443  RISE       1
I__20700/O                                  GlobalMux                    227              6671  RISE       1
I__20702/I                                  ClkMux                         0              6671  RISE       1
I__20702/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_26_16_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/in0
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/clk
Setup Constraint : 20830p
Path slack       : 10814p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             20820

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8528
---------------------------------------   ----- 
End-of-path arrival time (ps)             10006
 
Launch Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14576/I                                                          GlobalMux                               0                 0  RISE       1
I__14576/O                                                          GlobalMux                             227               227  RISE       1
I__14586/I                                                          ClkMux                                  0               227  RISE       1
I__14586/O                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/lcout                LogicCell40_SEQ_MODE_1010    796              1478  10814  RISE       7
I__8384/I                                                                           LocalMux                       0              1478  10814  RISE       1
I__8384/O                                                                           LocalMux                     486              1964  10814  RISE       1
I__8389/I                                                                           InMux                          0              1964  10814  RISE       1
I__8389/O                                                                           InMux                        382              2346  10814  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI4G2G_3_LC_16_9_2/in3                         LogicCell40_SEQ_MODE_0000      0              2346  10814  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI4G2G_3_LC_16_9_2/lcout                       LogicCell40_SEQ_MODE_0000    465              2812  10814  RISE       2
I__8380/I                                                                           LocalMux                       0              2812  10814  RISE       1
I__8380/O                                                                           LocalMux                     486              3297  10814  RISE       1
I__8382/I                                                                           InMux                          0              3297  10814  RISE       1
I__8382/O                                                                           InMux                        382              3680  10814  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIDB7N_2_LC_16_9_0/in3                         LogicCell40_SEQ_MODE_0000      0              3680  10814  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIDB7N_2_LC_16_9_0/ltout                       LogicCell40_SEQ_MODE_0000    403              4083  10814  FALL       1
I__8396/I                                                                           CascadeMux                     0              4083  10814  FALL       1
I__8396/O                                                                           CascadeMux                     0              4083  10814  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIPRQG1_0_LC_16_9_1/in2                        LogicCell40_SEQ_MODE_0000      0              4083  10814  FALL       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIPRQG1_0_LC_16_9_1/lcout                      LogicCell40_SEQ_MODE_0000    558              4641  10814  RISE       1
I__8483/I                                                                           LocalMux                       0              4641  10814  RISE       1
I__8483/O                                                                           LocalMux                     486              5127  10814  RISE       1
I__8484/I                                                                           InMux                          0              5127  10814  RISE       1
I__8484/O                                                                           InMux                        382              5510  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_16_9_6/in3         LogicCell40_SEQ_MODE_0000      0              5510  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_16_9_6/ltout       LogicCell40_SEQ_MODE_0000    403              5913  10814  FALL       1
I__8480/I                                                                           CascadeMux                     0              5913  10814  FALL       1
I__8480/O                                                                           CascadeMux                     0              5913  10814  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIRCKK4_LC_16_9_7/in2       LogicCell40_SEQ_MODE_0000      0              5913  10814  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIRCKK4_LC_16_9_7/lcout     LogicCell40_SEQ_MODE_0000    558              6471  10814  RISE       4
I__8475/I                                                                           LocalMux                       0              6471  10814  RISE       1
I__8475/O                                                                           LocalMux                     486              6957  10814  RISE       1
I__8476/I                                                                           InMux                          0              6957  10814  RISE       1
I__8476/O                                                                           InMux                        382              7339  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIIBDN4_0_LC_16_8_6/in3    LogicCell40_SEQ_MODE_0000      0              7339  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIIBDN4_0_LC_16_8_6/lcout  LogicCell40_SEQ_MODE_0000    465              7804  10814  RISE       6
I__8398/I                                                                           LocalMux                       0              7804  10814  RISE       1
I__8398/O                                                                           LocalMux                     486              8290  10814  RISE       1
I__8402/I                                                                           InMux                          0              8290  10814  RISE       1
I__8402/O                                                                           InMux                        382              8673  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_15_9_4/in3         LogicCell40_SEQ_MODE_0000      0              8673  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI8P5E6_3_LC_15_9_4/lcout       LogicCell40_SEQ_MODE_0000    465              9138  10814  RISE       9
I__7653/I                                                                           LocalMux                       0              9138  10814  RISE       1
I__7653/O                                                                           LocalMux                     486              9624  10814  RISE       1
I__7655/I                                                                           InMux                          0              9624  10814  RISE       1
I__7655/O                                                                           InMux                        382             10006  10814  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/in0                  LogicCell40_SEQ_MODE_1010      0             10006  10814  RISE       1

Capture Clock Path
pin name                                                            model name                          delay  cumulative delay  edge  Fanout
------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14576/I                                                          GlobalMux                               0                 0  RISE       1
I__14576/O                                                          GlobalMux                             227               227  RISE       1
I__14586/I                                                          ClkMux                                  0               227  RISE       1
I__14586/O                                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_spi.en_q_LC_21_12_1/lcout
Path End         : u_app.u_flash_spi.byte_cnt_q_6_LC_20_11_1/in0
Capture Clock    : u_app.u_flash_spi.byte_cnt_q_6_LC_20_11_1/clk
Setup Constraint : 500000p
Path slack       : 483564p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3184
- Setup Time                                 -693
----------------------------------------   ------ 
End-of-path required time (ps)             502491

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3184
+ Clock To Q                                796
+ Data Path Delay                         14947
---------------------------------------   ----- 
End-of-path arrival time (ps)             18927
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__20706/I                                      Odrv12                         0                 0  RISE       1
I__20706/O                                      Odrv12                       724               724  RISE       1
I__20708/I                                      LocalMux                       0               724  RISE       1
I__20708/O                                      LocalMux                     486              1209  RISE       1
I__20709/I                                      IoInMux                        0              1209  RISE       1
I__20709/O                                      IoInMux                      382              1592  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1592  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              2502  RISE     282
I__20408/I                                      gio2CtrlBuf                    0              2502  RISE       1
I__20408/O                                      gio2CtrlBuf                    0              2502  RISE       1
I__20409/I                                      GlobalMux                      0              2502  RISE       1
I__20409/O                                      GlobalMux                    227              2729  RISE       1
I__20461/I                                      ClkMux                         0              2729  RISE       1
I__20461/O                                      ClkMux                       455              3184  RISE       1
u_app.u_flash_spi.en_q_LC_21_12_1/clk           LogicCell40_SEQ_MODE_1010      0              3184  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_spi.en_q_LC_21_12_1/lcout                        LogicCell40_SEQ_MODE_1010    796              3980  483564  RISE      18
I__15407/I                                                     Odrv4                          0              3980  483564  RISE       1
I__15407/O                                                     Odrv4                        517              4497  483564  RISE       1
I__15413/I                                                     Span4Mux_h                     0              4497  483564  RISE       1
I__15413/O                                                     Span4Mux_h                   444              4941  483564  RISE       1
I__15426/I                                                     LocalMux                       0              4941  483564  RISE       1
I__15426/O                                                     LocalMux                     486              5427  483564  RISE       1
I__15435/I                                                     InMux                          0              5427  483564  RISE       1
I__15435/O                                                     InMux                        382              5809  483564  RISE       1
u_app.u_flash_spi.state_q_RNIR08P_3_LC_22_9_4/in1              LogicCell40_SEQ_MODE_0000      0              5809  483564  RISE       1
u_app.u_flash_spi.state_q_RNIR08P_3_LC_22_9_4/lcout            LogicCell40_SEQ_MODE_0000    589              6399  483564  RISE      10
I__19958/I                                                     LocalMux                       0              6399  483564  RISE       1
I__19958/O                                                     LocalMux                     486              6884  483564  RISE       1
I__19962/I                                                     InMux                          0              6884  483564  RISE       1
I__19962/O                                                     InMux                        382              7267  483564  RISE       1
u_app.u_flash_spi.u_spi.bit_cnt_q_RNIR5NH2_2_LC_23_10_2/in0    LogicCell40_SEQ_MODE_0000      0              7267  483564  RISE       1
u_app.u_flash_spi.u_spi.bit_cnt_q_RNIR5NH2_2_LC_23_10_2/lcout  LogicCell40_SEQ_MODE_0000    662              7928  483564  RISE       5
I__15742/I                                                     Odrv4                          0              7928  483564  RISE       1
I__15742/O                                                     Odrv4                        517              8445  483564  RISE       1
I__15744/I                                                     Span4Mux_v                     0              8445  483564  RISE       1
I__15744/O                                                     Span4Mux_v                   517              8962  483564  RISE       1
I__15746/I                                                     Span4Mux_h                     0              8962  483564  RISE       1
I__15746/O                                                     Span4Mux_h                   444              9407  483564  RISE       1
I__15748/I                                                     Span4Mux_v                     0              9407  483564  RISE       1
I__15748/O                                                     Span4Mux_v                   517              9923  483564  RISE       1
I__15750/I                                                     Span4Mux_v                     0              9923  483564  RISE       1
I__15750/O                                                     Span4Mux_v                   517             10440  483564  RISE       1
I__15753/I                                                     LocalMux                       0             10440  483564  RISE       1
I__15753/O                                                     LocalMux                     486             10926  483564  RISE       1
I__15758/I                                                     InMux                          0             10926  483564  RISE       1
I__15758/O                                                     InMux                        382             11309  483564  RISE       1
I__15762/I                                                     CascadeMux                     0             11309  483564  RISE       1
I__15762/O                                                     CascadeMux                     0             11309  483564  RISE       1
u_app.u_flash_spi.u_spi.bit_cnt_q_RNI05V76_2_LC_19_22_3/in2    LogicCell40_SEQ_MODE_0000      0             11309  483564  RISE       1
u_app.u_flash_spi.u_spi.bit_cnt_q_RNI05V76_2_LC_19_22_3/lcout  LogicCell40_SEQ_MODE_0000    517             11825  483564  FALL       3
I__12785/I                                                     Odrv4                          0             11825  483564  FALL       1
I__12785/O                                                     Odrv4                        548             12373  483564  FALL       1
I__12788/I                                                     Span4Mux_v                     0             12373  483564  FALL       1
I__12788/O                                                     Span4Mux_v                   548             12921  483564  FALL       1
I__12791/I                                                     Span4Mux_h                     0             12921  483564  FALL       1
I__12791/O                                                     Span4Mux_h                   465             13386  483564  FALL       1
I__12794/I                                                     Span4Mux_v                     0             13386  483564  FALL       1
I__12794/O                                                     Span4Mux_v                   548             13934  483564  FALL       1
I__12795/I                                                     Span4Mux_h                     0             13934  483564  FALL       1
I__12795/O                                                     Span4Mux_h                   465             14399  483564  FALL       1
I__12796/I                                                     LocalMux                       0             14399  483564  FALL       1
I__12796/O                                                     LocalMux                     455             14854  483564  FALL       1
I__12797/I                                                     InMux                          0             14854  483564  FALL       1
I__12797/O                                                     InMux                        320             15175  483564  FALL       1
u_app.u_flash_spi.state_q_RNIMD6L41_13_LC_21_10_4/in1          LogicCell40_SEQ_MODE_0000      0             15175  483564  FALL       1
u_app.u_flash_spi.state_q_RNIMD6L41_13_LC_21_10_4/lcout        LogicCell40_SEQ_MODE_0000    589             15764  483564  RISE       2
I__12822/I                                                     LocalMux                       0             15764  483564  RISE       1
I__12822/O                                                     LocalMux                     486             16250  483564  RISE       1
I__12823/I                                                     InMux                          0             16250  483564  RISE       1
I__12823/O                                                     InMux                        382             16632  483564  RISE       1
u_app.u_flash_spi.state_q_RNI1319H3_13_LC_21_11_3/in3          LogicCell40_SEQ_MODE_0000      0             16632  483564  RISE       1
u_app.u_flash_spi.state_q_RNI1319H3_13_LC_21_11_3/lcout        LogicCell40_SEQ_MODE_0000    465             17097  483564  RISE       8
I__12835/I                                                     Odrv4                          0             17097  483564  RISE       1
I__12835/O                                                     Odrv4                        517             17614  483564  RISE       1
I__12838/I                                                     Span4Mux_h                     0             17614  483564  RISE       1
I__12838/O                                                     Span4Mux_h                   444             18059  483564  RISE       1
I__12844/I                                                     LocalMux                       0             18059  483564  RISE       1
I__12844/O                                                     LocalMux                     486             18544  483564  RISE       1
I__12847/I                                                     InMux                          0             18544  483564  RISE       1
I__12847/O                                                     InMux                        382             18927  483564  RISE       1
u_app.u_flash_spi.byte_cnt_q_6_LC_20_11_1/in0                  LogicCell40_SEQ_MODE_1010      0             18927  483564  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__20706/I                                      Odrv12                         0                 0  RISE       1
I__20706/O                                      Odrv12                       724               724  RISE       1
I__20708/I                                      LocalMux                       0               724  RISE       1
I__20708/O                                      LocalMux                     486              1209  RISE       1
I__20709/I                                      IoInMux                        0              1209  RISE       1
I__20709/O                                      IoInMux                      382              1592  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1592  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              2502  RISE     282
I__20408/I                                      gio2CtrlBuf                    0              2502  RISE       1
I__20408/O                                      gio2CtrlBuf                    0              2502  RISE       1
I__20409/I                                      GlobalMux                      0              2502  RISE       1
I__20409/O                                      GlobalMux                    227              2729  RISE       1
I__20484/I                                      ClkMux                         0              2729  RISE       1
I__20484/O                                      ClkMux                       455              3184  RISE       1
u_app.u_flash_spi.byte_cnt_q_6_LC_20_11_1/clk   LogicCell40_SEQ_MODE_1010      0              3184  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout
Clock Reference   : clk_app:R
Setup Time        : 2486


Data Path Delay                4977
+ Setup Time                    693
- Capture Clock Path Delay    -3184
---------------------------- ------
Setup to Clock                 2486

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__15769/I                                          Odrv4                      0      1670               RISE  1       
I__15769/O                                          Odrv4                      517    2186               RISE  1       
I__15770/I                                          Span4Mux_v                 0      2186               RISE  1       
I__15770/O                                          Span4Mux_v                 517    2703               RISE  1       
I__15771/I                                          Span4Mux_v                 0      2703               RISE  1       
I__15771/O                                          Span4Mux_v                 517    3220               RISE  1       
I__15772/I                                          Span4Mux_h                 0      3220               RISE  1       
I__15772/O                                          Span4Mux_h                 444    3665               RISE  1       
I__15773/I                                          Span4Mux_h                 0      3665               RISE  1       
I__15773/O                                          Span4Mux_h                 444    4109               RISE  1       
I__15774/I                                          LocalMux                   0      4109               RISE  1       
I__15774/O                                          LocalMux                   486    4595               RISE  1       
I__15775/I                                          InMux                      0      4595               RISE  1       
I__15775/O                                          InMux                      382    4977               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_23_12_7/in0  LogicCell40_SEQ_MODE_1010  0      4977               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__20706/I                                          Odrv12                     0      0                  RISE  1       
I__20706/O                                          Odrv12                     724    724                RISE  1       
I__20708/I                                          LocalMux                   0      724                RISE  1       
I__20708/O                                          LocalMux                   486    1209               RISE  1       
I__20709/I                                          IoInMux                    0      1209               RISE  1       
I__20709/O                                          IoInMux                    382    1592               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      1592               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    2502               RISE  282     
I__20408/I                                          gio2CtrlBuf                0      2502               RISE  1       
I__20408/O                                          gio2CtrlBuf                0      2502               RISE  1       
I__20409/I                                          GlobalMux                  0      2502               RISE  1       
I__20409/O                                          GlobalMux                  227    2729               RISE  1       
I__20442/I                                          ClkMux                     0      2729               RISE  1       
I__20442/O                                          ClkMux                     455    3184               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_23_12_7/clk  LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4771


Data Path Delay                5050
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4771

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__5618/I                                       Odrv4                      0      1670               RISE  1       
I__5618/O                                       Odrv4                      517    2186               RISE  1       
I__5619/I                                       Span4Mux_v                 0      2186               RISE  1       
I__5619/O                                       Span4Mux_v                 517    2703               RISE  1       
I__5620/I                                       Span4Mux_v                 0      2703               RISE  1       
I__5620/O                                       Span4Mux_v                 517    3220               RISE  1       
I__5621/I                                       Span4Mux_v                 0      3220               RISE  1       
I__5621/O                                       Span4Mux_v                 517    3737               RISE  1       
I__5622/I                                       Span4Mux_h                 0      3737               RISE  1       
I__5622/O                                       Span4Mux_h                 444    4182               RISE  1       
I__5623/I                                       LocalMux                   0      4182               RISE  1       
I__5623/O                                       LocalMux                   486    4667               RISE  1       
I__5624/I                                       InMux                      0      4667               RISE  1       
I__5624/O                                       InMux                      382    5050               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_18_6/in3  LogicCell40_SEQ_MODE_1010  0      5050               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14576/I                                      GlobalMux                           0      0                  RISE  1       
I__14576/O                                      GlobalMux                           227    227                RISE  1       
I__14650/I                                      ClkMux                              0      227                RISE  1       
I__14650/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_18_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2983


Data Path Delay                3262
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2983

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__3040/I                                      Odrv12                     0      1670               RISE  1       
I__3040/O                                      Odrv12                     724    2393               RISE  1       
I__3041/I                                      LocalMux                   0      2393               RISE  1       
I__3041/O                                      LocalMux                   486    2879               RISE  1       
I__3042/I                                      InMux                      0      2879               RISE  1       
I__3042/O                                      InMux                      382    3262               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_27_6/in3  LogicCell40_SEQ_MODE_1010  0      3262               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14576/I                                     GlobalMux                           0      0                  RISE  1       
I__14576/O                                     GlobalMux                           227    227                RISE  1       
I__14703/I                                     ClkMux                              0      227                RISE  1       
I__14703/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_27_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12970


Launch Clock Path Delay        3184
+ Clock To Q Delay              796
+ Data Path Delay              8990
---------------------------- ------
Clock To Out Delay            12970

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__20706/I                                      Odrv12                     0      0                  RISE  1       
I__20706/O                                      Odrv12                     724    724                RISE  1       
I__20708/I                                      LocalMux                   0      724                RISE  1       
I__20708/O                                      LocalMux                   486    1209               RISE  1       
I__20709/I                                      IoInMux                    0      1209               RISE  1       
I__20709/O                                      IoInMux                    382    1592               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1592               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    2502               RISE  282     
I__20408/I                                      gio2CtrlBuf                0      2502               RISE  1       
I__20408/O                                      gio2CtrlBuf                0      2502               RISE  1       
I__20409/I                                      GlobalMux                  0      2502               RISE  1       
I__20409/O                                      GlobalMux                  227    2729               RISE  1       
I__20463/I                                      ClkMux                     0      2729               RISE  1       
I__20463/O                                      ClkMux                     455    3184               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_22_11_2/clk    LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_22_11_2/lcout  LogicCell40_SEQ_MODE_1010  796    3980               FALL  5       
I__15663/I                                      Odrv12                     0      3980               FALL  1       
I__15663/O                                      Odrv12                     796    4776               FALL  1       
I__15668/I                                      Span12Mux_s10_h            0      4776               FALL  1       
I__15668/O                                      Span12Mux_s10_h            693    5468               FALL  1       
I__15671/I                                      Sp12to4                    0      5468               FALL  1       
I__15671/O                                      Sp12to4                    662    6130               FALL  1       
I__15672/I                                      Span4Mux_s0_v              0      6130               FALL  1       
I__15672/O                                      Span4Mux_s0_v              279    6409               FALL  1       
I__15673/I                                      LocalMux                   0      6409               FALL  1       
I__15673/O                                      LocalMux                   455    6864               FALL  1       
I__15674/I                                      IoInMux                    0      6864               FALL  1       
I__15674/O                                      IoInMux                    320    7184               FALL  1       
sck_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      7184               FALL  1       
sck_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     3297   10482              FALL  1       
sck_obuf_iopad/DIN                              IO_PAD                     0      10482              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2488   12970              FALL  1       
sck                                             demo                       0      12970              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13466


Launch Clock Path Delay        3184
+ Clock To Q Delay              796
+ Data Path Delay              9486
---------------------------- ------
Clock To Out Delay            13466

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__20706/I                                          Odrv12                     0      0                  RISE  1       
I__20706/O                                          Odrv12                     724    724                RISE  1       
I__20708/I                                          LocalMux                   0      724                RISE  1       
I__20708/O                                          LocalMux                   486    1209               RISE  1       
I__20709/I                                          IoInMux                    0      1209               RISE  1       
I__20709/O                                          IoInMux                    382    1592               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      1592               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    2502               RISE  282     
I__20408/I                                          gio2CtrlBuf                0      2502               RISE  1       
I__20408/O                                          gio2CtrlBuf                0      2502               RISE  1       
I__20409/I                                          GlobalMux                  0      2502               RISE  1       
I__20409/O                                          GlobalMux                  227    2729               RISE  1       
I__20498/I                                          ClkMux                     0      2729               RISE  1       
I__20498/O                                          ClkMux                     455    3184               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_11_7/clk  LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_11_7/lcout  LogicCell40_SEQ_MODE_1010  796    3980               FALL  1       
I__10913/I                                            Odrv12                     0      3980               FALL  1       
I__10913/O                                            Odrv12                     796    4776               FALL  1       
I__10914/I                                            Sp12to4                    0      4776               FALL  1       
I__10914/O                                            Sp12to4                    662    5437               FALL  1       
I__10915/I                                            Span4Mux_v                 0      5437               FALL  1       
I__10915/O                                            Span4Mux_v                 548    5985               FALL  1       
I__10916/I                                            Span4Mux_v                 0      5985               FALL  1       
I__10916/O                                            Span4Mux_v                 548    6533               FALL  1       
I__10917/I                                            Span4Mux_s2_v              0      6533               FALL  1       
I__10917/O                                            Span4Mux_s2_v              372    6905               FALL  1       
I__10918/I                                            LocalMux                   0      6905               FALL  1       
I__10918/O                                            LocalMux                   455    7360               FALL  1       
I__10919/I                                            IoInMux                    0      7360               FALL  1       
I__10919/O                                            IoInMux                    320    7680               FALL  1       
sdo_obuf_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      7680               FALL  1       
sdo_obuf_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     3297   10978              FALL  1       
sdo_obuf_iopad/DIN                                    IO_PAD                     0      10978              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                         IO_PAD                     2488   13466              FALL  1       
sdo                                                   demo                       0      13466              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12928


Launch Clock Path Delay        3184
+ Clock To Q Delay              796
+ Data Path Delay              8948
---------------------------- ------
Clock To Out Delay            12928

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__20706/I                                              Odrv12                     0      0                  RISE  1       
I__20706/O                                              Odrv12                     724    724                RISE  1       
I__20708/I                                              LocalMux                   0      724                RISE  1       
I__20708/O                                              LocalMux                   486    1209               RISE  1       
I__20709/I                                              IoInMux                    0      1209               RISE  1       
I__20709/O                                              IoInMux                    382    1592               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      1592               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    2502               RISE  282     
I__20408/I                                              gio2CtrlBuf                0      2502               RISE  1       
I__20408/O                                              gio2CtrlBuf                0      2502               RISE  1       
I__20409/I                                              GlobalMux                  0      2502               RISE  1       
I__20409/O                                              GlobalMux                  227    2729               RISE  1       
I__20478/I                                              ClkMux                     0      2729               RISE  1       
I__20478/O                                              ClkMux                     455    3184               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_23_9_5/clk  LogicCell40_SEQ_MODE_1011  0      3184               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_23_9_5/lcout  LogicCell40_SEQ_MODE_1011  796    3980               FALL  1       
I__15623/I                                                Odrv12                     0      3980               FALL  1       
I__15623/O                                                Odrv12                     796    4776               FALL  1       
I__15624/I                                                Span12Mux_s9_h             0      4776               FALL  1       
I__15624/O                                                Span12Mux_s9_h             641    5417               FALL  1       
I__15625/I                                                Sp12to4                    0      5417               FALL  1       
I__15625/O                                                Sp12to4                    662    6078               FALL  1       
I__15626/I                                                Span4Mux_s1_v              0      6078               FALL  1       
I__15626/O                                                Span4Mux_s1_v              289    6368               FALL  1       
I__15627/I                                                LocalMux                   0      6368               FALL  1       
I__15627/O                                                LocalMux                   455    6822               FALL  1       
I__15628/I                                                IoInMux                    0      6822               FALL  1       
I__15628/O                                                IoInMux                    320    7143               FALL  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      7143               FALL  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     3297   10440              FALL  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      10440              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12928              FALL  1       
ss                                                        demo                       0      12928              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12722


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11244
---------------------------- ------
Clock To Out Delay            12722

Launch Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14576/I                                       GlobalMux                           0      0                  RISE  1       
I__14576/O                                       GlobalMux                           227    227                RISE  1       
I__14666/I                                       ClkMux                              0      227                RISE  1       
I__14666/O                                       ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_0_LC_6_13_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_q_0_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__2430/I                                                   Odrv4                      0      1478               RISE  1       
I__2430/O                                                   Odrv4                      517    1995               RISE  1       
I__2432/I                                                   Span4Mux_v                 0      1995               RISE  1       
I__2432/O                                                   Span4Mux_v                 517    2512               RISE  1       
I__2435/I                                                   LocalMux                   0      2512               RISE  1       
I__2435/O                                                   LocalMux                   486    2998               RISE  1       
I__2437/I                                                   InMux                      0      2998               RISE  1       
I__2437/O                                                   InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_7_17_1/in3    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_7_17_1/lcout  LogicCell40_SEQ_MODE_0000  424    3804               FALL  1       
I__2442/I                                                   Odrv12                     0      3804               FALL  1       
I__2442/O                                                   Odrv12                     796    4600               FALL  1       
I__2443/I                                                   Span12Mux_s6_v             0      4600               FALL  1       
I__2443/O                                                   Span12Mux_s6_v             424    5024               FALL  1       
I__2444/I                                                   Sp12to4                    0      5024               FALL  1       
I__2444/O                                                   Sp12to4                    662    5685               FALL  1       
I__2445/I                                                   IoSpan4Mux                 0      5685               FALL  1       
I__2445/O                                                   IoSpan4Mux                 475    6161               FALL  1       
I__2446/I                                                   LocalMux                   0      6161               FALL  1       
I__2446/O                                                   LocalMux                   455    6616               FALL  1       
I__2447/I                                                   IoInMux                    0      6616               FALL  1       
I__2447/O                                                   IoInMux                    320    6936               FALL  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      6936               FALL  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   10234              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      10234              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   12722              FALL  1       
usb_n:out                                                   demo                       0      12722              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 13145


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11667
---------------------------- ------
Clock To Out Delay            13145

Launch Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14576/I                                       GlobalMux                           0      0                  RISE  1       
I__14576/O                                       GlobalMux                           227    227                RISE  1       
I__14666/I                                       ClkMux                              0      227                RISE  1       
I__14666/O                                       ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_q_0_LC_6_13_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_q_0_LC_6_13_6/lcout         LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__2430/I                                                 Odrv4                      0      1478               RISE  1       
I__2430/O                                                 Odrv4                      517    1995               RISE  1       
I__2432/I                                                 Span4Mux_v                 0      1995               RISE  1       
I__2432/O                                                 Span4Mux_v                 517    2512               RISE  1       
I__2435/I                                                 LocalMux                   0      2512               RISE  1       
I__2435/O                                                 LocalMux                   486    2998               RISE  1       
I__2438/I                                                 InMux                      0      2998               RISE  1       
I__2438/O                                                 InMux                      382    3380               RISE  1       
I__2439/I                                                 CascadeMux                 0      3380               RISE  1       
I__2439/O                                                 CascadeMux                 0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_17_0/in2    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_17_0/lcout  LogicCell40_SEQ_MODE_0000  517    3897               FALL  1       
I__2448/I                                                 Odrv4                      0      3897               FALL  1       
I__2448/O                                                 Odrv4                      548    4445               FALL  1       
I__2449/I                                                 Span4Mux_v                 0      4445               FALL  1       
I__2449/O                                                 Span4Mux_v                 548    4993               FALL  1       
I__2450/I                                                 Span4Mux_v                 0      4993               FALL  1       
I__2450/O                                                 Span4Mux_v                 548    5541               FALL  1       
I__2451/I                                                 Span4Mux_v                 0      5541               FALL  1       
I__2451/O                                                 Span4Mux_v                 548    6088               FALL  1       
I__2452/I                                                 Span4Mux_s3_v              0      6088               FALL  1       
I__2452/O                                                 Span4Mux_s3_v              496    6585               FALL  1       
I__2453/I                                                 LocalMux                   0      6585               FALL  1       
I__2453/O                                                 LocalMux                   455    7039               FALL  1       
I__2454/I                                                 IoInMux                    0      7039               FALL  1       
I__2454/O                                                 IoInMux                    320    7360               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      7360               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   10657              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      10657              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   13145              FALL  1       
usb_p:out                                                 demo                       0      13145              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout
Clock Reference   : clk_app:R
Hold Time         : -1307


Capture Clock Path Delay       3184
+ Hold  Time                      0
- Data Path Delay             -4491
---------------------------- ------
Hold Time                     -1307

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__15769/I                                          Odrv4                      0      1142               FALL  1       
I__15769/O                                          Odrv4                      548    1690               FALL  1       
I__15770/I                                          Span4Mux_v                 0      1690               FALL  1       
I__15770/O                                          Span4Mux_v                 548    2238               FALL  1       
I__15771/I                                          Span4Mux_v                 0      2238               FALL  1       
I__15771/O                                          Span4Mux_v                 548    2786               FALL  1       
I__15772/I                                          Span4Mux_h                 0      2786               FALL  1       
I__15772/O                                          Span4Mux_h                 465    3251               FALL  1       
I__15773/I                                          Span4Mux_h                 0      3251               FALL  1       
I__15773/O                                          Span4Mux_h                 465    3716               FALL  1       
I__15774/I                                          LocalMux                   0      3716               FALL  1       
I__15774/O                                          LocalMux                   455    4171               FALL  1       
I__15775/I                                          InMux                      0      4171               FALL  1       
I__15775/O                                          InMux                      320    4491               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_23_12_7/in0  LogicCell40_SEQ_MODE_1010  0      4491               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__20706/I                                          Odrv12                     0      0                  RISE  1       
I__20706/O                                          Odrv12                     724    724                RISE  1       
I__20708/I                                          LocalMux                   0      724                RISE  1       
I__20708/O                                          LocalMux                   486    1209               RISE  1       
I__20709/I                                          IoInMux                    0      1209               RISE  1       
I__20709/O                                          IoInMux                    382    1592               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      1592               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    2502               RISE  282     
I__20408/I                                          gio2CtrlBuf                0      2502               RISE  1       
I__20408/O                                          gio2CtrlBuf                0      2502               RISE  1       
I__20409/I                                          GlobalMux                  0      2502               RISE  1       
I__20409/O                                          GlobalMux                  227    2729               RISE  1       
I__20442/I                                          ClkMux                     0      2729               RISE  1       
I__20442/O                                          ClkMux                     455    3184               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_23_12_7/clk  LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3892


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4574
---------------------------- ------
Hold Time                     -3892

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__5618/I                                       Odrv4                      0      1142               FALL  1       
I__5618/O                                       Odrv4                      548    1690               FALL  1       
I__5619/I                                       Span4Mux_v                 0      1690               FALL  1       
I__5619/O                                       Span4Mux_v                 548    2238               FALL  1       
I__5620/I                                       Span4Mux_v                 0      2238               FALL  1       
I__5620/O                                       Span4Mux_v                 548    2786               FALL  1       
I__5621/I                                       Span4Mux_v                 0      2786               FALL  1       
I__5621/O                                       Span4Mux_v                 548    3334               FALL  1       
I__5622/I                                       Span4Mux_h                 0      3334               FALL  1       
I__5622/O                                       Span4Mux_h                 465    3799               FALL  1       
I__5623/I                                       LocalMux                   0      3799               FALL  1       
I__5623/O                                       LocalMux                   455    4254               FALL  1       
I__5624/I                                       InMux                      0      4254               FALL  1       
I__5624/O                                       InMux                      320    4574               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_18_6/in3  LogicCell40_SEQ_MODE_1010  0      4574               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14576/I                                      GlobalMux                           0      0                  RISE  1       
I__14576/O                                      GlobalMux                           227    227                RISE  1       
I__14650/I                                      ClkMux                              0      227                RISE  1       
I__14650/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_18_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2031


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                     -2031

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__3040/I                                      Odrv12                     0      1142               FALL  1       
I__3040/O                                      Odrv12                     796    1938               FALL  1       
I__3041/I                                      LocalMux                   0      1938               FALL  1       
I__3041/O                                      LocalMux                   455    2393               FALL  1       
I__3042/I                                      InMux                      0      2393               FALL  1       
I__3042/O                                      InMux                      320    2713               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_27_6/in3  LogicCell40_SEQ_MODE_1010  0      2713               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14576/I                                     GlobalMux                           0      0                  RISE  1       
I__14576/O                                     GlobalMux                           227    227                RISE  1       
I__14703/I                                     ClkMux                              0      227                RISE  1       
I__14703/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_27_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12403


Launch Clock Path Delay        3184
+ Clock To Q Delay              796
+ Data Path Delay              8423
---------------------------- ------
Clock To Out Delay            12403

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__20706/I                                      Odrv12                     0      0                  RISE  1       
I__20706/O                                      Odrv12                     724    724                RISE  1       
I__20708/I                                      LocalMux                   0      724                RISE  1       
I__20708/O                                      LocalMux                   486    1209               RISE  1       
I__20709/I                                      IoInMux                    0      1209               RISE  1       
I__20709/O                                      IoInMux                    382    1592               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1592               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    2502               RISE  282     
I__20408/I                                      gio2CtrlBuf                0      2502               RISE  1       
I__20408/O                                      gio2CtrlBuf                0      2502               RISE  1       
I__20409/I                                      GlobalMux                  0      2502               RISE  1       
I__20409/O                                      GlobalMux                  227    2729               RISE  1       
I__20463/I                                      ClkMux                     0      2729               RISE  1       
I__20463/O                                      ClkMux                     455    3184               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_22_11_2/clk    LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_22_11_2/lcout  LogicCell40_SEQ_MODE_1010  796    3980               RISE  5       
I__15663/I                                      Odrv12                     0      3980               RISE  1       
I__15663/O                                      Odrv12                     724    4703               RISE  1       
I__15668/I                                      Span12Mux_s10_h            0      4703               RISE  1       
I__15668/O                                      Span12Mux_s10_h            631    5334               RISE  1       
I__15671/I                                      Sp12to4                    0      5334               RISE  1       
I__15671/O                                      Sp12to4                    631    5964               RISE  1       
I__15672/I                                      Span4Mux_s0_v              0      5964               RISE  1       
I__15672/O                                      Span4Mux_s0_v              300    6264               RISE  1       
I__15673/I                                      LocalMux                   0      6264               RISE  1       
I__15673/O                                      LocalMux                   486    6750               RISE  1       
I__15674/I                                      IoInMux                    0      6750               RISE  1       
I__15674/O                                      IoInMux                    382    7132               RISE  1       
sck_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      7132               RISE  1       
sck_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2956   10089              RISE  1       
sck_obuf_iopad/DIN                              IO_PAD                     0      10089              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2314   12403              RISE  1       
sck                                             demo                       0      12403              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12878


Launch Clock Path Delay        3184
+ Clock To Q Delay              796
+ Data Path Delay              8898
---------------------------- ------
Clock To Out Delay            12878

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__20706/I                                          Odrv12                     0      0                  RISE  1       
I__20706/O                                          Odrv12                     724    724                RISE  1       
I__20708/I                                          LocalMux                   0      724                RISE  1       
I__20708/O                                          LocalMux                   486    1209               RISE  1       
I__20709/I                                          IoInMux                    0      1209               RISE  1       
I__20709/O                                          IoInMux                    382    1592               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      1592               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    2502               RISE  282     
I__20408/I                                          gio2CtrlBuf                0      2502               RISE  1       
I__20408/O                                          gio2CtrlBuf                0      2502               RISE  1       
I__20409/I                                          GlobalMux                  0      2502               RISE  1       
I__20409/O                                          GlobalMux                  227    2729               RISE  1       
I__20498/I                                          ClkMux                     0      2729               RISE  1       
I__20498/O                                          ClkMux                     455    3184               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_11_7/clk  LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_19_11_7/lcout  LogicCell40_SEQ_MODE_1010  796    3980               RISE  1       
I__10913/I                                            Odrv12                     0      3980               RISE  1       
I__10913/O                                            Odrv12                     724    4703               RISE  1       
I__10914/I                                            Sp12to4                    0      4703               RISE  1       
I__10914/O                                            Sp12to4                    631    5334               RISE  1       
I__10915/I                                            Span4Mux_v                 0      5334               RISE  1       
I__10915/O                                            Span4Mux_v                 517    5851               RISE  1       
I__10916/I                                            Span4Mux_v                 0      5851               RISE  1       
I__10916/O                                            Span4Mux_v                 517    6368               RISE  1       
I__10917/I                                            Span4Mux_s2_v              0      6368               RISE  1       
I__10917/O                                            Span4Mux_s2_v              372    6740               RISE  1       
I__10918/I                                            LocalMux                   0      6740               RISE  1       
I__10918/O                                            LocalMux                   486    7226               RISE  1       
I__10919/I                                            IoInMux                    0      7226               RISE  1       
I__10919/O                                            IoInMux                    382    7608               RISE  1       
sdo_obuf_preio/DOUT0                                  PRE_IO_PIN_TYPE_011001     0      7608               RISE  1       
sdo_obuf_preio/PADOUT                                 PRE_IO_PIN_TYPE_011001     2956   10564              RISE  1       
sdo_obuf_iopad/DIN                                    IO_PAD                     0      10564              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                         IO_PAD                     2314   12878              RISE  1       
sdo                                                   demo                       0      12878              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 12351


Launch Clock Path Delay        3184
+ Clock To Q Delay              796
+ Data Path Delay              8371
---------------------------- ------
Clock To Out Delay            12351

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_26_16_7/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__20706/I                                              Odrv12                     0      0                  RISE  1       
I__20706/O                                              Odrv12                     724    724                RISE  1       
I__20708/I                                              LocalMux                   0      724                RISE  1       
I__20708/O                                              LocalMux                   486    1209               RISE  1       
I__20709/I                                              IoInMux                    0      1209               RISE  1       
I__20709/O                                              IoInMux                    382    1592               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      1592               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    2502               RISE  282     
I__20408/I                                              gio2CtrlBuf                0      2502               RISE  1       
I__20408/O                                              gio2CtrlBuf                0      2502               RISE  1       
I__20409/I                                              GlobalMux                  0      2502               RISE  1       
I__20409/O                                              GlobalMux                  227    2729               RISE  1       
I__20478/I                                              ClkMux                     0      2729               RISE  1       
I__20478/O                                              ClkMux                     455    3184               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_23_9_5/clk  LogicCell40_SEQ_MODE_1011  0      3184               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_23_9_5/lcout  LogicCell40_SEQ_MODE_1011  796    3980               RISE  1       
I__15623/I                                                Odrv12                     0      3980               RISE  1       
I__15623/O                                                Odrv12                     724    4703               RISE  1       
I__15624/I                                                Span12Mux_s9_h             0      4703               RISE  1       
I__15624/O                                                Span12Mux_s9_h             579    5282               RISE  1       
I__15625/I                                                Sp12to4                    0      5282               RISE  1       
I__15625/O                                                Sp12to4                    631    5913               RISE  1       
I__15626/I                                                Span4Mux_s1_v              0      5913               RISE  1       
I__15626/O                                                Span4Mux_s1_v              300    6212               RISE  1       
I__15627/I                                                LocalMux                   0      6212               RISE  1       
I__15627/O                                                LocalMux                   486    6698               RISE  1       
I__15628/I                                                IoInMux                    0      6698               RISE  1       
I__15628/O                                                IoInMux                    382    7081               RISE  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      7081               RISE  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2956   10037              RISE  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      10037              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2314   12351              RISE  1       
ss                                                        demo                       0      12351              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9956


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8478
---------------------------- ------
Clock To Out Delay             9956

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14576/I                                           GlobalMux                           0      0                  RISE  1       
I__14576/O                                           GlobalMux                           227    227                RISE  1       
I__14682/I                                           ClkMux                              0      227                RISE  1       
I__14682/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_17_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_17_7/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__2461/I                                                         LocalMux                   0      1478               FALL  1       
I__2461/O                                                         LocalMux                   455    1933               FALL  1       
I__2464/I                                                         InMux                      0      1933               FALL  1       
I__2464/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_17_6/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_17_6/lcout   LogicCell40_SEQ_MODE_0000  424    2677               FALL  7       
I__6288/I                                                         Odrv4                      0      2677               FALL  1       
I__6288/O                                                         Odrv4                      548    3225               FALL  1       
I__6291/I                                                         Span4Mux_v                 0      3225               FALL  1       
I__6291/O                                                         Span4Mux_v                 548    3773               FALL  1       
I__6296/I                                                         Span4Mux_v                 0      3773               FALL  1       
I__6296/O                                                         Span4Mux_v                 548    4321               FALL  1       
I__6302/I                                                         Span4Mux_v                 0      4321               FALL  1       
I__6302/O                                                         Span4Mux_v                 548    4869               FALL  1       
I__6308/I                                                         LocalMux                   0      4869               FALL  1       
I__6308/O                                                         LocalMux                   455    5324               FALL  1       
I__6312/I                                                         InMux                      0      5324               FALL  1       
I__6312/O                                                         InMux                      320    5644               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_29_6/in0    LogicCell40_SEQ_MODE_0000  0      5644               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_29_6/lcout  LogicCell40_SEQ_MODE_0000  569    6212               FALL  2       
I__3577/I                                                         Odrv12                     0      6212               FALL  1       
I__3577/O                                                         Odrv12                     796    7008               FALL  1       
I__3579/I                                                         LocalMux                   0      7008               FALL  1       
I__3579/O                                                         LocalMux                   455    7463               FALL  1       
I__3581/I                                                         IoInMux                    0      7463               FALL  1       
I__3581/O                                                         IoInMux                    320    7784               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7784               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    8042               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      8042               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9956               RISE  1       
usb_n:out                                                         demo                       0      9956               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10204


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8726
---------------------------- ------
Clock To Out Delay            10204

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14576/I                                           GlobalMux                           0      0                  RISE  1       
I__14576/O                                           GlobalMux                           227    227                RISE  1       
I__14682/I                                           ClkMux                              0      227                RISE  1       
I__14682/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_17_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_17_7/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__2461/I                                                         LocalMux                   0      1478               FALL  1       
I__2461/O                                                         LocalMux                   455    1933               FALL  1       
I__2464/I                                                         InMux                      0      1933               FALL  1       
I__2464/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_17_6/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_17_6/lcout   LogicCell40_SEQ_MODE_0000  424    2677               FALL  7       
I__6288/I                                                         Odrv4                      0      2677               FALL  1       
I__6288/O                                                         Odrv4                      548    3225               FALL  1       
I__6291/I                                                         Span4Mux_v                 0      3225               FALL  1       
I__6291/O                                                         Span4Mux_v                 548    3773               FALL  1       
I__6296/I                                                         Span4Mux_v                 0      3773               FALL  1       
I__6296/O                                                         Span4Mux_v                 548    4321               FALL  1       
I__6302/I                                                         Span4Mux_v                 0      4321               FALL  1       
I__6302/O                                                         Span4Mux_v                 548    4869               FALL  1       
I__6308/I                                                         LocalMux                   0      4869               FALL  1       
I__6308/O                                                         LocalMux                   455    5324               FALL  1       
I__6312/I                                                         InMux                      0      5324               FALL  1       
I__6312/O                                                         InMux                      320    5644               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_29_6/in0    LogicCell40_SEQ_MODE_0000  0      5644               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_29_6/lcout  LogicCell40_SEQ_MODE_0000  569    6212               FALL  2       
I__3578/I                                                         Odrv4                      0      6212               FALL  1       
I__3578/O                                                         Odrv4                      548    6760               FALL  1       
I__3580/I                                                         Span4Mux_s3_v              0      6760               FALL  1       
I__3580/O                                                         Span4Mux_s3_v              496    7257               FALL  1       
I__3582/I                                                         LocalMux                   0      7257               FALL  1       
I__3582/O                                                         LocalMux                   455    7711               FALL  1       
I__3583/I                                                         IoInMux                    0      7711               FALL  1       
I__3583/O                                                         IoInMux                    320    8032               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      8032               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    8290               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      8290               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   10204              RISE  1       
usb_p:out                                                         demo                       0      10204              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

