# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:19:04 on Nov 13,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.memory2c
# Loading __work.if_id
# Loading __work.decode
# Loading __work.control
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.id_ex
# Loading __work.hazard_unit
# Loading __work.execute
# Loading __work.alu
# Loading __work.inv_logic
# Loading __work.cla_adder_subtractor
# Loading __work.shifter
# Loading __work.logic_unit
# Loading __work.zero_flag
# Loading __work.ex_mem
# Loading __work.memory
# Loading __work.mem_wb
# Loading __work.wb
# Loading __work.dff
# ** Warning: (vsim-3008) [CNNODP] - Component name (write) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 131
# ** Error: (vsim-3043) Unresolved reference to 'write' in DUT.p0.decode0.regFile0.write.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 131
# ** Warning: (vsim-3008) [CNNODP] - Component name (writedata) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 137
# ** Error: (vsim-3043) Unresolved reference to 'writedata' in DUT.p0.decode0.regFile0.writedata.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 137
# ** Warning: (vsim-3008) [CNNODP] - Component name (writeregsel) is not on a downward path.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 134
# ** Error: (vsim-3043) Unresolved reference to 'writeregsel' in DUT.p0.decode0.regFile0.writeregsel.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench File: proc_hier_bench.v Line: 134
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'PC_intermediary'. The port definition is at: fetch.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/fetch0 File: proc.v Line: 106
# ** Error: (vsim-3063) Port 'writeRegSel' not found in the connected module (8th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0/regFile0/u_regFile File: regFile_bypass.v Line: 31
# ** Error: (vsim-3063) Port 'writeData' not found in the connected module (9th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0/regFile0/u_regFile File: regFile_bypass.v Line: 31
# ** Error: (vsim-3063) Port 'writeEn' not found in the connected module (10th connection).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/decode0/regFile0/u_regFile File: regFile_bypass.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register2 File: id_ex.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register2 File: id_ex.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register3 File: id_ex.v Line: 121
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register3 File: id_ex.v Line: 121
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register4 File: id_ex.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register4 File: id_ex.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register5 File: id_ex.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register5 File: id_ex.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register6 File: id_ex.v Line: 124
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register6 File: id_ex.v Line: 124
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register7 File: id_ex.v Line: 125
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register7 File: id_ex.v Line: 125
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register8 File: id_ex.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register8 File: id_ex.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register9 File: id_ex.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register9 File: id_ex.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register10 File: id_ex.v Line: 128
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register10 File: id_ex.v Line: 128
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register11 File: id_ex.v Line: 129
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register11 File: id_ex.v Line: 129
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register12 File: id_ex.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register12 File: id_ex.v Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register13 File: id_ex.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register13 File: id_ex.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register14 File: id_ex.v Line: 132
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register14 File: id_ex.v Line: 132
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (2) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register16 File: id_ex.v Line: 134
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (2) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register16 File: id_ex.v Line: 134
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (2) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register17 File: id_ex.v Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (2) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register17 File: id_ex.v Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (2) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register18 File: id_ex.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (2) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register18 File: id_ex.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register19 File: id_ex.v Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register19 File: id_ex.v Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (3) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register23 File: id_ex.v Line: 142
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (3) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register23 File: id_ex.v Line: 142
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register24 File: id_ex.v Line: 143
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/id_ex0/register24 File: id_ex.v Line: 143
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'hu0'.  Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/hu0 File: proc.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register1 File: ex_mem.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register1 File: ex_mem.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register5 File: ex_mem.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register5 File: ex_mem.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register6 File: ex_mem.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register6 File: ex_mem.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register7 File: ex_mem.v Line: 84
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register7 File: ex_mem.v Line: 84
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register8 File: ex_mem.v Line: 85
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register8 File: ex_mem.v Line: 85
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register9 File: ex_mem.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register9 File: ex_mem.v Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register11 File: ex_mem.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register11 File: ex_mem.v Line: 88
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (3) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register12 File: ex_mem.v Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (3) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register12 File: ex_mem.v Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register13 File: ex_mem.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/ex_mem0/register13 File: ex_mem.v Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'final_new_PC'. The port definition is at: memory.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/memory0 File: proc.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'ex_mem_PC_Updated'. The port definition is at: mem_wb.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0 File: proc.v Line: 152
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (2) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0/register3 File: mem_wb.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (2) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0/register3 File: mem_wb.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0/register4 File: mem_wb.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0/register4 File: mem_wb.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (3) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0/register5 File: mem_wb.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (3) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0/register5 File: mem_wb.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0/register6 File: mem_wb.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in'. The port definition is at: register.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/mem_wb0/register6 File: mem_wb.v Line: 46
# Error loading design
# End time: 19:19:04 on Nov 13,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 71
