-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Wed Feb 08 11:27:15 2017
-- Host        : FUTURE3 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               F:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_69_18_1dsp_ip/multiplier_69_18_1dsp_ip_funcsim.vhdl
-- Design      : multiplier_69_18_1dsp_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045fbg676-3
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
P1ZSJvtkwUTcplZMdPyxQkMZ4LqbUQ1IuRdQRi7iqxHMQpozK0G9YxMthgjIIq0BFjRegUcGVyCG
Kt+fca4sHrxuVmeAkOFgf3T/6njBqIcfQeVGt3EdaKLwSusFxCs6YbSACCqhFnv54SZBLBFqQUw0
osuoEFYcTrNuPkRoj4vkh7lWvL3mqccpbIM/809fp6lD+1BZy8BuKCd4UcoQYImd9x9ddL0g0OMl
QJ0r4WxQ6WKg2DnkJ0xE/GYxeU6sXui3inP32wSg4SCexMXejWhkj/we2aB31crzW5YLjwWCMqgB
dfkiBKpWOnj1q5HJOwpdYXvPu1HZDK2tcHUP9g==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Gj6CZm4G/xxtLXWyzJhUajqNOHOULTz1zvBjb8hFU44IVnaHnIP9YZQmkPPZKDzp8+h30OIgVWSS
1TFhtAv58xf5PpAX92hPefTRrgEQ5vrteUWTVfiANPx/3WHHq/ZFGnkTt6k2lZiz5KhOQXmHxujs
/YOynh5l1nurfttDqOhxYGVDKzEAQh0I20aZxRSwcCJxjjSZ5QWWrQTRkomoQ5P1fxvJ4aW7o9mh
U8+BNqCG8alln9zTCR/np55zVrzzAZQ4NmcIdcI7JTmfanFqsR/fb7ZQGT4ec+b0dRfY8ZA/uTUo
TdnbHYIciN7khIixFMplBEuAfwwGO18cuLTi+Q==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6048)
`protect data_block
0Csl62+KGaAPBLQC+NXhUgwY64yjeWwa1w+shJsQZFv2rq0K8EXfLNnjUkvxAC4hGFCao7HiV1+l
x5BWY5tRANAr/+2ZXGIX7Rys0iSwsDHPwct6F51F+qQ9KzKWR0/HcArnz6WEl/IwUDHXFoU32EiZ
LkQF5iXZ3/0gMokmFOg+UTUGkfXsAQu01KKTzGERcSLGFgTb2o3tKrVtWe7odirbvWf0Hc00KbLR
acymN148pygjSMPJ18qrNjWTFZMgxFvUT/Ty/EqUjO9OjQ3Om/4x9motIEee658+lKk2z/cNhOqY
I82ppSRwvUJURe5ZkfgY1g+af+mi01+TSgDRV0oldv2eiwqzMooV5y7rvqAX7DPUrtmtosF8C2Uy
BfJmlYgUo7xaJuvQsLgce3gPIQaBRmc21RmklAbxV6szOAkpyd2Q8o0nSdJh+lWdfDcfwjLfnqJV
8FAeFYIDpbpsIP9vJB8gnvlsjiO9lCeuczy9VWdTN4rZ37FwQhZJJ5eyoqxO4zgf9jhCrKCZsbHL
8Ig4EE1JJXmIqAN3t81Rmt/6n8kNmCpwCh9xFjXwvtZ6ukLx1vdSYBeEWEU5swXVMGmc/ilVS6yt
dMvjublREHAwgOzOPs+XYhInO3R03e5ZFTNWlonRbUQGLv7l74D6YAIzY5IgsefLhURamma8oqnY
4AI6+X/xdaIB5FDToepmogSRiiGixjTu6iZP1O/RQ1P/N8mqXsWu2VjrcYKrOqRYjqqZa64b3ZaN
Dsn9sFSQ/aVD0/tNF2n9dk0EaLl1auns7JStJe14EfgANh0/zARAQigbQKXOBOHUYXmgK3JBC2ba
LkEuBhhSoNUHpdb/pf5EEg1dKVmSk3CqUK7nUVqnUMnAHcwsMyHc04PsTS5zDrfLC3Nh6eK63Xh8
g7bRQsfjO7bwoV/CYrRVb/Uad/NOEG5K6t/LuIJw+6wd+Bm6MSscSo40utpiAO0vrosa3ztHkFNi
s/mecdGJMcSIiuleU80k5USVWWv4X3IsEUfZrWcRTlpujF50zsWw0MU7dCgA/xi74pS+Zi3+N8n5
PgNSiNTgFzHYwHsygZxCG725IoIRZtBFkU069yCV4aRBpFlSbHlUS0HH2NVGBdDBaTEqb6glprXC
SjJgzTh27VOA4YGWOjlQmh7or3mw0WJnk3ksM1tXqPTjvCGqMxqzWRuP2usPkj1HfgbckOuC1jZC
ND1oBBRETgzOuR2aEpqSEL7wIgZ68B0Xp3YZJWWhPB3JDNgESabpNKVX38nrT1FrOeqOItAIPi8y
280E6Te/AHa6uMkoOdvqjL9xby2YChu1OnfiqKG0jEpF/wFt7uaVYQew8Wk60Y4kqxsRWUQKhPe6
KvVnhuOEvPFOA0UGjc73Xk151RLDD69xNBLySZSKc98NpH8c/pqFkpKkR1OZaehjYRRxyU7b763q
tXxKZOP1aSL3hLbKwL9wMDOzZRPNN2sbAx1SURvIJXdJUNPiaenPnwtN11/4GdOatXEoeDYJEhGy
ChsdZVzgBzrEhPNkcxXlj7OqhOi7YI7C9Oa2ImXD+9XKVikTugEJEpyoKX6PYGolV5uW/q3Z/D9R
b83dsVIE+bAvaF8sAyEUH/O7V9bx9saY0FWlBPp43GupDXnFQuTE3EbIBQiE2Kh8Q5aCcOjma1zi
Ww8JNP0DS2jauzXwKfir8iy8IMMBHHfAzwXaLK5VTNnfEqU9CjrI6pKtBkdIYjzje+Mioh6wtCuL
kiIbAgHnWesZIufPtCdR2ht6JcIJuY6TqH28zwHovNTouhgyqGNU1Nt3XnabRQus8OkP6hrerIcZ
jbRvCIiJHGvRXZjlRWBkLPOxl4RJWg4aQjMJ1MYgt/52uE3xZGfoTDVnoQZ68tuPriLeWDmI4CgD
UOOVWJcgGkuPlQsYmNwXmvt5P1gyKG7uFTuFsBYF6eSdPfKjwvuQFZ/ioqsed1COrDprL4V0fdg0
hqWM4eDzD/8wbT9h8vuQ3li0ZXXOZC1H5F2C8K2g+uC9oVYhrFQTJwnW5eS1tddrxqW72dkGGcTA
tmjbM3XIQjdYprumRZCepKDMva3iQOAP5Mw48LncyJ+P0u3zWCnKd7cPoD7CFrXzsYPjK+ckoFUt
2ZY3/uXLLxuO+tE5k4n/OyAgX6DdScIcLXZT6k3RsvJR0V3nO5oNdyWcaZuFZB5TybBH1wZz0IdQ
OpB8eVc1QkJV5GZgFlnsnd/uI5V9WDYofifl7oqzFxe0fCBQPSzBf2iwOpwIrVkwl/dJcatmmC69
izbQOhp2U8hvJSDQhrYz4hJ9b8l0BF6zRyqHmfCQFRz1FuS5qt6IQthah2ialp/Ax928gMrrcs21
DMP9ofzpQ29heqCzECQ3IGCjauF9sMEU8x5ZYcfqFdOQeLL3boaXvmj4kZBZcCUTKvi2gpU5glSI
4CKeTlYQFbUL5qiM2MFSWwkdtTtMEF2tRJRf7NtWlsfYcLXWwT0kddPg93mpRzcH87e9TwHMu0LQ
eRODqznfBOXkosS0Rjfkci0MlWKE3BwoWg5uza5X2tE8VQCr5/+5Ih/PuYcvA1u2ecrSbsOAnilp
W4DiWORKMH9raLGqxeMcRHGAgNqs83xegNPZNrir8TRKiVUebkIkUgTG9juLKmO/3JIKqcLlrHFy
zNmhnJCVL74OXXPnKA6IOWJNFQ4pmlEoPCfjL68WjfsNNhEYzlmpN9qqOWWN80iwAPYU/nraC1Od
ch4YT2TJZ26onDUINc7IISr0ak+Rh7q+W8ffIjqTjNNyiaOJijxvi8eZcr6sBtc9VxEoAgbd7xaf
UvqIu1lBKMtXsqDT9jbOPE5wa2GlZVNxHC0wuygeuS6MkYbQ+2dJ48P7dbIvgk+dXunC1lGx9KZj
Hnky02Ob87dFlrgG6i9hnjibCQ/jke3NuhYaP1c+SgUM7x2OcWXDiodlXeu3P1ARVOZs7e8NeI17
B4Z+YKJH7zJL07RJbFFfbEuuSlR1AtEtK8OWuIYZJv5adtSussVhUs317DspcME+gKM+5q9wAVrD
Axf7G+ttPfUcqTC0CmZnkFvlhuWuMvZZUtUKLO6ajfMLL0wL+D5xRNgxvNcq4TjHXLIFmr2/BTYU
Zuz4zmNn8lu2gptM/vC9D+Ls7eIPrPZg294O5sR6oYOk1EswmvDI7QCix7LqUxaPWifFPXXTasJj
QEl4Z+zJkg24ywQ91/S+f1j3CmKLKu06/LnHskNzTwnZ6tKlrL6Tp8bCfAx0cpGBw6WYQuGgTW4S
7C3E6EgWKjH0L3E1RP07XyXl3f2s95GL0+2TJnrF9Svwubm1VO+S4jSuTKy5WwlBQX7gFTpxTo/z
Rg9K7IvVFnFxSLAXP1AXPWdymyJhsagwlh+dbu1hGJxGODIxdJizoAC3gCT9RWAzyY735KkvrVaG
j392PIIud8t5SQK6e0ZvzwDd/gpqJ00Mxz7m8Jf6uwqVm64TrLSMNgK/U3M/05sRbN6LBRSJ1u3a
TS5xQMD6p2OWtFUgdCHTjpq1SIkIYVIMUhfGZHQB6AoheofIlA7E5PV2puGa1RyfnVuoq/sYPjfN
n0gNJQKBgrJz6N+CzTwgsd775Xl9VbZ0+K6vLE5g/soFmaESIZFC4fVf/LJgMDhDxIxIFNj0Do/d
zPMSNOmfO1K3F+Ja5kyV1UlxAbnqCOM9Bz77/u2KX/c6JFQ2+O0FTqrpV/kTrlGQ2QhkM2QUMcBX
Wrtm5U1oL6LQV41a8DO8ofGcFDqyUJRrskghtKL6gc0aOhizgnmX949C2kfV9VdR1P4K0QOboHDp
QBP9YNVVRROG3YKg4dpW/i+9bX9IsbLim2xDUUYuX/orGHtadW8Eiunus9EQ7gvokJQW3A6DNnDx
uKuGgjQje6qulW+bqG11iiZe+ZBbDMWbQt9T2cVqV7EoW7wFQUIV5+ZaXwUnDrF1ITSTgZ3XpMPo
YISNsx/RlBxUGCRveKnhO+FupN+Mjh4qZ99UH0C4wDKrW6oEzUH9pieR9RVbQIQmV21t9XTgUIMe
K8vDw+q3O1OsVL7IAO2P59Jmbs+LfANkZv+ipcmGH0RRS7CeqxU0Ia8CdzhpvVK0zeTM7wjpYrZT
wcRrY5U+ZOsV/44GRnQ4t7sorlUOxQLiJt+QRMdiBOj4WsUmbyZkXkyRIVJ8EbFqrjUs8MgwbtaY
g7OXiMMdiJs6zYL1jp7YthMs0SlHwme1JxtPqorMTtzXSxAKlDMeRWTX7rwCUTP5hSLkZzr2e4aV
Dt9mSWNWLeRZwaL4r8KGKoFSiVbMvEP9M465Usq0Rv4aaG9PvXQgKM/03wet1VS5xjDYjR96HSkr
nI/O0gH/3TxItrBBBefvLmZCSRBs8vidFU/DtYLlBLqr0jNRa1fC1gGUG3EJhOcIBJYxbG1H452s
TBBRSYKNH6PVK5sUevwq74ylEOslMUkGVSUW3pyjDWrF0EeGzR50IybbUttejmhBWOtHY0PVGciH
NmAx0Yru5S5P1mnAMsNBQoP0qxX063QcyN2y5jI7Wd6s/KW+6chzvqMO21GMyZPMDE0569YwfM/9
kSv2bmMFa8EjBxe7iMrbYHH4X+6jo0LRWPRhYkt/9x828tUxBWxVaEKl+bAGsNkYQqSCdggct2Ze
qqOtmLzbAJydMC53r15QwBEKSx4wK+wwe4gidwfCCHzmp7X4iPY0tyugmnRuHtAK6lTmE/JblgRu
tBwucbKrspcqMEIZ/bRDo2n6ovqpfrRt14yluu7u9JWscQBNY+j4aXHQogkl/Oby2u49uOE2p1j/
d41CiL9M/wGYa+DxpYoKF4QjTWrNDpBlSCah5sKy3RpXoooRrW6fU7vV6BysaWuyxCW/Tcy4KEyZ
Z/+GeORTYgsbuKE6u+kSYGG+VzwTGasdqe0GrGdQvl8Rz8pB95q7Q04zHX9Co9ooSJoX0UrxI12v
9n4QBnifeEaDdt9N04sfEKH7Ih/dnI1bHtsdaFZu1kc9JWaJ8bSCClNInX8XGswjWhT++T3BqnMJ
ZskBYPDiIaQOdJBVEuOkogzX8A3rpl9klW0fBjR9PEvaQMHrn/ZVEMI0zMHWjvC4u8xhY3SaHIMd
QiwgbssFxwXFjbgUVyateCch4qOK37pQWUJLeGilZ2or/rnJ4xk+Q6cuym8hbxOmkNrAwb+N3Xh2
ehp8tZPbWQNsTTKo0RHwS36oKtr++tQOwcVgUX9s2tJC26oPRmw251o1kBMYDB+dWsi418FdN8FV
eZl6+y4pMS5LHBRzvunFGIYaZK7xLFUrYXWznnok+h3fgyIEoAwqPQjc6u7CgotWfbxjrgyL6o97
uBFX7LaX92JlA7hPd8A5+0QypAu/Tx/5YX7uYkxQ9fgd6I7/MATJPYz5awfLtk5CzOLeor8xyKlP
LyEnVh/lKApLoPzSJXnTY23o7TulYUUE/j/bLPxCDXC0DTi4HVkFs9xLBfmSUASCeEDhbhatelft
cCcQ33Rk+U9eMDq6pZ+v4ZPoEEtDvoiLwRULLr96kENarXzTPJennH589HrwCXWaJUx817wc6m+D
22rKG7xkIouhpnA3TG3oFdajYqEwpyRPGqjAUFtrVv3Uea0TpHP1BQw8qx0kWc0Xrxhsro9fFwkJ
qxo3Fv9kgzrHBrgQZB4tpSsE+mWwROWmhRnvT1dguiRMrfL2O+tpmrHV7YAN5A4KjK3+yuJEDOa5
2rTy7fbQJbKDzaGgFw9pwA5IZyny1JcoHHvkIzVkNazhrDc4NCiKAJF8mnIKWaoL1Sm0bKoHriM2
Hry08IQeT1FyPBC7UKarayycJ+ICzX+91oaOOVMCZ1oIXqU0YHX5HagcPv+v88qDkk/2/4GORnDy
rHE+wo8Byt5vutC95MGIwgiLU5cbAqPmV8tYzYmSWkUrNFzzQlc49PBhGSN6SV42+YCJcnOHdX4E
jMnelQXnekoS27O01AKQ3cnjPX/cSxQ8szz8rwXaL3wksAv8jgWziCaRYhXwS982WJSfNuDWluqa
aZoig1ThoOYmmaS4iIRyMbNTw3viAfoup+1riY1sLNP6eGrgAIMgKDvPA84IQzin5aMYlg0yB+yX
dSUMeIQo0EzKtjd/y7L2Ty8xlAnhtsDt4ubdYxR/RGxbDBhDKaUICVJ5lXfEcCT2UWp5wQjBO2fi
s9B6ltPKCFvvyBrd3W5oZYo8wPakTQrS2TYo7lczgyTpJFf9O49aQKvnhHxu9dp873iFdDg0GQpY
2u2RRqcRvylb01qGTZC9RQRvHotzGA6cp+kUMC9iGrSPqsK5H78+FQSRIJxDDB/meSKafIz5EzSx
hUFNTdoUMu6nSfikZ+rPl7j6PwUt/v9gHN+a6vyy1ES/C2l/UX+2u+/5XmjevsKwPkOLWDVU8und
T4OaOCWtioO6JaLPn6+EQ2nJHPb+yvbptfaL5H7MN+rrCMNmq6w68p1j9EF5ceS4N0KlluGtk3YK
p8sbfHXHMPKvhoLbs+RY1SzoUaPefB8ngbgzwh/i/+yqZeWNIWQxlR3BCURT9wsYQy9afmv3Ayzn
eElJlg1FNMCwH2FX3sKTa165ABckG/E9ijeCzbko9+QPSvV+6NzTplU0YhdeWcV2+zGlmpEKiUY0
ythxf7A5OIlB51CYn99sBYX4VhUFoIecTu21SxqlhqDaTSyKiHCcitV1mEDnXzqt3dT2pPG+6M2Q
JT7NkTDMRJ55K+PPt47sIee3KPFQ4ctAOEBn7olFWl+uSpgU0Neoh9mjda37/d9MpApa2+L1LS2W
P5gQO74cski80gsQNMzp7lOFV/rhSzX+k5wGRUomKQh1gAL0H2xsaJyFikMUDDvUaBdrcJKw57zr
ugi35L/K+Tg7Kli/+yTeM8h4LM3lrJ+3yYzNY0PchbxnCkB/AkKlSiOHvCJ3s+c7h7NkJfR9g32X
tw3B/pkXjiThlVO2JmAQ0Goad6V4LmK/YE2qOY5GB47xo5blk/a34SkFgeKLAc5On1K1Zu1USA1G
SukAd+AQJT35jTB4tykolq1q9wJGB9qUvnFQRTSEtaQf/wHYXSLk5OhIqKZA/ZpKYUwQ6oYUiAnC
X0sWbkS5Js7L9fa0iH8AM+VbftVVCmTU177cPbtLcNP520cs+cb4VrV6nzE013bFFYDnKnDGh/8x
pUK8ceS7G3zgbCx31ZoHhMRFw5VgnpGtcWKmrJJtn4NhlA5l/k7NHVSWWRZGtNYRUmrCGGIOZKld
UoPzA9Mr6nC8JECRBOyNr16mWFcwwLbUNW3wCfIkkI0XG/3VAHBisxw4Uyh/L24Bb/mXTa6+V+Am
PuPzEurSgCk08APXyUNYM0my3jeTobCuHHsyt6iHL4/mAQ+O6i6I2I4Z37+9oyn1a6TDOZjnip7M
4CmCUZ5tNVkHT6PAeyp5E6cY46n4YYaFRWht2WsIrhoesL7ed4avz7oglJr1+XQuQPXFKcicMBpD
lUxx5uWToWV8jr+6X16iSk0lj5ZG7ubiBvSQMF0UOwo2jh+Tv635izp1URQyLhHP4OHWvg+tgz/B
72zvesXmkq9cYxvY2ASLnpwQ27POkjcxJ/3MYSinlmySLmXAWwXPrQJ1Gxb8TGXpsozUB1nFipck
vNSF8jpiwc638EjRB13JNj2M25Q83+pZVeEG4QnbqhjfZwzF5Sm6ITYIbu54UluUjyT84yeduOaa
DVAK0X1Ixgfe5JZUFgSW+zBOhNaW0FC4BKOkHC/lo/k6cXx5Y6ZBogqwnb2+F2/rSZEd3SUAYpuB
bhaKz4k8XZhV0ZkhyZb5DqFYLicBWOfsvddmlWQoJEcregdrwNjoUopN2QgB1Dsq5ytExTU8zXYP
4Jv9odQ0sVME7rQvzMVqIXcRCbIlDwCeJr2OJyCQ6JUoN+A0QB/p+XeLOBkPUbBIp1aZsXhKXdym
I5U0Mp18hKq7iphWANuDIeQbQNYiT8ztb3uPe8NFXdFCz3iChAGTy0Yc7c2BcacIGPRB4uzLzMQO
pmN/ebqfe5PgX0cipMBjFrhVnDwc1MeA7bjixwBB8Khq/VadknIXYyZx9tKdlnmAMonIFwd3dBlM
bEByEWcM
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
P1ZSJvtkwUTcplZMdPyxQkMZ4LqbUQ1IuRdQRi7iqxHMQpozK0G9YxMthgjIIq0BFjRegUcGVyCG
Kt+fca4sHrxuVmeAkOFgf3T/6njBqIcfQeVGt3EdaKLwSusFxCs6YbSACCqhFnv54SZBLBFqQUw0
osuoEFYcTrNuPkRoj4vkh7lWvL3mqccpbIM/809fp6lD+1BZy8BuKCd4UcoQYImd9x9ddL0g0OMl
QJ0r4WxQ6WKg2DnkJ0xE/GYxeU6sXui3inP32wSg4SCexMXejWhkj/we2aB31crzW5YLjwWCMqgB
dfkiBKpWOnj1q5HJOwpdYXvPu1HZDK2tcHUP9g==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Gj6CZm4G/xxtLXWyzJhUajqNOHOULTz1zvBjb8hFU44IVnaHnIP9YZQmkPPZKDzp8+h30OIgVWSS
1TFhtAv58xf5PpAX92hPefTRrgEQ5vrteUWTVfiANPx/3WHHq/ZFGnkTt6k2lZiz5KhOQXmHxujs
/YOynh5l1nurfttDqOhxYGVDKzEAQh0I20aZxRSwcCJxjjSZ5QWWrQTRkomoQ5P1fxvJ4aW7o9mh
U8+BNqCG8alln9zTCR/np55zVrzzAZQ4NmcIdcI7JTmfanFqsR/fb7ZQGT4ec+b0dRfY8ZA/uTUo
TdnbHYIciN7khIixFMplBEuAfwwGO18cuLTi+Q==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11648)
`protect data_block
0Csl62+KGaAPBLQC+NXhUgwY64yjeWwa1w+shJsQZFv2rq0K8EXfLNnjUkvxAC4hGFCao7HiV1+l
x5BWY5tRANAr/+2ZXGIX7Rys0iSwsDHPwct6F51F+qQ9KzKWR0/HcArnz6WEl/IwUDHXFoU32EiZ
LkQF5iXZ3/0gMokmFOg+UTUGkfXsAQu01KKTzGER1kS0UOPBH1yEGoKqxQnKG1YNBrphO3LgiWGR
WAG5Yr2Usc8fzweMhUquJuDkcJwAlOwAsJUSyJ5eWpolyAvNKsYUbb9keMyANTzs0FXyctzv7pa5
Vacx2HjKGWbOE+W3H9lgnegKf0JRjqlv2kN1+prcCuNiGJbNsMcl9dm3CTsyBgkL1REuc/i5j//0
BHik+Weeqidnz9UtdPlwH5SySzE23B4O/9Y5wDXLCT5Sbx6k7ha+yqibB+xdeE4cZ8HbF17TziTn
q6cpGqipiMV9yZizdj/BAauzMv+E7FDN5PYKlDXwPpekBGSLOPnG6tqaI25mvjMb1PCaqorpGXg3
wq7aaGthhuMb/gm/YMe+EAIiu3v1nmseBmQ2k9cIhvb/DOFAtEu+HgzrGbTlEUkjbloqHbPueQhS
JRL2rAADo1Igfj9vCHV8+8lKHJQya5ZAtHw8rGb1HUTNWBovWmzjOVZmLtypYPLNONUczfyQkDWN
DFZw1aGpiplw6pKkMfDgJ0z7N8ZKsOfpaElLsCRmT2wcX7OmimukDcTFDnAJI0GlIhSOhtPRJXIE
9XxynEMweCLu5joDoPC5ec7/BKGUZ83dQkUhUokkmB2/Aro9uwB75vFzeDcwiVjNeDx5O6fKzvtW
H7NI87T+RSHA1EhD6OEMI/3DNhQgN9Mfe7ANapnKV4U7UH5i0nji3eUjgCYRjpb/JErbXIri0nwY
Dmzj6YNneF23JgHeYTD+s02qb+4p5rBCTi/PZnb6OqQUABe6gGLxauhYT4KzOt9KtRxnismBAkrM
tEGhVJz9VzfLoom8B0VVo2Av4Ah/VbUkf3nJOhdkwsda1dTKAz5j2YSyZvmtT9WISSxEx8T4JcYJ
V8rsPMtfL7pJRonaVYv607duLFj9wPdd2a8bLVT04x4KLMzUQIgaGwr03Swzafq/hDPfzd6HcM9R
yBGmW3q9Bfn3VeYKjL/ATrjx5fhP3ioOw+cpqYXimc5/luE9VUL3QUQFQR0MYce/maJKyPrQA8aW
VUxV6p++XXKqLLYTdMEGvg5eascrHd6rRkTmlsXlv4ZAFap9asjjgprOJKZNUDXkK6o38YsGQZDg
usQlWlGZXqzZ5GsE6r4W+gIQv0X1Q7dH/aLgGUlQCCAdLyOiUC61C6Wm9fINIzq4oc74NrLf4Zin
MBDPjVeb1Q/cEl4u7THfbfNrcHyn1PaiIlUIaQragcCny+aXfPJfdY20Dzjco7H/5gJsP7ryUT+D
7bH3vWXmz+dQJG/h+zc3S7buOE+yx71LnhbdirJXyoU5prrY1cSIrAdIKoZ3Fk8szm4eSEtdid3a
n5gnnf6KwW018RL660xJjyQdM3c0nR8yK8JBE3jB2HyxdpHr+yGxB8nQLATZk7L4xOTCBIawOejr
LMrGT+PiYVrQ30w7FjJ0pqIt7xoNi1jNR4PFjsTTZRjeMHux2BBcgbtSGu/NZRpPZZFSyNCkn02c
qyhTshi6WMiqFWDtNUH1sVU5dU8vOm8bQ1vossvOWIGXM6no1bI5+B+/YhYk6cPA92iqOIMfzKPJ
Ud/3ddld8bB2qOYPJwn52PP3Qo75tewE/ILnGlDuZABeCdIv8lgzb8uWJjn0doHPdwhBV+UdfsOR
48LJjiZFRnFBQGTmWh6A2JXa0Skp+RU4EhJOotk03H+BEkJ2fNhTbnz3jqea34ZAfu2Ow0bZSrhA
qizuJxRDzXMl+S6t3dUuPvI/Nwe85Mu/QKDUH5NJltkAMyPnE1tQ31yaqnMFVlQNiGxeoY9bwNVY
vMm6PxZYFx1GFK3xiQjnYY1hbCBw2GgqvQJMBL/0coN8n9hFqlKlfi87QRWWG7dix5BDnGrhviJn
85YN/w4+NKy58E/4ClzpkplV6DMXqQl6rxfzdt9BNzWngjoAVxXCsUNfwqNQcitjCvNRFAOEQ4xg
CpR+TiXRON+raFd6RPmJ+4FROwuEd2eJ+HWaH+bLVNS9lTDZIYKljioyslpa7Qbj5ZMLlurMq1xw
S3G+FJwCKRtulbjTV7KHdG637faXLeESh5v3DGsthPWxH6JGmGsVH4+4eH8osdFBnaD/wUE6owUx
lhbf4F/0vy37qupudmc+t3bV7LMoOnHk00qYbH8Wjj7LnKNzgIYcPKri/64GHrt75o8Ps+sB3GAV
1lgMsngLHH4gWazRyyYHEqvYsdmFxtlO/foXUOE8l1a1QzoBauQGlb9uqSUMk272rm46sX2hk0Ua
yeTPRlt2MPHL7jj3OU/sqldknb77ODWt4nc43joqb9L6UZckatU/Ycw3QitCQEVNO5ysQuaYJsnV
ZAwHNzGQMnElc/Q+GkK+iYlcQ1cacMflQgV+TzrmIfe4dLHR4bKuYUXHk6XhB9Jrx1w0+3JQAjNY
SBjzCGXeEn8kMwFjXYAXC3lavqu5dvrHddmFSHhtQkfjFLnrmLWfzDq1PpTXEX8Y0yEZAlgoQWUx
eqn1j5jLCzBEfC0yOwJ82LSI+T8B80uxYsVP3obfbfAH7pVbei1i6p3ys6qql4AebjEvpE98VlrM
0c9HO3DsUT+XD1PKVcYBWcdUc0QCDt5un2hCE1HjjRVOcm1iQRaUxjwOgXyS3g9ZxLyrcGXib6zd
H3WSqdMI9uVWacx5TnjakhLFlsqJVrDXzo+OcAMax1HCTN1OEsOBFTCijCcZGyiGWyLGpyAOy9Ay
hzZbe5QrHveH4pGUkYiNgRag07x8Su+uy0XzzHUT5Biq11gYDV26RFlTCWZWvKOg8raER5CDt/yY
aE1xs0ty9Rtly7/cTah/y/mqSdAspq5ZMKNQOFcM+m6Hp4cWuX/Q7zitMNs9kZlAtRfhwxJ1gbMR
qdaHSr2nLnKroCJij6THyAY7J+1rEZzzRmLeMTAeJ2gBgnCXHu5RJ6tH+1oJ1a+x9sxembar5aVe
DAWC7jLEqGnMtjvLsWTMtnaCCGowHjJo7AkOPYYHY0XptFRCLk43YE8cunOKyXWDs5dMJ26uUUiS
DGS94/CYp5ZROUjjsGF1kd8WxWiWCUKUHeQ2/20D22Bb3DOUXcNCw5oMb/1DdneQuEfLWhGQf2YQ
vNF70D08gOfMyzk5e2PYqqcr8TslRYS9cAtTaC4HPpLsNwGxIstiGW7FO6OudzRjCdr8R4q+TYhf
Dm/yjhmN01i/mUarrNZf502KywZHP5qNzKSSIP6evhSvh7aaF5SEsKWNhDCBJ4ToQx30bUg9jvkv
NJAct0vY8Ek2qrA9xhf+Q+r7Qc/avZ8JeOihXmOfLv/xtZukDSL33n52in7ztwYKj+Gda0ZlFUYT
H957K0EB78FwFHi3/FIxX7bENv9sq0zUCypIo/cgjrk6GdYpO0ZyT95UgC7stF3FLdlmuokB9hDF
KrzA1VrvYKJdm9bHGzRpixla9rqraJmiDJrpug6r/WoA2e7rS0zrDGFJ8m6pTEnDsi6u8q9CI3IQ
k1FQdDbnQWEraTMxI82EJWfkOdnKZvOKKPlLtrvfHEMWZFib5taSmqNA0T3VeEyQoEcYe+7Lao7G
3o195lJKG2ZdV+68rN7Bj+OOWUTY/RZixDdUKso1+f7hNi4tNRy/DVLPpxiZoj32FOzEripUk+YO
Bxs8AxKEurvkeOrLIP/RF4jQ5F4tt7e6NMZdKsjfT5N0vF5a+3XFc8TW3X2kOQ2HwvmETTRnwfUc
81F3Y42Rrd1y131dMNj8u8Dg8kHCB1IE1aLIDOwcQIxn6UhBwvtjn0P3YcD/LrWqGrgIINAByevm
l7ad9rImYhO37CgNp7P9W9VxDkNHGffeoE8DulOV6YSmcYepwn9pFPdiZGpQ/f+DMsUVa5i0fjlz
okocYONhv7I5QLD5GtsTK+X2viU93QS0LFfcA89BcNtxVJTA2wt2LqQv0MPN2tltwb5wzqWUTLmT
Cfj7tjvsn69w81r9P23IXsrhyi2eYD2+trPhSxgX/FYt4QywSyOYsJ0f59PpGX1820kivkT3TP2E
nUTbdOjK6Uhdy4AXp8D21hMS9DOAPgiAQqm/B7fXBdElPpwVOILWogh5J0r4A3XrHjcr/C7Upvzw
VKLYv0h0LnOqjsv0+HQH/s97wXwAIPiAdxeVZfJfqOdmu0+AzPnKrK3x/OU6ApY4ZRNb4CyyoYRN
AgSam79cyLPPww/ldVSU+rnBo60VlrP+ZY9AjxyM4MMnwsK2SSmM2NfHlVEpslpoDprkTlckja1i
e5+ppqxbrUpuypAeTlM7vTIXjDKXxaWMRn0HAyNFEfenxAw9yLWOjGO5KAYGY0f4Np84yiTlXDoR
+oufADaQ/PDUQeHwQ9ebYxbqaE+irccKZ+kcNW+BbL3cVxdD1SONk0R0fYUkRI0cKolcHqhihG+A
62CMBoYgOxxAsUMPJagu8k3M91pzv/IvHNztaOqwCM+akT8A0CYDdrN6gEzhBy5BR/e0RlipyDlM
RwFnrTMHURQKOCxcQUBw3Un21SoiI/zzu6CDpbf/NfvgWDPWk6h0Y984ut3kya7412jqpXGkqQMf
HFqWRMHrkKfmo2W2rvpCCkorLyPFzodcR1ZgL7saxdWqs8QQHmysXK/SSXMKsErRbitu24eg7a99
HbPWs+rjvkh8B01BC10kZApXvy+VSHYZ8Bw0YZKQQwywrzKH0c2zy4Ec0QnF2cohUNKAJdpWN8hN
JwtydEOXcvP/CCe43T6JyoAum4sM84yM0s/mg74B9U7gQT4x4ghC5SdX14RqFuEzAQGsjaT95y/i
JcPbYSpEj/k/HkVOFBCET/24qIHH2ic/cYKR3M9NG/wNv3BGSq7IPDB91IzaThkh49Qjt+Bv/sqt
2Og5DVXTBU31ET3vSdPm1bIlMve26lfkTQ90wWOFSOxneu/hfbnIW8layzofdjnk1yicituNyMXc
0WqXMGkcvEumyA67kgQ9tBrZjODioWPvYrSSbP9PzProtZgTkkbq5qUMg8Qmtkrj2SJV42ce0Klh
tu4J87DinscqxI0evN1glFrH63n8SJaQRalIyFBFmpJB6k/b8mrCZYXPqCjJosVf/BFbZVfPc/r3
vcOnsurM3gUGsgV0rNrALc7H1ZtTjVCRheCucMOR1tGD2D/7heNmCU5zFQ9TQhVrPRvAoHAaq+TJ
BCukl8oShr28PggFIn20P8FHexhRC7GXFLh8YCPOPBkYSNn9h9wePQPe/7/YGuJl8xHMrKxh7Pj6
lqxFACGzNp3Ouc4H1y1eQ/TdWSidjBYZ6kcWUnfj7v8Y+ryzV/yrhRrLFm8FFSZlM5rGcsAgjX/S
nNKKMRAIe/smoj3Rquepu214NEjNRpHgDGJkS5MB2aJMAgoNLs31SGH49ObbWyKV1XIAjTe6LQXi
Rz4GIp0WvSq9KUrdNNwrXPihSLk1HF1nYdGyb9EvVjgR3U89rRPoONP0EI7WzWT10cAnCFkn6G8F
vGYaIWTskEkbqPp8kRJhtLbaz/OzQfAHYBvysSyGoCmZrXJw7RZGN09Izu8bNSdZbpsemB96K9Ey
NyDViUNBGT1gGaYhfjRwB9sUNz3MgDZDFAeNbq+futYAldWsVpLgO1500tycliidVFjO6L1OVLBi
+igRozno00D+bI10lf4undwdjt20PTJnW/v2a+rhsjnATYCS9OFVUlAuKq08sWu6kg01lWMXEBzB
SxWY61fhgk0cGr+YjxVAoFVJDdeY1E2XPoOLCE7mHdLqlzau6PFDIAdHpSBxabF+ORugxGKusWYQ
LwWBU79b/kEWSW0DIAGvpg4Rb1LhYyOs9Weg8+4oEUUdVKHiTC9LwhpBnenJzJqaiduVIuIiFUoY
ltTZwX96EkOt4CCzycJFnYXfmfcx+b4ZKG4f+JEcTa29QQLvOAVgfgRYgqdNRUMBNIRJzcwoV9US
Z23ZGhFiWWvrHFvB1yRlo5l3I1yvlfwQmnOiW8UJYSvOCqvh49rO8dxYJacPLBGSOw4nrH05o+12
O5KFZZ1foJp/69HW7T0fW7rsRjLpUf31SWOKy3f9VBsa+kNxaGawdBifLq+0GgvDKcmkM3WQMiId
9eh9a2E1DSHctojjjXbyx8gTF9oSmq/DwIwsHtNuihr0oNi2ZjA+kFs7Ci59OoleMieXfUtZHOZw
kcQC9KZwdC0vwCtBAcaGtWMyFiZC7hL7Vwi+ELuoA4GtDvQrtMyHPezNLJe3qzcoNmx5EDR+Nvmw
O+SxEhz2CXDqbxuzgPdKCQ3umrvcFmJB5gyyHvv7srregP4KQCs39kh6kQxgdEpLAcA1qJDN3sg+
b5pjHEgLLVuZbGhjPhpyS3/Y7NO+RSRfOz9Ltx8vITSQ6FK/+RxKnDI2dYNzTDYRqAisT2HWodRi
dwSmT11n/7A0sGjs+H35fiaHtzl3SQp3uxIvdPbWja0HDKqF1OrgUyCh/wwgD5eG44uYRn6NIpN4
gfYqOK/ZILaS9v7rXF9GAeFfas+9HW0zgkde3Ty1VboM6Er2l91LpRot6vDfUOVPkGJCXAMyQP7W
v1lvaWUJFCG6dL3HZ0fRj6KDSFswWN1pcaNS9Iw4ZOyLGXwSLaJWJJ69s34TZsHnovpvr9dqoKo1
98JnSd889J3knxDLLxdAxwgjjdmxsQo3QmyaDnF3/NT6Lw0KSbkxGAMwFmID8XyJBu1QkWxwN2/g
JZ/ZU2IYIyV0ULGOD6TtEhYtjoq8aE7jhsOx8Yij7ykwPNFipC1MdKB8SF7iWYbbDSCvFi3/jAR+
TmH7xX6xY+0rUpsjHhghyIqRJja+mjnoGkDYvCVHDAjoh4gba+Yi4usjIrXFQOXN2jlcUryURAMG
Yu3hr1pw3+A5+hDcfuTyTMBN2QaSgdWV6a0tNJ2SH84VDzT4qegj2dH0O5lYWy4/zK21QTBJ3/BT
CUuZQNFO3d4VjzNNwcBEl6bAqpt+bMMpqd2ScQg+HU31/6O6mciYJEU+cM2GpGw37NgYzAgwNi52
zI8yU/i7qXwyJzfx1XOdJRsTIGxXuzLvtQygJwnIy2+VrwvBAP4roTwQ5+E84yWNC+mKu34Q2+r1
PLOSfdPqHmT6vzLFIs70mXKfapjsex3sEwhYLatojoGb19K1bnsPZ04Cqjm7LDHK/JHa536o3YJJ
Zl5EUbWiBcBu2FeuNg5Q2QsWh3dlaZK12KxGUIEjlq8uLHRi27O78c+X31yv9pIt61a9IrTZZxsl
yNJx4McbeSeuimKrh0Tv/cQgj+Vwo28eucNR2BnpM0R8Bsz5g/OkbnnmhyaKiKGF1w6A+9siWZoa
ZfZsru4U+UQ4Eex1dN0ZKrazt2CG5eFkUg6SQAIi4POIMkACy1W+OfATb9gVkybZ2WtB+xCn0/DG
KlKOYyLqF/2aoQaKsGVxZKZeC0ChB4FbxKQM6eqq0qVLEz9D2uEGIFlGjwdCbkQHI/466j/dtyyC
6j8hTY0ZU81h+SEGbtJ2CtHEa8QAFRTc9TaG6/CuEvRbN4yxK5jCKIyfAPlr5Z+E6L4e4W8Z+bRc
oKJzI9QvpCf8BEYzYETqACBBqTTo5nR5QuaAUfZ6J4fuMxVn9V/+niS+4F1lQ5moTONo2O6q+6Sv
JkVghY7mBvX7p0kq6THyWAPFgC+KGOVYZmCYpyDVYb0wL7boprAmeW9dURZ+wcIUMJH6Z7Sosdts
MSgxtGZ1+iZ2O8uCfk75bOVLxRm0Fwi1PmaKr63nC+7y4+V4jqNv0auiWFNJBNUIbjZNS0j9mFQr
5eVMHx37+6euQdgQmbjykj4WFaqxg0VOySd7m1r26rZ09ErPMXi8pgUgYYTQMj70YyUShRn8ZVpQ
qpnvhYHMAv/VvrXElYWJl+9qVSk7M8jTf8LqXix3eDo/RhWil3jsSp5EP+0n6poVMvhCF0Y3Wqdb
Rh4YxjtTzzeeR+AjexTZ7xmREJ5/vZYZKY6u6j9dcUXLqN7a0VNxU5pPecjHpuL5hvua4mAo6wR/
n3rJf9HiopfEE9hk83ffFA5NpG2PIuFMOc6MgoBllCDPw5bKBPHuduTesOxhfaH70V0oXkN90ZYx
yLqOxqRCcq0zb5JbKOvNcZcfliuw+gqkl0LaFGP6fLh44T6yHl6VIC70JvUW8NOMZfMJ6CElKXHS
cRq16nGRqaGzQeJjxKyZAFY1ZCwlgc6SKVGUqF65VrQRIHWafettdAWGqXHB1h/ZLwQ1Xu1KKid1
q/JoziJYAIMnhhM61P54BEliiv+Hdb4Ci5EtK473kX3eu/agpADt9uDKWEtj0J/r6HzVaEfCNbHF
gOw9RjI6z5R2/1nmifEX9K8/N4dy5RfxLT4wXHYAE3V/iPGYRW7ROKxmqTZagKDW1mWIPqL/udxH
p0U4jv+PC62aDIiwT6WR1S7YqyxC2VPyDSGqcWafYMPRbn8O57fiYfqJ/VVGS7/EqH1tpXB5cdFA
xm19F2CFo0lA4IYKx70ZvpI8EE60BQ4GVnPijo8t1HIEjsJE56JCw/v1vq93dHXMyLzAcYyaToNd
XG2tZcC+66HR2Gvvdi0wWFRHenYTIRQP4sRqvLMQso3g6/d86KjrD/ZJqDBtS2QcjUS4m1JPg+kr
ZVfbs1S0DCJriVeNJREwmjoQjtdwFKOdC/8rRwRlraWluWys8I5c6xINBlV/3qyVpSfUgkDhUdi4
bTlJkBhEuPqLCA792r7ZTiYTSAxO/HEMdC9/e/ivcjIyi+43InuJU+SvBokJEg+42/f+6DRyVSpc
dI5sHZWZCO2B9Cqr9JqH01Xx3/BNOlL5niKqOMEh8raXPX4E8SHRsr8b6QnH8lCTpCyPkUza3+Ai
AsPBH1bm4/t1992sGJxN7HqhAok3BHETjuNF+SXGNia21TtakBxf18gPEp1gwGy1F8yerIhVyUCD
8UHPjaCHQg0xWak0q9jwHFBd0BD6rC8yHCToZGBDgfpkrM8vUqX1weCEMaH3e0kWGU9a0giEXV9o
gx3VACvKfc1Y0Fjd8Zo+4AzIq8veMAsAjp+89ynC+zMDdmr0TE5//G/URFv5cneCbq2ugV6cGfy6
5ZzviCGitcEx+RFbeuaJe/x3oC7T3lyJ6NA4AwnS85VuJcPrX2uqXPAPCKAl/sKuiu2tgMywvTTG
WZQMaf7lmnMB2mNAUTdPqIechEmIAx/oRyxUnFR1xVhlmEL3k+Ft9IzeMagjQkzoS58f0OItCUcB
vp2DHbLQBBw9oaGSrAXuHPuwJFSjv/sAg976S/LKDp+YoSGWC5r1/lfIn7il91vWRa+yfSboI5cH
23v2430/6rVjX3PA9cjFNer91e30H15cyWNxl6leqGj+zx+qYf4ZtVqPIcr23e1jYaisorarEpx4
BbR9E84xagQ5UucAKQ/XBNojFIXAmrlUIo9hp5xYys6yW+PikoZ69CXyBsNxOyC+hqgtt3NtUA77
UfMm3aJ0MjK67I6Pe37J2g45ghA/W/z8yH0vANUpmxtvh56Bi1I0TJx6a4CuBE97R1Y4PODbVoG0
5x5opg7XE9N5C/aQ/BCah8fhKiWSHGJZvrxG61iYC7kDlZYUi5CJf1ahMoCorrELNXeuJSdRELEP
xlUkUTYfF9yfihAaI6cLg/N3JOhveuT/xvzRpiVOWujDTNKmtWRGkhmAL536zS1WsTASdRbr6DFq
ZkF8eB2pptYTcLggpjeQrUaoQGuM+X14O6MyzfbkBxLok5d+1w4qmZ3j7GTSqap/FIqoC96OeG3L
QjykfJGqlN31q49p+Hn2ysh7virGTasX6zgKi/iYSIGM05sRyFXOqCbqkoFc3HcDphBZhv65W56K
V7iBrBW+Cdv2iAs0OwpOcC1aGnmt49fm5ELDNgrLa40BRBvq9BqN0ccU+/LcydlE7i89sx7/RhkQ
yMsvy8hASdOw/GOTp5c6BrWxyU5aTe3l7Boc68BsXagXj64rjoIqm5hiRAWY3EG8YxaNK/JP641J
782K21onVSr8giKqIO9DOGMnGI4wvH0pu+gKY2Cj6KKRM0y0+uSpgH1aIIWFaAXBweYA9h7MHqLg
Fng7fZc6ccDec6Y5US4XYnjiOcUZymQk08iV8v9mMzKBp/v4IfzwpkyemwDviK5rtYQG9lT+SwZe
YDEGVdUSQhFN3nrXrn5PiTRD4/2vxwzlur9BpuqfMybPO+RMeoTsVANKb9n7S5oJ224Th5n/C5oJ
jn6Pp9TQ54L7bruyy5mSIZ+1czxPteGhEEntR7NnaHpYNh57+uvWbCCDUaNwHW7NG04h+91fdwVC
AAZIt8TjI6hRKdBg+l5a3bcKj7wtbyKEy5U77bvA/eXEiCGCXCajmoiEF6ph/Jgv5V2iPkqjsFbt
12gKUGzfAqhxCoCbQesol0dXzDGP4YkabFGsYg5VulfazHlzqROVeN9ScTpe64/ArwLdfzOMVavH
JkmqrEbIWSftKYcjcsMmSJPprKDSLoWPiJQOv67WZSvf7YE4VLJWk7OJm0Dli/X+9LK8nw+SyCYP
KEQuxqfLBEJGnzQkPsyHfcr2tbQcHYaywGTmZVK51SQYv4roOWTd5Os0q9BkYX9HFHpTcEMgJVpd
FeeX7/pt9MtwaTlk+gO7PV9yXOkLUnYsUQIYMoIEd06hHrcZlp/51TVGU2wO0IHcMGwYvKhKsVJq
J8t+cVDx/2PFpdHTUnP8YzJ53RaHi1bNnaozDwXOhW30XkfJ1JX1Zw0lcHnFxIW8E8BPYBcN5EAk
aOyptFTULMvO8Dt3Gjj4dE+crrwYSfIibBwdO8IxCdINUN4ICJgEELl/8UlVkbifX+mqpBwkdpJ8
klojssigi6kAwcNkdQ+R+tnKhG8us0P0rBQMm/ubBFxwABseEzx5CtOzF4mjlpWI4ESzsRMZOVRh
CsNxDJjrzYj2PV0yVs30+hACe2MKdcrBoegFHqYmOQ41vqhwSnofKyt3h823x4u2UsgV5pxOYxr1
xi3Wn+aGI0DlI83W1fZxL2uxRbt390dKAvRfW1kARH5r8LUQdiSpOawwbIEgT1Zl7cRmpGxZkuTf
F/w+e1pOywRqPtCStc/LD5pUp/2El+3tapPZcsaTu3K1PXMwDW5qcS5Ho3uQwxFw9vopkNocN8Gj
n6WIrRX86+sm7kqnZz+r+eOGnovl8ndeRINSe3s9QCBzG9DyPHghuW2Iz3VfTh4wzz1UNwYoy6Ou
a1FQaXbcr3oHcySot6xQ3Gcvhx5hTisNT6h5RfFTcHSe/FZ8Fonjx3WlALwiSqgcAZ3Hc/WCONN5
IkSwDKN7MoegDcDSc1c/LBx6CA930yg9JqOCMInH+z6CQLWvjDJpg/ouQjRLfEO0/KsaOGGUIaTm
poIToPKdxdeT6q/Fvsk4zW+WW78L++ULjfoc0e6SHEHYVrtZnmncAA1Q3TC7Ot3p0FvowS/x8YhM
tKJJsNyssaeZwPtebLw7aWjKuvqjttoJsl3gM+1v2h2l0vRz4+RMOO5gX8ZJFPA8Ph2btLR9HsFE
hjw/Lfi8jbLxj3JkKD4kUMeX0Sl7wXFNyBmh/MY3qqQPpNgljAQ2XG7TTLdyskDBiT/y8zSIdkIh
96a05JxQOcXvKPV16vIvpnR6DTmLX6p2wc2W7mRIXdJCx02xoNLrq07THe3MhEm6nPqbXs1htPoS
Rm+xkqbrjqWg6eyXJ/T0qjARvzEalX2jADmtZ3g3jHp6aeR4YLgqvaDmRgeQqeaRAQxiUs2ewkz0
xfag0XlSbiuHy92gGJIn5xGquA/30ZGSOBI+kcfKifAi0pdtbBF+p2u/2pagVLZYYLHWcCbCPBl1
4ZmaXSLItU3K5VNA7SleTEWHLhCoqRkkh3RvvI4bOWyhqgPC7X2RsTBSbnFhi8MdVv4hY4AgybEl
kVCTrxOycY3ukbNuROaJjSo9TntcE/9nBh0Dob0PIY69XBbpviXLtL0j7NCWlO6PEe3emfZuZC70
6PUQoJEHjRiDtTkLivmSve4RtK/6SA0tnbqHtaCGf2kYXHuXUX0JgMrjrycHVVnCZ6PgEx8jpSkB
UBOtaC4jVcjPvRe0guYuhbfzqZfUsG1aauskS7fTL5b1WPAW8PEPP73THD+ammA6u5rtdwCs2Pv7
ThJrP66M9KN4DFn9wxQF88AUFdD63rhuYPZRhzzqhzK/q1f4m7b8a1YByg/dJFQV0y7TjNQbf05f
4Ummy0W4ZuK+NjghGn1ZNCno7IaO92ShUmWReMHpf4tsQKBpdDeNpFhi2jcj61eKQp970pSha7IF
zOxRI+Jo94HwqsjoByBASskDtv1iguV9YXLOddaJ9EXuQMgsYHMbH4CrVy41vEOgEKpbCq/GbmlF
oXGGPafYs3hcROwxm8YvAphqaBYga3S5kiiQqYI3WOuuEYZZ5jze+dHejuw2nLZgz9Xwf7Hu8x2S
Vm9ZhIFp/Z+IyXJo7GntlEqFy2tZEFIrSYqeKBf+sqWnBxRUJTd6aLQRkjY7YEdmjBFpvMZxR8iE
0SO38h7tP7iSOSPji70I4VSHNLQK/eJga8Zq+8uYI8F6p4RkULp5WWa5o7KHTvxvRbsKCalQLvHY
AN8qJajMR5oVNNANZKIrCeRctC3DjsKIbXkP2nJGpQx6R6hE0BqWkXHwG8p5iCHXciIZhmK320Ho
C7wVD0c8ciVtLJ0m9938CFmK/mnRQGaHPx+ctMUf3wlR/NGisy5MMABJ7K1gUgiQsLbHq7gzgyhT
PsplybmcXGtsuL/O7dcItiYL4JTJwWA3P9cKgdmSaI0pDMGW06HhskmBdIvrG1Ky6CRiaOz6gVsJ
maSnhxc/wX1z+NDtpzF+Si0IVabVcOUm5UtbOwXutBBm8KkHrqxHIViG5jPloQJLRyuiOfaD/mQM
yicQShOO3XMtrDBRK38yJgVGFZcxZVkOZ2ULQyd2VO1cMrEALBXpa6NQHhnjuxGydCWBYEpTtKW2
SQo1dy/u+V4lgdIGC1lK/ef7lp6bCLvqrxOOpU9nxPRmuT7Zo+zmVE2C5WdgW63+3NT9LL9Y3aas
qatAs0mXxqvIbJGv0zJN41Ejz3Ov6wVi/V9dEJvsPBx/a07onQ3T85iPlb90BbBQT1ZSWIwFgZKK
aIIZY3hYRCH2D02RieoGuAEnZLxVQ/3C4iOy9HMEV6SOADE0K0n9v3MGZSmHQG4y4PNkPsPlm2bH
gZNC+RN2NpmbMI50a1LTV5ibFiKIj3iyokWjaX2Cjwpzl5bzPZBpoSdTZMz0dv+3GbayocE0xdzB
SA1xGFUYq5JJzPJy1TEWDEWWOAGBAZJ7k0bSZTw6Um3QRJFqsSPqaEoICIv3/T5NP0bga2KqkCEy
P5X4hadHf0b2pEmPZSbyZjC7t+lFLVdgFIrMFGVcp+SgU6rgbt++RM4EZO6d1WBIzGXkiCsHQ80e
kNYihtcklLpB/9jEecm1+MIWSjseVSRO5qShEdFkmbMhBHFVhs8RnxCD65Utkfo6yUyQGOhgRvq+
NzISc/P9uLj1MkiyUGVHmCwZ6UNC4CwbeGxC8A4aZDT2w6hzJmWwHPyIeHeeZ41K3joJeGiWGcT8
E6RVAb/RVqHh8XP189klKHizu6If9hDuKRn5bgONHHXWicm1yPh/3FtJNIfMrxwLq/J7sE0d2Xrz
WJIix53DMwU6tau5CY1Ik14hcGVaVt65VgzLXfhrGXQqw1MZgFUofg3qqPKuIpo3xpX+VaQIihT7
rsAojDEIoHinov1YFPr4sr/4L2gsmjknyTe69LV92tE2HTDxyA4CZStKIEOGuiHftDR/gGPKXqov
6jYCTLgDhdgB0T8m/3nkMgEAqs5tUD3ye2il29KRxWXqW+DNTpDaeM5M6WOgrkmQ1RU8p98pCQJk
H1ETqTpGs3C/S7j220A+OKJ77xblG2JBXirYr8MWk2ULAN2Ly4Ub/t9DDOSeZM9BcxvVKRWQnflE
rkUkaxS3/9iPddVLhDZLkvhHKkCSKylfdH0JG6Ka4DBpQqlcX9rNi+ilxhZnXGKZb/nrk8zBPtou
3BP5KT4nzlzMRghkXyB6OjZu2IbJ2KzYhkNfdbBnVMfvXVilXIMWZmwonwG8+gru41HI/cHb1qA3
EhJbz0ZuR6tBB/N4ncooEM+4ojr1Ryqdq07Gkej7mPj/UmqHkQH531O7MoDy7/Q0oDFGEerTdaWq
tYbvFax1TlM9InSr09GFWSFl2+xCRsabyUqt9Zo9t7qJATpCw527bh0TeKMofmY9QLNrOCJ8nzq3
LkuF4gOlhzIP8jjsKaOerba1IM8wEKt/NA/x7szOkpx+7iP1mSlaH+ce2328vlzH5k6bUr50AQgu
PzICq9oQOKaejP2FfsXtCBXMZqrO47rutLrBsH0k2M66HCG0mb8w1CzNq8/qmejwD2gPRqJAY2M2
gM25rvWJVgqQfnPr0oLuwlqJ/pEfmzhjT9rHvCeNRK/S10mT2knIETQIC3/H90w1O2AtM5aNPHoh
5HjcdNI9k9EHj13iWt6pOQVTHNChsuRai8QUJqm/icMygOoME/8fgQpipQsZOITIJ0ohWQumwTQw
CNwWdRgFGpkf0sS5zvoz4w5yL93kixO1jDmv53r+NwsIc1CnsQb/zOUAzBSlOOJdkUtJYFufdt+h
bIgD0vtPXROWkZTQXL4hr6I+JuOTGSbdcLhv/Q6lnYKBCRkHb+eO0cR5jw8cOtG7MvUkInvazC7W
sOZNSkC4vkw3h9xDkSfoqub4CJQwULic5EMN6YyIRhd1nuZP2H5NCfceiBKqvG8fWDSpaoZwoxFt
m4etmg98o3iSraQ+Mw9xmQgYQi9oe3yjbCRw2bNFphMcXaNWrgG7jH0HyInp5/fwybl8wNnVk6e2
OSLDND5Bd3GTQ7Z/OmxtPQt8lVzgzT/BDHMZngRTwKpK9T6EtFImMuORU5b22fF3iz258mnDokh8
nrmdl7G4GKBYIrbXWvTVa0brsfnRtMdBEY1n/Cz2/oD0AwGV1OYTuP5M4A/EiSElQ6MDWOCELfjS
BfWr4YQFwBSL/fin4SUyzYgadkBR+doRvgCoZJ6OVS1l30rn9eBXwQAocU8E8uoI6CVICZF0WMrO
TZ8aFSZGE79MYlWhIlVuFiZ1BVkholaNx/y1/YZXDooLS88YoNwlgShmB0hZyH9sG8vwv+8VocaQ
82pLQ4LohxMLSf7kMGDXfQzsV8bFTjDW+umnPKS61BNIiSvz5AvizanEa2CrWepx2LQpmkZHUemw
stZSRyB/Q0xN8Ht2sHOPhhdGD5c6DQePCovr3a2EW+x1OD/40Hw0aRjsGTZR0RxPdpAgc8A7/C4S
Cl/51VAJAR3qAfy468Rrk0Qu6kICz0D2OnCgsup72GbSlBRBb13SPAwIAYlgSCgrp4qAFZw2UImj
QYb2IImHmZJPIoRbxwZ3JIT2+OY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    CARRYCASCIN : in STD_LOGIC;
    CARRYIN : in STD_LOGIC;
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACIN : in STD_LOGIC_VECTOR ( 29 downto 0 );
    BCIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CONCAT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    BCOUT : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CARRYOUT : out STD_LOGIC;
    CARRYCASCOUT : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    P : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CED : in STD_LOGIC;
    CED1 : in STD_LOGIC;
    CED2 : in STD_LOGIC;
    CED3 : in STD_LOGIC;
    CEA : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEA3 : in STD_LOGIC;
    CEA4 : in STD_LOGIC;
    CEB : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEB3 : in STD_LOGIC;
    CEB4 : in STD_LOGIC;
    CECONCAT : in STD_LOGIC;
    CECONCAT3 : in STD_LOGIC;
    CECONCAT4 : in STD_LOGIC;
    CECONCAT5 : in STD_LOGIC;
    CEC : in STD_LOGIC;
    CEC1 : in STD_LOGIC;
    CEC2 : in STD_LOGIC;
    CEC3 : in STD_LOGIC;
    CEC4 : in STD_LOGIC;
    CEC5 : in STD_LOGIC;
    CEM : in STD_LOGIC;
    CEP : in STD_LOGIC;
    CESEL : in STD_LOGIC;
    CESEL1 : in STD_LOGIC;
    CESEL2 : in STD_LOGIC;
    CESEL3 : in STD_LOGIC;
    CESEL4 : in STD_LOGIC;
    CESEL5 : in STD_LOGIC;
    SCLRD : in STD_LOGIC;
    SCLRA : in STD_LOGIC;
    SCLRB : in STD_LOGIC;
    SCLRCONCAT : in STD_LOGIC;
    SCLRC : in STD_LOGIC;
    SCLRM : in STD_LOGIC;
    SCLRP : in STD_LOGIC;
    SCLRSEL : in STD_LOGIC
  );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "xbip_dsp48_macro_v3_0";
end multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0 is
  attribute C_A_WIDTH of i_synth : label is 18;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CONCAT_WIDTH of i_synth : label is 48;
  attribute C_CONSTANT_1 of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 48;
  attribute C_D_WIDTH of i_synth : label is 18;
  attribute C_HAS_A of i_synth : label is 1;
  attribute C_HAS_ACIN of i_synth : label is 0;
  attribute C_HAS_ACOUT of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 1;
  attribute C_HAS_BCIN of i_synth : label is 0;
  attribute C_HAS_BCOUT of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_CARRYCASCIN of i_synth : label is 0;
  attribute C_HAS_CARRYCASCOUT of i_synth : label is 0;
  attribute C_HAS_CARRYIN of i_synth : label is 0;
  attribute C_HAS_CARRYOUT of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 0;
  attribute C_HAS_CEA of i_synth : label is 0;
  attribute C_HAS_CEB of i_synth : label is 0;
  attribute C_HAS_CEC of i_synth : label is 0;
  attribute C_HAS_CECONCAT of i_synth : label is 0;
  attribute C_HAS_CED of i_synth : label is 0;
  attribute C_HAS_CEM of i_synth : label is 0;
  attribute C_HAS_CEP of i_synth : label is 0;
  attribute C_HAS_CESEL of i_synth : label is 0;
  attribute C_HAS_CONCAT of i_synth : label is 0;
  attribute C_HAS_D of i_synth : label is 0;
  attribute C_HAS_INDEP_CE of i_synth : label is 0;
  attribute C_HAS_INDEP_SCLR of i_synth : label is 0;
  attribute C_HAS_PCIN of i_synth : label is 0;
  attribute C_HAS_PCOUT of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SCLRA of i_synth : label is 0;
  attribute C_HAS_SCLRB of i_synth : label is 0;
  attribute C_HAS_SCLRC of i_synth : label is 0;
  attribute C_HAS_SCLRCONCAT of i_synth : label is 0;
  attribute C_HAS_SCLRD of i_synth : label is 0;
  attribute C_HAS_SCLRM of i_synth : label is 0;
  attribute C_HAS_SCLRP of i_synth : label is 0;
  attribute C_HAS_SCLRSEL of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 128;
  attribute C_MODEL_TYPE of i_synth : label is 0;
  attribute C_OPMODES of i_synth : label is "000100100000010100000000";
  attribute C_P_LSB of i_synth : label is 0;
  attribute C_P_MSB of i_synth : label is 47;
  attribute C_REG_CONFIG of i_synth : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0_viv
     port map (
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => ACIN(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17 downto 0) => BCIN(17 downto 0),
      BCOUT(17 downto 0) => BCOUT(17 downto 0),
      C(47 downto 0) => C(47 downto 0),
      CARRYCASCIN => CARRYCASCIN,
      CARRYCASCOUT => CARRYCASCOUT,
      CARRYIN => CARRYIN,
      CARRYOUT => CARRYOUT,
      CE => CE,
      CEA => CEA,
      CEA1 => CEA1,
      CEA2 => CEA2,
      CEA3 => CEA3,
      CEA4 => CEA4,
      CEB => CEB,
      CEB1 => CEB1,
      CEB2 => CEB2,
      CEB3 => CEB3,
      CEB4 => CEB4,
      CEC => CEC,
      CEC1 => CEC1,
      CEC2 => CEC2,
      CEC3 => CEC3,
      CEC4 => CEC4,
      CEC5 => CEC5,
      CECONCAT => CECONCAT,
      CECONCAT3 => CECONCAT3,
      CECONCAT4 => CECONCAT4,
      CECONCAT5 => CECONCAT5,
      CED => CED,
      CED1 => CED1,
      CED2 => CED2,
      CED3 => CED3,
      CEM => CEM,
      CEP => CEP,
      CESEL => CESEL,
      CESEL1 => CESEL1,
      CESEL2 => CESEL2,
      CESEL3 => CESEL3,
      CESEL4 => CESEL4,
      CESEL5 => CESEL5,
      CLK => CLK,
      CONCAT(47 downto 0) => CONCAT(47 downto 0),
      D(17 downto 0) => D(17 downto 0),
      P(47 downto 0) => P(47 downto 0),
      PCIN(47 downto 0) => PCIN(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SCLRA => SCLRA,
      SCLRB => SCLRB,
      SCLRC => SCLRC,
      SCLRCONCAT => SCLRCONCAT,
      SCLRD => SCLRD,
      SCLRM => SCLRM,
      SCLRP => SCLRP,
      SCLRSEL => SCLRSEL,
      SEL(0) => SEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_dsp48_mul_ip is
  port (
    D : out STD_LOGIC_VECTOR ( 85 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \u_b_reg[17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \en_buf_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \en_buf_reg[3]\ : in STD_LOGIC;
    \en_buf_reg[6]_0\ : in STD_LOGIC;
    \en_buf_reg[5]\ : in STD_LOGIC;
    \en_buf_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_dsp48_mul_ip : entity is "dsp48_mul_ip";
end multiplier_69_18_1dsp_ip_dsp48_mul_ip;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_dsp48_mul_ip is
  signal \c_in[50]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[51]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[52]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[53]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[54]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[55]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[56]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[57]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[58]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[59]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[60]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[61]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[62]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[63]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[85]_i_2_n_0\ : STD_LOGIC;
  signal u_p : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_CARRYOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of U0 : label is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of U0 : label is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of U0 : label is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of U0 : label is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of U0 : label is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of U0 : label is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of U0 : label is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of U0 : label is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of U0 : label is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of U0 : label is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of U0 : label is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of U0 : label is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of U0 : label is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of U0 : label is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of U0 : label is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of U0 : label is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of U0 : label is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of U0 : label is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of U0 : label is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of U0 : label is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of U0 : label is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of U0 : label is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of U0 : label is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of U0 : label is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of U0 : label is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of U0 : label is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of U0 : label is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of U0 : label is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of U0 : label is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of U0 : label is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of U0 : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \c_in[11]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[12]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \c_in[13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[14]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[15]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[16]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[17]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[18]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[19]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[20]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \c_in[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \c_in[22]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \c_in[23]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \c_in[24]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \c_in[25]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \c_in[26]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \c_in[27]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \c_in[28]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[29]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \c_in[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[30]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[31]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[32]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[33]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \c_in[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \c_in[50]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \c_in[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \c_in[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \c_in[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \c_in[85]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \c_in[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \c_in[9]_i_1\ : label is "soft_lutpair10";
begin
U0: entity work.multiplier_69_18_1dsp_ip_xbip_dsp48_macro_v3_0
     port map (
      A(17 downto 0) => Q(17 downto 0),
      ACIN(29) => '0',
      ACIN(28) => '0',
      ACIN(27) => '0',
      ACIN(26) => '0',
      ACIN(25) => '0',
      ACIN(24) => '0',
      ACIN(23) => '0',
      ACIN(22) => '0',
      ACIN(21) => '0',
      ACIN(20) => '0',
      ACIN(19) => '0',
      ACIN(18) => '0',
      ACIN(17) => '0',
      ACIN(16) => '0',
      ACIN(15) => '0',
      ACIN(14) => '0',
      ACIN(13) => '0',
      ACIN(12) => '0',
      ACIN(11) => '0',
      ACIN(10) => '0',
      ACIN(9) => '0',
      ACIN(8) => '0',
      ACIN(7) => '0',
      ACIN(6) => '0',
      ACIN(5) => '0',
      ACIN(4) => '0',
      ACIN(3) => '0',
      ACIN(2) => '0',
      ACIN(1) => '0',
      ACIN(0) => '0',
      ACOUT(29 downto 0) => NLW_U0_ACOUT_UNCONNECTED(29 downto 0),
      B(17 downto 0) => \u_b_reg[17]\(17 downto 0),
      BCIN(17) => '0',
      BCIN(16) => '0',
      BCIN(15) => '0',
      BCIN(14) => '0',
      BCIN(13) => '0',
      BCIN(12) => '0',
      BCIN(11) => '0',
      BCIN(10) => '0',
      BCIN(9) => '0',
      BCIN(8) => '0',
      BCIN(7) => '0',
      BCIN(6) => '0',
      BCIN(5) => '0',
      BCIN(4) => '0',
      BCIN(3) => '0',
      BCIN(2) => '0',
      BCIN(1) => '0',
      BCIN(0) => '0',
      BCOUT(17 downto 0) => NLW_U0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => '0',
      C(46) => '0',
      C(45) => '0',
      C(44) => '0',
      C(43) => '0',
      C(42) => '0',
      C(41) => '0',
      C(40) => '0',
      C(39) => '0',
      C(38) => '0',
      C(37) => '0',
      C(36) => '0',
      C(35) => '0',
      C(34) => '0',
      C(33) => '0',
      C(32) => '0',
      C(31) => '0',
      C(30) => '0',
      C(29) => '0',
      C(28) => '0',
      C(27) => '0',
      C(26) => '0',
      C(25) => '0',
      C(24) => '0',
      C(23) => '0',
      C(22) => '0',
      C(21) => '0',
      C(20) => '0',
      C(19) => '0',
      C(18) => '0',
      C(17) => '0',
      C(16) => '0',
      C(15) => '0',
      C(14) => '0',
      C(13) => '0',
      C(12) => '0',
      C(11) => '0',
      C(10) => '0',
      C(9) => '0',
      C(8) => '0',
      C(7) => '0',
      C(6) => '0',
      C(5) => '0',
      C(4) => '0',
      C(3) => '0',
      C(2) => '0',
      C(1) => '0',
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_U0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYOUT => NLW_U0_CARRYOUT_UNCONNECTED,
      CE => '1',
      CEA => '1',
      CEA1 => '1',
      CEA2 => '1',
      CEA3 => '1',
      CEA4 => '1',
      CEB => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEB3 => '1',
      CEB4 => '1',
      CEC => '1',
      CEC1 => '1',
      CEC2 => '1',
      CEC3 => '1',
      CEC4 => '1',
      CEC5 => '1',
      CECONCAT => '1',
      CECONCAT3 => '1',
      CECONCAT4 => '1',
      CECONCAT5 => '1',
      CED => '1',
      CED1 => '1',
      CED2 => '1',
      CED3 => '1',
      CEM => '1',
      CEP => '1',
      CESEL => '1',
      CESEL1 => '1',
      CESEL2 => '1',
      CESEL3 => '1',
      CESEL4 => '1',
      CESEL5 => '1',
      CLK => i_clk,
      CONCAT(47) => '0',
      CONCAT(46) => '0',
      CONCAT(45) => '0',
      CONCAT(44) => '0',
      CONCAT(43) => '0',
      CONCAT(42) => '0',
      CONCAT(41) => '0',
      CONCAT(40) => '0',
      CONCAT(39) => '0',
      CONCAT(38) => '0',
      CONCAT(37) => '0',
      CONCAT(36) => '0',
      CONCAT(35) => '0',
      CONCAT(34) => '0',
      CONCAT(33) => '0',
      CONCAT(32) => '0',
      CONCAT(31) => '0',
      CONCAT(30) => '0',
      CONCAT(29) => '0',
      CONCAT(28) => '0',
      CONCAT(27) => '0',
      CONCAT(26) => '0',
      CONCAT(25) => '0',
      CONCAT(24) => '0',
      CONCAT(23) => '0',
      CONCAT(22) => '0',
      CONCAT(21) => '0',
      CONCAT(20) => '0',
      CONCAT(19) => '0',
      CONCAT(18) => '0',
      CONCAT(17) => '0',
      CONCAT(16) => '0',
      CONCAT(15) => '0',
      CONCAT(14) => '0',
      CONCAT(13) => '0',
      CONCAT(12) => '0',
      CONCAT(11) => '0',
      CONCAT(10) => '0',
      CONCAT(9) => '0',
      CONCAT(8) => '0',
      CONCAT(7) => '0',
      CONCAT(6) => '0',
      CONCAT(5) => '0',
      CONCAT(4) => '0',
      CONCAT(3) => '0',
      CONCAT(2) => '0',
      CONCAT(1) => '0',
      CONCAT(0) => '0',
      D(17) => '0',
      D(16) => '0',
      D(15) => '0',
      D(14) => '0',
      D(13) => '0',
      D(12) => '0',
      D(11) => '0',
      D(10) => '0',
      D(9) => '0',
      D(8) => '0',
      D(7) => '0',
      D(6) => '0',
      D(5) => '0',
      D(4) => '0',
      D(3) => '0',
      D(2) => '0',
      D(1) => '0',
      D(0) => '0',
      P(47 downto 0) => u_p(47 downto 0),
      PCIN(47) => '0',
      PCIN(46) => '0',
      PCIN(45) => '0',
      PCIN(44) => '0',
      PCIN(43) => '0',
      PCIN(42) => '0',
      PCIN(41) => '0',
      PCIN(40) => '0',
      PCIN(39) => '0',
      PCIN(38) => '0',
      PCIN(37) => '0',
      PCIN(36) => '0',
      PCIN(35) => '0',
      PCIN(34) => '0',
      PCIN(33) => '0',
      PCIN(32) => '0',
      PCIN(31) => '0',
      PCIN(30) => '0',
      PCIN(29) => '0',
      PCIN(28) => '0',
      PCIN(27) => '0',
      PCIN(26) => '0',
      PCIN(25) => '0',
      PCIN(24) => '0',
      PCIN(23) => '0',
      PCIN(22) => '0',
      PCIN(21) => '0',
      PCIN(20) => '0',
      PCIN(19) => '0',
      PCIN(18) => '0',
      PCIN(17) => '0',
      PCIN(16) => '0',
      PCIN(15) => '0',
      PCIN(14) => '0',
      PCIN(13) => '0',
      PCIN(12) => '0',
      PCIN(11) => '0',
      PCIN(10) => '0',
      PCIN(9) => '0',
      PCIN(8) => '0',
      PCIN(7) => '0',
      PCIN(6) => '0',
      PCIN(5) => '0',
      PCIN(4) => '0',
      PCIN(3) => '0',
      PCIN(2) => '0',
      PCIN(1) => '0',
      PCIN(0) => '0',
      PCOUT(47 downto 0) => NLW_U0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SCLRA => '0',
      SCLRB => '0',
      SCLRC => '0',
      SCLRCONCAT => '0',
      SCLRD => '0',
      SCLRM => '0',
      SCLRP => '0',
      SCLRSEL => '0',
      SEL(0) => '0'
    );
\c_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(0),
      O => D(0)
    );
\c_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(10),
      O => D(10)
    );
\c_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(11),
      O => D(11)
    );
\c_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(12),
      O => D(12)
    );
\c_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(13),
      O => D(13)
    );
\c_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(14),
      O => D(14)
    );
\c_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(15),
      O => D(15)
    );
\c_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(16),
      O => D(16)
    );
\c_in[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(0),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(17),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(17)
    );
\c_in[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(1),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(18),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(18)
    );
\c_in[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(2),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(19),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(19)
    );
\c_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(1),
      O => D(1)
    );
\c_in[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(3),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(20),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(20)
    );
\c_in[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(4),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(21),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(21)
    );
\c_in[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(5),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(22),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(22)
    );
\c_in[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(6),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(23),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(23)
    );
\c_in[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(7),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(24),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(24)
    );
\c_in[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(8),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(25),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(25)
    );
\c_in[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(9),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(26),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(26)
    );
\c_in[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(10),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(27),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(27)
    );
\c_in[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(11),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(28),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(28)
    );
\c_in[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(12),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(29),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(29)
    );
\c_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(2),
      O => D(2)
    );
\c_in[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(13),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(30),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(30)
    );
\c_in[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(14),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(31),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(31)
    );
\c_in[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(15),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(32),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(32)
    );
\c_in[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(16),
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(33),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(3),
      O => D(33)
    );
\c_in[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(34),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(17),
      I4 => u_p(0),
      I5 => \en_buf_reg[4]\,
      O => D(34)
    );
\c_in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(35),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(18),
      I4 => u_p(1),
      I5 => \en_buf_reg[4]\,
      O => D(35)
    );
\c_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(36),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(19),
      I4 => u_p(2),
      I5 => \en_buf_reg[4]\,
      O => D(36)
    );
\c_in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(37),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(20),
      I4 => u_p(3),
      I5 => \en_buf_reg[4]\,
      O => D(37)
    );
\c_in[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(38),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(21),
      I4 => u_p(4),
      I5 => \en_buf_reg[4]\,
      O => D(38)
    );
\c_in[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(39),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(22),
      I4 => u_p(5),
      I5 => \en_buf_reg[4]\,
      O => D(39)
    );
\c_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(3),
      O => D(3)
    );
\c_in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(40),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(23),
      I4 => u_p(6),
      I5 => \en_buf_reg[4]\,
      O => D(40)
    );
\c_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(41),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(24),
      I4 => u_p(7),
      I5 => \en_buf_reg[4]\,
      O => D(41)
    );
\c_in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(42),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(25),
      I4 => u_p(8),
      I5 => \en_buf_reg[4]\,
      O => D(42)
    );
\c_in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(43),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(26),
      I4 => u_p(9),
      I5 => \en_buf_reg[4]\,
      O => D(43)
    );
\c_in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(44),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(27),
      I4 => u_p(10),
      I5 => \en_buf_reg[4]\,
      O => D(44)
    );
\c_in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(45),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(28),
      I4 => u_p(11),
      I5 => \en_buf_reg[4]\,
      O => D(45)
    );
\c_in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \en_buf_reg[6]_0\,
      I1 => u_p(46),
      I2 => \en_buf_reg[5]\,
      I3 => u_p(29),
      I4 => u_p(12),
      I5 => \en_buf_reg[4]\,
      O => D(46)
    );
\c_in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(30),
      I3 => u_p(13),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(47)
    );
\c_in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(31),
      I3 => u_p(14),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(48)
    );
\c_in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(32),
      I3 => u_p(15),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(49)
    );
\c_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(4),
      O => D(4)
    );
\c_in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(2),
      I2 => u_p(33),
      I3 => u_p(16),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(1),
      O => D(50)
    );
\c_in[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(47),
      O => \c_in[50]_i_2_n_0\
    );
\c_in[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(0),
      I2 => \c_in[51]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(51)
    );
\c_in[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(17),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(34),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[51]_i_2_n_0\
    );
\c_in[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(1),
      I2 => \c_in[52]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(52)
    );
\c_in[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(18),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(35),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[52]_i_2_n_0\
    );
\c_in[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(2),
      I2 => \c_in[53]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(53)
    );
\c_in[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(19),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(36),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[53]_i_2_n_0\
    );
\c_in[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(3),
      I2 => \c_in[54]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(54)
    );
\c_in[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(20),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(37),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[54]_i_2_n_0\
    );
\c_in[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(4),
      I2 => \c_in[55]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(55)
    );
\c_in[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(21),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(38),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[55]_i_2_n_0\
    );
\c_in[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(5),
      I2 => \c_in[56]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(56)
    );
\c_in[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(22),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(39),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[56]_i_2_n_0\
    );
\c_in[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(6),
      I2 => \c_in[57]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(57)
    );
\c_in[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(23),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(40),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[57]_i_2_n_0\
    );
\c_in[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(7),
      I2 => \c_in[58]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(58)
    );
\c_in[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(24),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(41),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[58]_i_2_n_0\
    );
\c_in[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(8),
      I2 => \c_in[59]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(59)
    );
\c_in[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(25),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(42),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[59]_i_2_n_0\
    );
\c_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(5),
      O => D(5)
    );
\c_in[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(9),
      I2 => \c_in[60]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(60)
    );
\c_in[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(26),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(43),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[60]_i_2_n_0\
    );
\c_in[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(10),
      I2 => \c_in[61]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(61)
    );
\c_in[61]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(27),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(44),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[61]_i_2_n_0\
    );
\c_in[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(11),
      I2 => \c_in[62]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(62)
    );
\c_in[62]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(28),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(45),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[62]_i_2_n_0\
    );
\c_in[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => \en_buf_reg[6]\(0),
      I1 => u_p(12),
      I2 => \c_in[63]_i_2_n_0\,
      I3 => u_p(47),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(3),
      O => D(63)
    );
\c_in[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => u_p(29),
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(46),
      I3 => \en_buf_reg[3]\,
      I4 => \en_buf_reg[6]\(2),
      O => \c_in[63]_i_2_n_0\
    );
\c_in[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(30),
      I3 => u_p(13),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(64)
    );
\c_in[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(31),
      I3 => u_p(14),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(65)
    );
\c_in[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(32),
      I3 => u_p(15),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(66)
    );
\c_in[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(33),
      I3 => u_p(16),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(67)
    );
\c_in[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(34),
      I3 => u_p(17),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(68)
    );
\c_in[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(35),
      I3 => u_p(18),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(69)
    );
\c_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(6),
      O => D(6)
    );
\c_in[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(36),
      I3 => u_p(19),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(70)
    );
\c_in[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(37),
      I3 => u_p(20),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(71)
    );
\c_in[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(38),
      I3 => u_p(21),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(72)
    );
\c_in[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(39),
      I3 => u_p(22),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(73)
    );
\c_in[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(40),
      I3 => u_p(23),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(74)
    );
\c_in[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(41),
      I3 => u_p(24),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(75)
    );
\c_in[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(42),
      I3 => u_p(25),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(76)
    );
\c_in[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(43),
      I3 => u_p(26),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(77)
    );
\c_in[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(44),
      I3 => u_p(27),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(78)
    );
\c_in[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(45),
      I3 => u_p(28),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(79)
    );
\c_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(7),
      O => D(7)
    );
\c_in[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \c_in[85]_i_2_n_0\,
      I1 => \en_buf_reg[6]\(1),
      I2 => u_p(46),
      I3 => u_p(29),
      I4 => \en_buf_reg[3]\,
      I5 => \en_buf_reg[6]\(0),
      O => D(80)
    );
\c_in[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(30),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(81)
    );
\c_in[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(31),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(82)
    );
\c_in[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(32),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(83)
    );
\c_in[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(33),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(84)
    );
\c_in[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F0F8F8F0F0"
    )
        port map (
      I0 => u_p(34),
      I1 => \en_buf_reg[6]\(0),
      I2 => \c_in[85]_i_2_n_0\,
      I3 => \en_buf_reg[6]\(1),
      I4 => \en_buf_reg[3]\,
      I5 => u_p(47),
      O => D(85)
    );
\c_in[85]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \en_buf_reg[3]\,
      I1 => \en_buf_reg[6]\(3),
      I2 => \en_buf_reg[6]\(2),
      I3 => u_p(47),
      O => \c_in[85]_i_2_n_0\
    );
\c_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(8),
      O => D(8)
    );
\c_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[6]\(3),
      I1 => \en_buf_reg[3]\,
      I2 => u_p(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_c : out STD_LOGIC_VECTOR ( 85 downto 0 );
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 68 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp : entity is "multiplier_69_18_1dsp";
end multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp;

architecture STRUCTURE of multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \a_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[34]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[35]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[36]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[37]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[38]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[39]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[40]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[41]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[42]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[43]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[44]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[45]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[46]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[47]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[48]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[49]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[50]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal b_buf : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \c_acc[11]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[71]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[75]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[79]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[83]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[85]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[85]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[71]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[75]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[79]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[83]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[85]_i_1_n_7\ : STD_LOGIC;
  signal c_in : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \c_in[46]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[46]_i_3_n_0\ : STD_LOGIC;
  signal \c_in[46]_i_4_n_0\ : STD_LOGIC;
  signal \c_in[85]_i_3_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \in\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal \^o_c\ : STD_LOGIC_VECTOR ( 85 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal u_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_a[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[10]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[11]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[12]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[13]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[15]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[16]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[17]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[6]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[7]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[8]_i_2_n_0\ : STD_LOGIC;
  signal \u_a[9]_i_2_n_0\ : STD_LOGIC;
  signal \u_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_a_reg_n_0_[9]\ : STD_LOGIC;
  signal u_b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_b[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[10]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[11]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[12]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[13]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[14]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[15]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[16]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[17]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[2]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[3]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[4]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[5]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[6]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[7]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[8]_i_1_n_0\ : STD_LOGIC;
  signal \u_b[9]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_c_acc_reg[85]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_c_acc_reg[85]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[46]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \c_in[46]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \c_in[46]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \c_in[85]_i_3\ : label is "soft_lutpair18";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  o_c(85 downto 0) <= \^o_c\(85 downto 0);
\a_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(0),
      Q => \a_buf_reg_n_0_[0]\
    );
\a_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(10),
      Q => \a_buf_reg_n_0_[10]\
    );
\a_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(11),
      Q => \a_buf_reg_n_0_[11]\
    );
\a_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(12),
      Q => \a_buf_reg_n_0_[12]\
    );
\a_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(13),
      Q => \a_buf_reg_n_0_[13]\
    );
\a_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(14),
      Q => \a_buf_reg_n_0_[14]\
    );
\a_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(15),
      Q => \a_buf_reg_n_0_[15]\
    );
\a_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(16),
      Q => \a_buf_reg_n_0_[16]\
    );
\a_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(17),
      Q => \a_buf_reg_n_0_[17]\
    );
\a_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(18),
      Q => \a_buf_reg_n_0_[18]\
    );
\a_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(19),
      Q => \a_buf_reg_n_0_[19]\
    );
\a_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(1),
      Q => \a_buf_reg_n_0_[1]\
    );
\a_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(20),
      Q => \a_buf_reg_n_0_[20]\
    );
\a_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(21),
      Q => \a_buf_reg_n_0_[21]\
    );
\a_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(22),
      Q => \a_buf_reg_n_0_[22]\
    );
\a_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(23),
      Q => \a_buf_reg_n_0_[23]\
    );
\a_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(24),
      Q => \a_buf_reg_n_0_[24]\
    );
\a_buf_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(25),
      Q => \a_buf_reg_n_0_[25]\
    );
\a_buf_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(26),
      Q => \a_buf_reg_n_0_[26]\
    );
\a_buf_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(27),
      Q => \a_buf_reg_n_0_[27]\
    );
\a_buf_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(28),
      Q => \a_buf_reg_n_0_[28]\
    );
\a_buf_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(29),
      Q => \a_buf_reg_n_0_[29]\
    );
\a_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(2),
      Q => \a_buf_reg_n_0_[2]\
    );
\a_buf_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(30),
      Q => \a_buf_reg_n_0_[30]\
    );
\a_buf_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(31),
      Q => \a_buf_reg_n_0_[31]\
    );
\a_buf_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(32),
      Q => \a_buf_reg_n_0_[32]\
    );
\a_buf_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(33),
      Q => \a_buf_reg_n_0_[33]\
    );
\a_buf_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(34),
      Q => \a_buf_reg_n_0_[34]\
    );
\a_buf_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(35),
      Q => \a_buf_reg_n_0_[35]\
    );
\a_buf_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(36),
      Q => \a_buf_reg_n_0_[36]\
    );
\a_buf_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(37),
      Q => \a_buf_reg_n_0_[37]\
    );
\a_buf_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(38),
      Q => \a_buf_reg_n_0_[38]\
    );
\a_buf_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(39),
      Q => \a_buf_reg_n_0_[39]\
    );
\a_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(3),
      Q => \a_buf_reg_n_0_[3]\
    );
\a_buf_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(40),
      Q => \a_buf_reg_n_0_[40]\
    );
\a_buf_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(41),
      Q => \a_buf_reg_n_0_[41]\
    );
\a_buf_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(42),
      Q => \a_buf_reg_n_0_[42]\
    );
\a_buf_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(43),
      Q => \a_buf_reg_n_0_[43]\
    );
\a_buf_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(44),
      Q => \a_buf_reg_n_0_[44]\
    );
\a_buf_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(45),
      Q => \a_buf_reg_n_0_[45]\
    );
\a_buf_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(46),
      Q => \a_buf_reg_n_0_[46]\
    );
\a_buf_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(47),
      Q => \a_buf_reg_n_0_[47]\
    );
\a_buf_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(48),
      Q => \a_buf_reg_n_0_[48]\
    );
\a_buf_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(49),
      Q => \a_buf_reg_n_0_[49]\
    );
\a_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(4),
      Q => \a_buf_reg_n_0_[4]\
    );
\a_buf_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(50),
      Q => \a_buf_reg_n_0_[50]\
    );
\a_buf_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(51),
      Q => data0(0)
    );
\a_buf_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(52),
      Q => data0(1)
    );
\a_buf_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(53),
      Q => data0(2)
    );
\a_buf_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(54),
      Q => data0(3)
    );
\a_buf_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(55),
      Q => data0(4)
    );
\a_buf_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(56),
      Q => data0(5)
    );
\a_buf_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(57),
      Q => data0(6)
    );
\a_buf_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(58),
      Q => data0(7)
    );
\a_buf_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(59),
      Q => data0(8)
    );
\a_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(5),
      Q => \a_buf_reg_n_0_[5]\
    );
\a_buf_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(60),
      Q => data0(9)
    );
\a_buf_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(61),
      Q => data0(10)
    );
\a_buf_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(62),
      Q => data0(11)
    );
\a_buf_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(63),
      Q => data0(12)
    );
\a_buf_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(64),
      Q => data0(13)
    );
\a_buf_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(65),
      Q => data0(14)
    );
\a_buf_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(66),
      Q => data0(15)
    );
\a_buf_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(67),
      Q => data0(16)
    );
\a_buf_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(68),
      Q => data0(17)
    );
\a_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(6),
      Q => \a_buf_reg_n_0_[6]\
    );
\a_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(7),
      Q => \a_buf_reg_n_0_[7]\
    );
\a_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(8),
      Q => \a_buf_reg_n_0_[8]\
    );
\a_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_a(9),
      Q => \a_buf_reg_n_0_[9]\
    );
\b_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(0),
      Q => b_buf(0)
    );
\b_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(10),
      Q => b_buf(10)
    );
\b_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(11),
      Q => b_buf(11)
    );
\b_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(12),
      Q => b_buf(12)
    );
\b_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(13),
      Q => b_buf(13)
    );
\b_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(14),
      Q => b_buf(14)
    );
\b_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(15),
      Q => b_buf(15)
    );
\b_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(16),
      Q => b_buf(16)
    );
\b_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(17),
      Q => b_buf(17)
    );
\b_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(1),
      Q => b_buf(1)
    );
\b_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(2),
      Q => b_buf(2)
    );
\b_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(3),
      Q => b_buf(3)
    );
\b_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(4),
      Q => b_buf(4)
    );
\b_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(5),
      Q => b_buf(5)
    );
\b_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(6),
      Q => b_buf(6)
    );
\b_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(7),
      Q => b_buf(7)
    );
\b_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(8),
      Q => b_buf(8)
    );
\b_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => i_en,
      CLR => i_rst,
      D => i_b(9),
      Q => b_buf(9)
    );
\c_acc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(11),
      I1 => \^q\(0),
      I2 => \^o_c\(11),
      O => \c_acc[11]_i_2_n_0\
    );
\c_acc[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(10),
      I1 => \^q\(0),
      I2 => \^o_c\(10),
      O => \c_acc[11]_i_3_n_0\
    );
\c_acc[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(9),
      I1 => \^q\(0),
      I2 => \^o_c\(9),
      O => \c_acc[11]_i_4_n_0\
    );
\c_acc[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(8),
      I1 => \^q\(0),
      I2 => \^o_c\(8),
      O => \c_acc[11]_i_5_n_0\
    );
\c_acc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(15),
      I1 => \^q\(0),
      I2 => \^o_c\(15),
      O => \c_acc[15]_i_2_n_0\
    );
\c_acc[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(14),
      I1 => \^q\(0),
      I2 => \^o_c\(14),
      O => \c_acc[15]_i_3_n_0\
    );
\c_acc[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(13),
      I1 => \^q\(0),
      I2 => \^o_c\(13),
      O => \c_acc[15]_i_4_n_0\
    );
\c_acc[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(12),
      I1 => \^q\(0),
      I2 => \^o_c\(12),
      O => \c_acc[15]_i_5_n_0\
    );
\c_acc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(19),
      I1 => \^q\(0),
      I2 => \^o_c\(19),
      O => \c_acc[19]_i_2_n_0\
    );
\c_acc[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(18),
      I1 => \^q\(0),
      I2 => \^o_c\(18),
      O => \c_acc[19]_i_3_n_0\
    );
\c_acc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(17),
      I1 => \^q\(0),
      I2 => \^o_c\(17),
      O => \c_acc[19]_i_4_n_0\
    );
\c_acc[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(16),
      I1 => \^q\(0),
      I2 => \^o_c\(16),
      O => \c_acc[19]_i_5_n_0\
    );
\c_acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(23),
      I1 => \^q\(0),
      I2 => \^o_c\(23),
      O => \c_acc[23]_i_2_n_0\
    );
\c_acc[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(22),
      I1 => \^q\(0),
      I2 => \^o_c\(22),
      O => \c_acc[23]_i_3_n_0\
    );
\c_acc[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(21),
      I1 => \^q\(0),
      I2 => \^o_c\(21),
      O => \c_acc[23]_i_4_n_0\
    );
\c_acc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(20),
      I1 => \^q\(0),
      I2 => \^o_c\(20),
      O => \c_acc[23]_i_5_n_0\
    );
\c_acc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(27),
      I1 => \^q\(0),
      I2 => \^o_c\(27),
      O => \c_acc[27]_i_2_n_0\
    );
\c_acc[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(26),
      I1 => \^q\(0),
      I2 => \^o_c\(26),
      O => \c_acc[27]_i_3_n_0\
    );
\c_acc[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(25),
      I1 => \^q\(0),
      I2 => \^o_c\(25),
      O => \c_acc[27]_i_4_n_0\
    );
\c_acc[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(24),
      I1 => \^q\(0),
      I2 => \^o_c\(24),
      O => \c_acc[27]_i_5_n_0\
    );
\c_acc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(31),
      I1 => \^q\(0),
      I2 => \^o_c\(31),
      O => \c_acc[31]_i_2_n_0\
    );
\c_acc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(30),
      I1 => \^q\(0),
      I2 => \^o_c\(30),
      O => \c_acc[31]_i_3_n_0\
    );
\c_acc[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(29),
      I1 => \^q\(0),
      I2 => \^o_c\(29),
      O => \c_acc[31]_i_4_n_0\
    );
\c_acc[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(28),
      I1 => \^q\(0),
      I2 => \^o_c\(28),
      O => \c_acc[31]_i_5_n_0\
    );
\c_acc[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(35),
      I1 => \^q\(0),
      I2 => \^o_c\(35),
      O => \c_acc[35]_i_2_n_0\
    );
\c_acc[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(34),
      I1 => \^q\(0),
      I2 => \^o_c\(34),
      O => \c_acc[35]_i_3_n_0\
    );
\c_acc[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(33),
      I1 => \^q\(0),
      I2 => \^o_c\(33),
      O => \c_acc[35]_i_4_n_0\
    );
\c_acc[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(32),
      I1 => \^q\(0),
      I2 => \^o_c\(32),
      O => \c_acc[35]_i_5_n_0\
    );
\c_acc[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(39),
      I1 => \^q\(0),
      I2 => \^o_c\(39),
      O => \c_acc[39]_i_2_n_0\
    );
\c_acc[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(38),
      I1 => \^q\(0),
      I2 => \^o_c\(38),
      O => \c_acc[39]_i_3_n_0\
    );
\c_acc[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(37),
      I1 => \^q\(0),
      I2 => \^o_c\(37),
      O => \c_acc[39]_i_4_n_0\
    );
\c_acc[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(36),
      I1 => \^q\(0),
      I2 => \^o_c\(36),
      O => \c_acc[39]_i_5_n_0\
    );
\c_acc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(3),
      I1 => \^q\(0),
      I2 => \^o_c\(3),
      O => \c_acc[3]_i_2_n_0\
    );
\c_acc[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(2),
      I1 => \^q\(0),
      I2 => \^o_c\(2),
      O => \c_acc[3]_i_3_n_0\
    );
\c_acc[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(1),
      I1 => \^q\(0),
      I2 => \^o_c\(1),
      O => \c_acc[3]_i_4_n_0\
    );
\c_acc[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(0),
      I1 => \^q\(0),
      I2 => \^o_c\(0),
      O => \c_acc[3]_i_5_n_0\
    );
\c_acc[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(43),
      I1 => \^q\(0),
      I2 => \^o_c\(43),
      O => \c_acc[43]_i_2_n_0\
    );
\c_acc[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(42),
      I1 => \^q\(0),
      I2 => \^o_c\(42),
      O => \c_acc[43]_i_3_n_0\
    );
\c_acc[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(41),
      I1 => \^q\(0),
      I2 => \^o_c\(41),
      O => \c_acc[43]_i_4_n_0\
    );
\c_acc[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(40),
      I1 => \^q\(0),
      I2 => \^o_c\(40),
      O => \c_acc[43]_i_5_n_0\
    );
\c_acc[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(47),
      I1 => \^q\(0),
      I2 => \^o_c\(47),
      O => \c_acc[47]_i_2_n_0\
    );
\c_acc[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(46),
      I1 => \^q\(0),
      I2 => \^o_c\(46),
      O => \c_acc[47]_i_3_n_0\
    );
\c_acc[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(45),
      I1 => \^q\(0),
      I2 => \^o_c\(45),
      O => \c_acc[47]_i_4_n_0\
    );
\c_acc[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(44),
      I1 => \^q\(0),
      I2 => \^o_c\(44),
      O => \c_acc[47]_i_5_n_0\
    );
\c_acc[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(51),
      I1 => \^q\(0),
      I2 => \^o_c\(51),
      O => \c_acc[51]_i_2_n_0\
    );
\c_acc[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(50),
      I1 => \^q\(0),
      I2 => \^o_c\(50),
      O => \c_acc[51]_i_3_n_0\
    );
\c_acc[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(49),
      I1 => \^q\(0),
      I2 => \^o_c\(49),
      O => \c_acc[51]_i_4_n_0\
    );
\c_acc[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(48),
      I1 => \^q\(0),
      I2 => \^o_c\(48),
      O => \c_acc[51]_i_5_n_0\
    );
\c_acc[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(55),
      I1 => \^q\(0),
      I2 => \^o_c\(55),
      O => \c_acc[55]_i_2_n_0\
    );
\c_acc[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(54),
      I1 => \^q\(0),
      I2 => \^o_c\(54),
      O => \c_acc[55]_i_3_n_0\
    );
\c_acc[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(53),
      I1 => \^q\(0),
      I2 => \^o_c\(53),
      O => \c_acc[55]_i_4_n_0\
    );
\c_acc[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(52),
      I1 => \^q\(0),
      I2 => \^o_c\(52),
      O => \c_acc[55]_i_5_n_0\
    );
\c_acc[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(59),
      I1 => \^q\(0),
      I2 => \^o_c\(59),
      O => \c_acc[59]_i_2_n_0\
    );
\c_acc[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(58),
      I1 => \^q\(0),
      I2 => \^o_c\(58),
      O => \c_acc[59]_i_3_n_0\
    );
\c_acc[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(57),
      I1 => \^q\(0),
      I2 => \^o_c\(57),
      O => \c_acc[59]_i_4_n_0\
    );
\c_acc[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(56),
      I1 => \^q\(0),
      I2 => \^o_c\(56),
      O => \c_acc[59]_i_5_n_0\
    );
\c_acc[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(63),
      I1 => \^q\(0),
      I2 => \^o_c\(63),
      O => \c_acc[63]_i_2_n_0\
    );
\c_acc[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(62),
      I1 => \^q\(0),
      I2 => \^o_c\(62),
      O => \c_acc[63]_i_3_n_0\
    );
\c_acc[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(61),
      I1 => \^q\(0),
      I2 => \^o_c\(61),
      O => \c_acc[63]_i_4_n_0\
    );
\c_acc[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(60),
      I1 => \^q\(0),
      I2 => \^o_c\(60),
      O => \c_acc[63]_i_5_n_0\
    );
\c_acc[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(67),
      I1 => \^q\(0),
      I2 => \^o_c\(67),
      O => \c_acc[67]_i_2_n_0\
    );
\c_acc[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(66),
      I1 => \^q\(0),
      I2 => \^o_c\(66),
      O => \c_acc[67]_i_3_n_0\
    );
\c_acc[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(65),
      I1 => \^q\(0),
      I2 => \^o_c\(65),
      O => \c_acc[67]_i_4_n_0\
    );
\c_acc[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(64),
      I1 => \^q\(0),
      I2 => \^o_c\(64),
      O => \c_acc[67]_i_5_n_0\
    );
\c_acc[71]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(71),
      I1 => \^q\(0),
      I2 => \^o_c\(71),
      O => \c_acc[71]_i_2_n_0\
    );
\c_acc[71]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(70),
      I1 => \^q\(0),
      I2 => \^o_c\(70),
      O => \c_acc[71]_i_3_n_0\
    );
\c_acc[71]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(69),
      I1 => \^q\(0),
      I2 => \^o_c\(69),
      O => \c_acc[71]_i_4_n_0\
    );
\c_acc[71]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(68),
      I1 => \^q\(0),
      I2 => \^o_c\(68),
      O => \c_acc[71]_i_5_n_0\
    );
\c_acc[75]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(75),
      I1 => \^q\(0),
      I2 => \^o_c\(75),
      O => \c_acc[75]_i_2_n_0\
    );
\c_acc[75]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(74),
      I1 => \^q\(0),
      I2 => \^o_c\(74),
      O => \c_acc[75]_i_3_n_0\
    );
\c_acc[75]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(73),
      I1 => \^q\(0),
      I2 => \^o_c\(73),
      O => \c_acc[75]_i_4_n_0\
    );
\c_acc[75]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(72),
      I1 => \^q\(0),
      I2 => \^o_c\(72),
      O => \c_acc[75]_i_5_n_0\
    );
\c_acc[79]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(79),
      I1 => \^q\(0),
      I2 => \^o_c\(79),
      O => \c_acc[79]_i_2_n_0\
    );
\c_acc[79]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(78),
      I1 => \^q\(0),
      I2 => \^o_c\(78),
      O => \c_acc[79]_i_3_n_0\
    );
\c_acc[79]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(77),
      I1 => \^q\(0),
      I2 => \^o_c\(77),
      O => \c_acc[79]_i_4_n_0\
    );
\c_acc[79]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(76),
      I1 => \^q\(0),
      I2 => \^o_c\(76),
      O => \c_acc[79]_i_5_n_0\
    );
\c_acc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(7),
      I1 => \^q\(0),
      I2 => \^o_c\(7),
      O => \c_acc[7]_i_2_n_0\
    );
\c_acc[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(6),
      I1 => \^q\(0),
      I2 => \^o_c\(6),
      O => \c_acc[7]_i_3_n_0\
    );
\c_acc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(5),
      I1 => \^q\(0),
      I2 => \^o_c\(5),
      O => \c_acc[7]_i_4_n_0\
    );
\c_acc[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(4),
      I1 => \^q\(0),
      I2 => \^o_c\(4),
      O => \c_acc[7]_i_5_n_0\
    );
\c_acc[83]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(83),
      I1 => \^q\(0),
      I2 => \^o_c\(83),
      O => \c_acc[83]_i_2_n_0\
    );
\c_acc[83]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(82),
      I1 => \^q\(0),
      I2 => \^o_c\(82),
      O => \c_acc[83]_i_3_n_0\
    );
\c_acc[83]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(81),
      I1 => \^q\(0),
      I2 => \^o_c\(81),
      O => \c_acc[83]_i_4_n_0\
    );
\c_acc[83]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(80),
      I1 => \^q\(0),
      I2 => \^o_c\(80),
      O => \c_acc[83]_i_5_n_0\
    );
\c_acc[85]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(85),
      I1 => \^q\(0),
      I2 => \^o_c\(85),
      O => \c_acc[85]_i_2_n_0\
    );
\c_acc[85]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(84),
      I1 => \^q\(0),
      I2 => \^o_c\(84),
      O => \c_acc[85]_i_3_n_0\
    );
\c_acc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_7\,
      Q => \^o_c\(0)
    );
\c_acc_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_5\,
      Q => \^o_c\(10)
    );
\c_acc_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_4\,
      Q => \^o_c\(11)
    );
\c_acc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[7]_i_1_n_0\,
      CO(3) => \c_acc_reg[11]_i_1_n_0\,
      CO(2) => \c_acc_reg[11]_i_1_n_1\,
      CO(1) => \c_acc_reg[11]_i_1_n_2\,
      CO(0) => \c_acc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \c_acc_reg[11]_i_1_n_4\,
      O(2) => \c_acc_reg[11]_i_1_n_5\,
      O(1) => \c_acc_reg[11]_i_1_n_6\,
      O(0) => \c_acc_reg[11]_i_1_n_7\,
      S(3) => \c_acc[11]_i_2_n_0\,
      S(2) => \c_acc[11]_i_3_n_0\,
      S(1) => \c_acc[11]_i_4_n_0\,
      S(0) => \c_acc[11]_i_5_n_0\
    );
\c_acc_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_7\,
      Q => \^o_c\(12)
    );
\c_acc_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_6\,
      Q => \^o_c\(13)
    );
\c_acc_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_5\,
      Q => \^o_c\(14)
    );
\c_acc_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_4\,
      Q => \^o_c\(15)
    );
\c_acc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[11]_i_1_n_0\,
      CO(3) => \c_acc_reg[15]_i_1_n_0\,
      CO(2) => \c_acc_reg[15]_i_1_n_1\,
      CO(1) => \c_acc_reg[15]_i_1_n_2\,
      CO(0) => \c_acc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \c_acc_reg[15]_i_1_n_4\,
      O(2) => \c_acc_reg[15]_i_1_n_5\,
      O(1) => \c_acc_reg[15]_i_1_n_6\,
      O(0) => \c_acc_reg[15]_i_1_n_7\,
      S(3) => \c_acc[15]_i_2_n_0\,
      S(2) => \c_acc[15]_i_3_n_0\,
      S(1) => \c_acc[15]_i_4_n_0\,
      S(0) => \c_acc[15]_i_5_n_0\
    );
\c_acc_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_7\,
      Q => \^o_c\(16)
    );
\c_acc_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_6\,
      Q => \^o_c\(17)
    );
\c_acc_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_5\,
      Q => \^o_c\(18)
    );
\c_acc_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_4\,
      Q => \^o_c\(19)
    );
\c_acc_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[15]_i_1_n_0\,
      CO(3) => \c_acc_reg[19]_i_1_n_0\,
      CO(2) => \c_acc_reg[19]_i_1_n_1\,
      CO(1) => \c_acc_reg[19]_i_1_n_2\,
      CO(0) => \c_acc_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \c_acc_reg[19]_i_1_n_4\,
      O(2) => \c_acc_reg[19]_i_1_n_5\,
      O(1) => \c_acc_reg[19]_i_1_n_6\,
      O(0) => \c_acc_reg[19]_i_1_n_7\,
      S(3) => \c_acc[19]_i_2_n_0\,
      S(2) => \c_acc[19]_i_3_n_0\,
      S(1) => \c_acc[19]_i_4_n_0\,
      S(0) => \c_acc[19]_i_5_n_0\
    );
\c_acc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_6\,
      Q => \^o_c\(1)
    );
\c_acc_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_7\,
      Q => \^o_c\(20)
    );
\c_acc_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_6\,
      Q => \^o_c\(21)
    );
\c_acc_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_5\,
      Q => \^o_c\(22)
    );
\c_acc_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_4\,
      Q => \^o_c\(23)
    );
\c_acc_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[19]_i_1_n_0\,
      CO(3) => \c_acc_reg[23]_i_1_n_0\,
      CO(2) => \c_acc_reg[23]_i_1_n_1\,
      CO(1) => \c_acc_reg[23]_i_1_n_2\,
      CO(0) => \c_acc_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \c_acc_reg[23]_i_1_n_4\,
      O(2) => \c_acc_reg[23]_i_1_n_5\,
      O(1) => \c_acc_reg[23]_i_1_n_6\,
      O(0) => \c_acc_reg[23]_i_1_n_7\,
      S(3) => \c_acc[23]_i_2_n_0\,
      S(2) => \c_acc[23]_i_3_n_0\,
      S(1) => \c_acc[23]_i_4_n_0\,
      S(0) => \c_acc[23]_i_5_n_0\
    );
\c_acc_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_7\,
      Q => \^o_c\(24)
    );
\c_acc_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_6\,
      Q => \^o_c\(25)
    );
\c_acc_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_5\,
      Q => \^o_c\(26)
    );
\c_acc_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_4\,
      Q => \^o_c\(27)
    );
\c_acc_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[23]_i_1_n_0\,
      CO(3) => \c_acc_reg[27]_i_1_n_0\,
      CO(2) => \c_acc_reg[27]_i_1_n_1\,
      CO(1) => \c_acc_reg[27]_i_1_n_2\,
      CO(0) => \c_acc_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \c_acc_reg[27]_i_1_n_4\,
      O(2) => \c_acc_reg[27]_i_1_n_5\,
      O(1) => \c_acc_reg[27]_i_1_n_6\,
      O(0) => \c_acc_reg[27]_i_1_n_7\,
      S(3) => \c_acc[27]_i_2_n_0\,
      S(2) => \c_acc[27]_i_3_n_0\,
      S(1) => \c_acc[27]_i_4_n_0\,
      S(0) => \c_acc[27]_i_5_n_0\
    );
\c_acc_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_7\,
      Q => \^o_c\(28)
    );
\c_acc_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_6\,
      Q => \^o_c\(29)
    );
\c_acc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_5\,
      Q => \^o_c\(2)
    );
\c_acc_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_5\,
      Q => \^o_c\(30)
    );
\c_acc_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_4\,
      Q => \^o_c\(31)
    );
\c_acc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[27]_i_1_n_0\,
      CO(3) => \c_acc_reg[31]_i_1_n_0\,
      CO(2) => \c_acc_reg[31]_i_1_n_1\,
      CO(1) => \c_acc_reg[31]_i_1_n_2\,
      CO(0) => \c_acc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(31 downto 28),
      O(3) => \c_acc_reg[31]_i_1_n_4\,
      O(2) => \c_acc_reg[31]_i_1_n_5\,
      O(1) => \c_acc_reg[31]_i_1_n_6\,
      O(0) => \c_acc_reg[31]_i_1_n_7\,
      S(3) => \c_acc[31]_i_2_n_0\,
      S(2) => \c_acc[31]_i_3_n_0\,
      S(1) => \c_acc[31]_i_4_n_0\,
      S(0) => \c_acc[31]_i_5_n_0\
    );
\c_acc_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_7\,
      Q => \^o_c\(32)
    );
\c_acc_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_6\,
      Q => \^o_c\(33)
    );
\c_acc_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_5\,
      Q => \^o_c\(34)
    );
\c_acc_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_4\,
      Q => \^o_c\(35)
    );
\c_acc_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[31]_i_1_n_0\,
      CO(3) => \c_acc_reg[35]_i_1_n_0\,
      CO(2) => \c_acc_reg[35]_i_1_n_1\,
      CO(1) => \c_acc_reg[35]_i_1_n_2\,
      CO(0) => \c_acc_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(35 downto 32),
      O(3) => \c_acc_reg[35]_i_1_n_4\,
      O(2) => \c_acc_reg[35]_i_1_n_5\,
      O(1) => \c_acc_reg[35]_i_1_n_6\,
      O(0) => \c_acc_reg[35]_i_1_n_7\,
      S(3) => \c_acc[35]_i_2_n_0\,
      S(2) => \c_acc[35]_i_3_n_0\,
      S(1) => \c_acc[35]_i_4_n_0\,
      S(0) => \c_acc[35]_i_5_n_0\
    );
\c_acc_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_7\,
      Q => \^o_c\(36)
    );
\c_acc_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_6\,
      Q => \^o_c\(37)
    );
\c_acc_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_5\,
      Q => \^o_c\(38)
    );
\c_acc_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_4\,
      Q => \^o_c\(39)
    );
\c_acc_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[35]_i_1_n_0\,
      CO(3) => \c_acc_reg[39]_i_1_n_0\,
      CO(2) => \c_acc_reg[39]_i_1_n_1\,
      CO(1) => \c_acc_reg[39]_i_1_n_2\,
      CO(0) => \c_acc_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(39 downto 36),
      O(3) => \c_acc_reg[39]_i_1_n_4\,
      O(2) => \c_acc_reg[39]_i_1_n_5\,
      O(1) => \c_acc_reg[39]_i_1_n_6\,
      O(0) => \c_acc_reg[39]_i_1_n_7\,
      S(3) => \c_acc[39]_i_2_n_0\,
      S(2) => \c_acc[39]_i_3_n_0\,
      S(1) => \c_acc[39]_i_4_n_0\,
      S(0) => \c_acc[39]_i_5_n_0\
    );
\c_acc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_4\,
      Q => \^o_c\(3)
    );
\c_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_acc_reg[3]_i_1_n_0\,
      CO(2) => \c_acc_reg[3]_i_1_n_1\,
      CO(1) => \c_acc_reg[3]_i_1_n_2\,
      CO(0) => \c_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \c_acc_reg[3]_i_1_n_4\,
      O(2) => \c_acc_reg[3]_i_1_n_5\,
      O(1) => \c_acc_reg[3]_i_1_n_6\,
      O(0) => \c_acc_reg[3]_i_1_n_7\,
      S(3) => \c_acc[3]_i_2_n_0\,
      S(2) => \c_acc[3]_i_3_n_0\,
      S(1) => \c_acc[3]_i_4_n_0\,
      S(0) => \c_acc[3]_i_5_n_0\
    );
\c_acc_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_7\,
      Q => \^o_c\(40)
    );
\c_acc_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_6\,
      Q => \^o_c\(41)
    );
\c_acc_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_5\,
      Q => \^o_c\(42)
    );
\c_acc_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_4\,
      Q => \^o_c\(43)
    );
\c_acc_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[39]_i_1_n_0\,
      CO(3) => \c_acc_reg[43]_i_1_n_0\,
      CO(2) => \c_acc_reg[43]_i_1_n_1\,
      CO(1) => \c_acc_reg[43]_i_1_n_2\,
      CO(0) => \c_acc_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(43 downto 40),
      O(3) => \c_acc_reg[43]_i_1_n_4\,
      O(2) => \c_acc_reg[43]_i_1_n_5\,
      O(1) => \c_acc_reg[43]_i_1_n_6\,
      O(0) => \c_acc_reg[43]_i_1_n_7\,
      S(3) => \c_acc[43]_i_2_n_0\,
      S(2) => \c_acc[43]_i_3_n_0\,
      S(1) => \c_acc[43]_i_4_n_0\,
      S(0) => \c_acc[43]_i_5_n_0\
    );
\c_acc_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_7\,
      Q => \^o_c\(44)
    );
\c_acc_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_6\,
      Q => \^o_c\(45)
    );
\c_acc_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_5\,
      Q => \^o_c\(46)
    );
\c_acc_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_4\,
      Q => \^o_c\(47)
    );
\c_acc_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[43]_i_1_n_0\,
      CO(3) => \c_acc_reg[47]_i_1_n_0\,
      CO(2) => \c_acc_reg[47]_i_1_n_1\,
      CO(1) => \c_acc_reg[47]_i_1_n_2\,
      CO(0) => \c_acc_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(47 downto 44),
      O(3) => \c_acc_reg[47]_i_1_n_4\,
      O(2) => \c_acc_reg[47]_i_1_n_5\,
      O(1) => \c_acc_reg[47]_i_1_n_6\,
      O(0) => \c_acc_reg[47]_i_1_n_7\,
      S(3) => \c_acc[47]_i_2_n_0\,
      S(2) => \c_acc[47]_i_3_n_0\,
      S(1) => \c_acc[47]_i_4_n_0\,
      S(0) => \c_acc[47]_i_5_n_0\
    );
\c_acc_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_7\,
      Q => \^o_c\(48)
    );
\c_acc_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_6\,
      Q => \^o_c\(49)
    );
\c_acc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_7\,
      Q => \^o_c\(4)
    );
\c_acc_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_5\,
      Q => \^o_c\(50)
    );
\c_acc_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_4\,
      Q => \^o_c\(51)
    );
\c_acc_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[47]_i_1_n_0\,
      CO(3) => \c_acc_reg[51]_i_1_n_0\,
      CO(2) => \c_acc_reg[51]_i_1_n_1\,
      CO(1) => \c_acc_reg[51]_i_1_n_2\,
      CO(0) => \c_acc_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(51 downto 48),
      O(3) => \c_acc_reg[51]_i_1_n_4\,
      O(2) => \c_acc_reg[51]_i_1_n_5\,
      O(1) => \c_acc_reg[51]_i_1_n_6\,
      O(0) => \c_acc_reg[51]_i_1_n_7\,
      S(3) => \c_acc[51]_i_2_n_0\,
      S(2) => \c_acc[51]_i_3_n_0\,
      S(1) => \c_acc[51]_i_4_n_0\,
      S(0) => \c_acc[51]_i_5_n_0\
    );
\c_acc_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_7\,
      Q => \^o_c\(52)
    );
\c_acc_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_6\,
      Q => \^o_c\(53)
    );
\c_acc_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_5\,
      Q => \^o_c\(54)
    );
\c_acc_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_4\,
      Q => \^o_c\(55)
    );
\c_acc_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[51]_i_1_n_0\,
      CO(3) => \c_acc_reg[55]_i_1_n_0\,
      CO(2) => \c_acc_reg[55]_i_1_n_1\,
      CO(1) => \c_acc_reg[55]_i_1_n_2\,
      CO(0) => \c_acc_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(55 downto 52),
      O(3) => \c_acc_reg[55]_i_1_n_4\,
      O(2) => \c_acc_reg[55]_i_1_n_5\,
      O(1) => \c_acc_reg[55]_i_1_n_6\,
      O(0) => \c_acc_reg[55]_i_1_n_7\,
      S(3) => \c_acc[55]_i_2_n_0\,
      S(2) => \c_acc[55]_i_3_n_0\,
      S(1) => \c_acc[55]_i_4_n_0\,
      S(0) => \c_acc[55]_i_5_n_0\
    );
\c_acc_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_7\,
      Q => \^o_c\(56)
    );
\c_acc_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_6\,
      Q => \^o_c\(57)
    );
\c_acc_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_5\,
      Q => \^o_c\(58)
    );
\c_acc_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_4\,
      Q => \^o_c\(59)
    );
\c_acc_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[55]_i_1_n_0\,
      CO(3) => \c_acc_reg[59]_i_1_n_0\,
      CO(2) => \c_acc_reg[59]_i_1_n_1\,
      CO(1) => \c_acc_reg[59]_i_1_n_2\,
      CO(0) => \c_acc_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(59 downto 56),
      O(3) => \c_acc_reg[59]_i_1_n_4\,
      O(2) => \c_acc_reg[59]_i_1_n_5\,
      O(1) => \c_acc_reg[59]_i_1_n_6\,
      O(0) => \c_acc_reg[59]_i_1_n_7\,
      S(3) => \c_acc[59]_i_2_n_0\,
      S(2) => \c_acc[59]_i_3_n_0\,
      S(1) => \c_acc[59]_i_4_n_0\,
      S(0) => \c_acc[59]_i_5_n_0\
    );
\c_acc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_6\,
      Q => \^o_c\(5)
    );
\c_acc_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_7\,
      Q => \^o_c\(60)
    );
\c_acc_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_6\,
      Q => \^o_c\(61)
    );
\c_acc_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_5\,
      Q => \^o_c\(62)
    );
\c_acc_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_4\,
      Q => \^o_c\(63)
    );
\c_acc_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[59]_i_1_n_0\,
      CO(3) => \c_acc_reg[63]_i_1_n_0\,
      CO(2) => \c_acc_reg[63]_i_1_n_1\,
      CO(1) => \c_acc_reg[63]_i_1_n_2\,
      CO(0) => \c_acc_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(63 downto 60),
      O(3) => \c_acc_reg[63]_i_1_n_4\,
      O(2) => \c_acc_reg[63]_i_1_n_5\,
      O(1) => \c_acc_reg[63]_i_1_n_6\,
      O(0) => \c_acc_reg[63]_i_1_n_7\,
      S(3) => \c_acc[63]_i_2_n_0\,
      S(2) => \c_acc[63]_i_3_n_0\,
      S(1) => \c_acc[63]_i_4_n_0\,
      S(0) => \c_acc[63]_i_5_n_0\
    );
\c_acc_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_7\,
      Q => \^o_c\(64)
    );
\c_acc_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_6\,
      Q => \^o_c\(65)
    );
\c_acc_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_5\,
      Q => \^o_c\(66)
    );
\c_acc_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_4\,
      Q => \^o_c\(67)
    );
\c_acc_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[63]_i_1_n_0\,
      CO(3) => \c_acc_reg[67]_i_1_n_0\,
      CO(2) => \c_acc_reg[67]_i_1_n_1\,
      CO(1) => \c_acc_reg[67]_i_1_n_2\,
      CO(0) => \c_acc_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(67 downto 64),
      O(3) => \c_acc_reg[67]_i_1_n_4\,
      O(2) => \c_acc_reg[67]_i_1_n_5\,
      O(1) => \c_acc_reg[67]_i_1_n_6\,
      O(0) => \c_acc_reg[67]_i_1_n_7\,
      S(3) => \c_acc[67]_i_2_n_0\,
      S(2) => \c_acc[67]_i_3_n_0\,
      S(1) => \c_acc[67]_i_4_n_0\,
      S(0) => \c_acc[67]_i_5_n_0\
    );
\c_acc_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[71]_i_1_n_7\,
      Q => \^o_c\(68)
    );
\c_acc_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[71]_i_1_n_6\,
      Q => \^o_c\(69)
    );
\c_acc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_5\,
      Q => \^o_c\(6)
    );
\c_acc_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[71]_i_1_n_5\,
      Q => \^o_c\(70)
    );
\c_acc_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[71]_i_1_n_4\,
      Q => \^o_c\(71)
    );
\c_acc_reg[71]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[67]_i_1_n_0\,
      CO(3) => \c_acc_reg[71]_i_1_n_0\,
      CO(2) => \c_acc_reg[71]_i_1_n_1\,
      CO(1) => \c_acc_reg[71]_i_1_n_2\,
      CO(0) => \c_acc_reg[71]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(71 downto 68),
      O(3) => \c_acc_reg[71]_i_1_n_4\,
      O(2) => \c_acc_reg[71]_i_1_n_5\,
      O(1) => \c_acc_reg[71]_i_1_n_6\,
      O(0) => \c_acc_reg[71]_i_1_n_7\,
      S(3) => \c_acc[71]_i_2_n_0\,
      S(2) => \c_acc[71]_i_3_n_0\,
      S(1) => \c_acc[71]_i_4_n_0\,
      S(0) => \c_acc[71]_i_5_n_0\
    );
\c_acc_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[75]_i_1_n_7\,
      Q => \^o_c\(72)
    );
\c_acc_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[75]_i_1_n_6\,
      Q => \^o_c\(73)
    );
\c_acc_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[75]_i_1_n_5\,
      Q => \^o_c\(74)
    );
\c_acc_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[75]_i_1_n_4\,
      Q => \^o_c\(75)
    );
\c_acc_reg[75]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[71]_i_1_n_0\,
      CO(3) => \c_acc_reg[75]_i_1_n_0\,
      CO(2) => \c_acc_reg[75]_i_1_n_1\,
      CO(1) => \c_acc_reg[75]_i_1_n_2\,
      CO(0) => \c_acc_reg[75]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(75 downto 72),
      O(3) => \c_acc_reg[75]_i_1_n_4\,
      O(2) => \c_acc_reg[75]_i_1_n_5\,
      O(1) => \c_acc_reg[75]_i_1_n_6\,
      O(0) => \c_acc_reg[75]_i_1_n_7\,
      S(3) => \c_acc[75]_i_2_n_0\,
      S(2) => \c_acc[75]_i_3_n_0\,
      S(1) => \c_acc[75]_i_4_n_0\,
      S(0) => \c_acc[75]_i_5_n_0\
    );
\c_acc_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[79]_i_1_n_7\,
      Q => \^o_c\(76)
    );
\c_acc_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[79]_i_1_n_6\,
      Q => \^o_c\(77)
    );
\c_acc_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[79]_i_1_n_5\,
      Q => \^o_c\(78)
    );
\c_acc_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[79]_i_1_n_4\,
      Q => \^o_c\(79)
    );
\c_acc_reg[79]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[75]_i_1_n_0\,
      CO(3) => \c_acc_reg[79]_i_1_n_0\,
      CO(2) => \c_acc_reg[79]_i_1_n_1\,
      CO(1) => \c_acc_reg[79]_i_1_n_2\,
      CO(0) => \c_acc_reg[79]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(79 downto 76),
      O(3) => \c_acc_reg[79]_i_1_n_4\,
      O(2) => \c_acc_reg[79]_i_1_n_5\,
      O(1) => \c_acc_reg[79]_i_1_n_6\,
      O(0) => \c_acc_reg[79]_i_1_n_7\,
      S(3) => \c_acc[79]_i_2_n_0\,
      S(2) => \c_acc[79]_i_3_n_0\,
      S(1) => \c_acc[79]_i_4_n_0\,
      S(0) => \c_acc[79]_i_5_n_0\
    );
\c_acc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_4\,
      Q => \^o_c\(7)
    );
\c_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[3]_i_1_n_0\,
      CO(3) => \c_acc_reg[7]_i_1_n_0\,
      CO(2) => \c_acc_reg[7]_i_1_n_1\,
      CO(1) => \c_acc_reg[7]_i_1_n_2\,
      CO(0) => \c_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \c_acc_reg[7]_i_1_n_4\,
      O(2) => \c_acc_reg[7]_i_1_n_5\,
      O(1) => \c_acc_reg[7]_i_1_n_6\,
      O(0) => \c_acc_reg[7]_i_1_n_7\,
      S(3) => \c_acc[7]_i_2_n_0\,
      S(2) => \c_acc[7]_i_3_n_0\,
      S(1) => \c_acc[7]_i_4_n_0\,
      S(0) => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[83]_i_1_n_7\,
      Q => \^o_c\(80)
    );
\c_acc_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[83]_i_1_n_6\,
      Q => \^o_c\(81)
    );
\c_acc_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[83]_i_1_n_5\,
      Q => \^o_c\(82)
    );
\c_acc_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[83]_i_1_n_4\,
      Q => \^o_c\(83)
    );
\c_acc_reg[83]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[79]_i_1_n_0\,
      CO(3) => \c_acc_reg[83]_i_1_n_0\,
      CO(2) => \c_acc_reg[83]_i_1_n_1\,
      CO(1) => \c_acc_reg[83]_i_1_n_2\,
      CO(0) => \c_acc_reg[83]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(83 downto 80),
      O(3) => \c_acc_reg[83]_i_1_n_4\,
      O(2) => \c_acc_reg[83]_i_1_n_5\,
      O(1) => \c_acc_reg[83]_i_1_n_6\,
      O(0) => \c_acc_reg[83]_i_1_n_7\,
      S(3) => \c_acc[83]_i_2_n_0\,
      S(2) => \c_acc[83]_i_3_n_0\,
      S(1) => \c_acc[83]_i_4_n_0\,
      S(0) => \c_acc[83]_i_5_n_0\
    );
\c_acc_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[85]_i_1_n_7\,
      Q => \^o_c\(84)
    );
\c_acc_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[85]_i_1_n_6\,
      Q => \^o_c\(85)
    );
\c_acc_reg[85]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[83]_i_1_n_0\,
      CO(3 downto 1) => \NLW_c_acc_reg[85]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \c_acc_reg[85]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \in\(84),
      O(3 downto 2) => \NLW_c_acc_reg[85]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \c_acc_reg[85]_i_1_n_6\,
      O(0) => \c_acc_reg[85]_i_1_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \c_acc[85]_i_2_n_0\,
      S(0) => \c_acc[85]_i_3_n_0\
    );
\c_acc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_7\,
      Q => \^o_c\(8)
    );
\c_acc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_6\,
      Q => \^o_c\(9)
    );
\c_in[46]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[85]_i_3_n_0\,
      I1 => p_0_in(7),
      O => \c_in[46]_i_2_n_0\
    );
\c_in[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[85]_i_3_n_0\,
      I1 => p_0_in(6),
      O => \c_in[46]_i_3_n_0\
    );
\c_in[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \c_in[85]_i_3_n_0\,
      I1 => \^q\(0),
      O => \c_in[46]_i_4_n_0\
    );
\c_in[85]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \^q\(0),
      I2 => p_0_in(6),
      I3 => p_0_in(7),
      O => \c_in[85]_i_3_n_0\
    );
\c_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(0),
      Q => \in\(0)
    );
\c_in_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(10),
      Q => \in\(10)
    );
\c_in_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(11),
      Q => \in\(11)
    );
\c_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(12),
      Q => \in\(12)
    );
\c_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(13),
      Q => \in\(13)
    );
\c_in_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(14),
      Q => \in\(14)
    );
\c_in_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(15),
      Q => \in\(15)
    );
\c_in_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(16),
      Q => \in\(16)
    );
\c_in_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(17),
      Q => \in\(17)
    );
\c_in_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(18),
      Q => \in\(18)
    );
\c_in_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(19),
      Q => \in\(19)
    );
\c_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(1),
      Q => \in\(1)
    );
\c_in_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(20),
      Q => \in\(20)
    );
\c_in_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(21),
      Q => \in\(21)
    );
\c_in_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(22),
      Q => \in\(22)
    );
\c_in_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(23),
      Q => \in\(23)
    );
\c_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(24),
      Q => \in\(24)
    );
\c_in_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(25),
      Q => \in\(25)
    );
\c_in_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(26),
      Q => \in\(26)
    );
\c_in_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(27),
      Q => \in\(27)
    );
\c_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(28),
      Q => \in\(28)
    );
\c_in_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(29),
      Q => \in\(29)
    );
\c_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(2),
      Q => \in\(2)
    );
\c_in_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(30),
      Q => \in\(30)
    );
\c_in_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(31),
      Q => \in\(31)
    );
\c_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(32),
      Q => \in\(32)
    );
\c_in_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(33),
      Q => \in\(33)
    );
\c_in_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(34),
      Q => \in\(34)
    );
\c_in_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(35),
      Q => \in\(35)
    );
\c_in_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(36),
      Q => \in\(36)
    );
\c_in_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(37),
      Q => \in\(37)
    );
\c_in_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(38),
      Q => \in\(38)
    );
\c_in_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(39),
      Q => \in\(39)
    );
\c_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(3),
      Q => \in\(3)
    );
\c_in_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(40),
      Q => \in\(40)
    );
\c_in_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(41),
      Q => \in\(41)
    );
\c_in_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(42),
      Q => \in\(42)
    );
\c_in_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(43),
      Q => \in\(43)
    );
\c_in_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(44),
      Q => \in\(44)
    );
\c_in_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(45),
      Q => \in\(45)
    );
\c_in_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(46),
      Q => \in\(46)
    );
\c_in_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(47),
      Q => \in\(47)
    );
\c_in_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(48),
      Q => \in\(48)
    );
\c_in_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(49),
      Q => \in\(49)
    );
\c_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(4),
      Q => \in\(4)
    );
\c_in_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(50),
      Q => \in\(50)
    );
\c_in_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(51),
      Q => \in\(51)
    );
\c_in_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(52),
      Q => \in\(52)
    );
\c_in_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(53),
      Q => \in\(53)
    );
\c_in_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(54),
      Q => \in\(54)
    );
\c_in_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(55),
      Q => \in\(55)
    );
\c_in_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(56),
      Q => \in\(56)
    );
\c_in_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(57),
      Q => \in\(57)
    );
\c_in_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(58),
      Q => \in\(58)
    );
\c_in_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(59),
      Q => \in\(59)
    );
\c_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(5),
      Q => \in\(5)
    );
\c_in_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(60),
      Q => \in\(60)
    );
\c_in_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(61),
      Q => \in\(61)
    );
\c_in_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(62),
      Q => \in\(62)
    );
\c_in_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(63),
      Q => \in\(63)
    );
\c_in_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(64),
      Q => \in\(64)
    );
\c_in_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(65),
      Q => \in\(65)
    );
\c_in_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(66),
      Q => \in\(66)
    );
\c_in_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(67),
      Q => \in\(67)
    );
\c_in_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(68),
      Q => \in\(68)
    );
\c_in_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(69),
      Q => \in\(69)
    );
\c_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(6),
      Q => \in\(6)
    );
\c_in_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(70),
      Q => \in\(70)
    );
\c_in_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(71),
      Q => \in\(71)
    );
\c_in_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(72),
      Q => \in\(72)
    );
\c_in_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(73),
      Q => \in\(73)
    );
\c_in_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(74),
      Q => \in\(74)
    );
\c_in_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(75),
      Q => \in\(75)
    );
\c_in_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(76),
      Q => \in\(76)
    );
\c_in_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(77),
      Q => \in\(77)
    );
\c_in_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(78),
      Q => \in\(78)
    );
\c_in_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(79),
      Q => \in\(79)
    );
\c_in_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(7),
      Q => \in\(7)
    );
\c_in_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(80),
      Q => \in\(80)
    );
\c_in_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(81),
      Q => \in\(81)
    );
\c_in_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(82),
      Q => \in\(82)
    );
\c_in_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(83),
      Q => \in\(83)
    );
\c_in_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(84),
      Q => \in\(84)
    );
\c_in_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(85),
      Q => \in\(85)
    );
\c_in_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(8),
      Q => \in\(8)
    );
\c_in_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(9),
      Q => \in\(9)
    );
\en_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => i_en,
      Q => p_0_in(1)
    );
\en_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(1),
      Q => p_0_in(2)
    );
\en_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(2),
      Q => p_0_in(3)
    );
\en_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(3),
      Q => p_0_in(4)
    );
\en_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(4),
      Q => \^q\(0)
    );
\en_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \^q\(0),
      Q => p_0_in(6)
    );
\en_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(6),
      Q => p_0_in(7)
    );
\en_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(7),
      Q => p_0_in(8)
    );
\en_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => p_0_in(8),
      Q => \^q\(1)
    );
\u_a[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[34]\,
      I5 => \u_a[0]_i_2_n_0\,
      O => u_a(0)
    );
\u_a[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[17]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[0]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[0]_i_2_n_0\
    );
\u_a[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(10),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[44]\,
      I5 => \u_a[10]_i_2_n_0\,
      O => u_a(10)
    );
\u_a[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[27]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[10]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[10]_i_2_n_0\
    );
\u_a[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(11),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[45]\,
      I5 => \u_a[11]_i_2_n_0\,
      O => u_a(11)
    );
\u_a[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[28]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[11]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[11]_i_2_n_0\
    );
\u_a[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(12),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[46]\,
      I5 => \u_a[12]_i_2_n_0\,
      O => u_a(12)
    );
\u_a[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[29]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[12]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[12]_i_2_n_0\
    );
\u_a[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(13),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[47]\,
      I5 => \u_a[13]_i_2_n_0\,
      O => u_a(13)
    );
\u_a[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[30]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[13]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[13]_i_2_n_0\
    );
\u_a[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(14),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[48]\,
      I5 => \u_a[14]_i_2_n_0\,
      O => u_a(14)
    );
\u_a[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[31]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[14]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[14]_i_2_n_0\
    );
\u_a[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(15),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[49]\,
      I5 => \u_a[15]_i_2_n_0\,
      O => u_a(15)
    );
\u_a[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[32]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[15]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[15]_i_2_n_0\
    );
\u_a[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(16),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[50]\,
      I5 => \u_a[16]_i_2_n_0\,
      O => u_a(16)
    );
\u_a[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[33]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[16]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[16]_i_2_n_0\
    );
\u_a[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \u_a[17]_i_2_n_0\,
      I2 => data0(17),
      O => u_a(17)
    );
\u_a[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \u_a[17]_i_2_n_0\
    );
\u_a[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(1),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[35]\,
      I5 => \u_a[1]_i_2_n_0\,
      O => u_a(1)
    );
\u_a[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[18]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[1]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[1]_i_2_n_0\
    );
\u_a[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(2),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[36]\,
      I5 => \u_a[2]_i_2_n_0\,
      O => u_a(2)
    );
\u_a[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[19]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[2]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[2]_i_2_n_0\
    );
\u_a[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[37]\,
      I5 => \u_a[3]_i_2_n_0\,
      O => u_a(3)
    );
\u_a[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[20]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[3]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[3]_i_2_n_0\
    );
\u_a[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(4),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[38]\,
      I5 => \u_a[4]_i_2_n_0\,
      O => u_a(4)
    );
\u_a[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[21]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[4]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[4]_i_2_n_0\
    );
\u_a[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(5),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[39]\,
      I5 => \u_a[5]_i_2_n_0\,
      O => u_a(5)
    );
\u_a[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[22]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[5]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[5]_i_2_n_0\
    );
\u_a[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(6),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[40]\,
      I5 => \u_a[6]_i_2_n_0\,
      O => u_a(6)
    );
\u_a[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[23]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[6]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[6]_i_2_n_0\
    );
\u_a[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(7),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[41]\,
      I5 => \u_a[7]_i_2_n_0\,
      O => u_a(7)
    );
\u_a[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[24]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[7]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[7]_i_2_n_0\
    );
\u_a[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(8),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[42]\,
      I5 => \u_a[8]_i_2_n_0\,
      O => u_a(8)
    );
\u_a[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[25]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[8]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[8]_i_2_n_0\
    );
\u_a[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8008800"
    )
        port map (
      I0 => data0(9),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \u_a[17]_i_2_n_0\,
      I4 => \a_buf_reg_n_0_[43]\,
      I5 => \u_a[9]_i_2_n_0\,
      O => u_a(9)
    );
\u_a[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \a_buf_reg_n_0_[26]\,
      I1 => p_0_in(3),
      I2 => \a_buf_reg_n_0_[9]\,
      I3 => \u_a[17]_i_2_n_0\,
      I4 => p_0_in(4),
      O => \u_a[9]_i_2_n_0\
    );
\u_a_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(0),
      Q => \u_a_reg_n_0_[0]\
    );
\u_a_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(10),
      Q => \u_a_reg_n_0_[10]\
    );
\u_a_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(11),
      Q => \u_a_reg_n_0_[11]\
    );
\u_a_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(12),
      Q => \u_a_reg_n_0_[12]\
    );
\u_a_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(13),
      Q => \u_a_reg_n_0_[13]\
    );
\u_a_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(14),
      Q => \u_a_reg_n_0_[14]\
    );
\u_a_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(15),
      Q => \u_a_reg_n_0_[15]\
    );
\u_a_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(16),
      Q => \u_a_reg_n_0_[16]\
    );
\u_a_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(17),
      Q => \u_a_reg_n_0_[17]\
    );
\u_a_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(1),
      Q => \u_a_reg_n_0_[1]\
    );
\u_a_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(2),
      Q => \u_a_reg_n_0_[2]\
    );
\u_a_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(3),
      Q => \u_a_reg_n_0_[3]\
    );
\u_a_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(4),
      Q => \u_a_reg_n_0_[4]\
    );
\u_a_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(5),
      Q => \u_a_reg_n_0_[5]\
    );
\u_a_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(6),
      Q => \u_a_reg_n_0_[6]\
    );
\u_a_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(7),
      Q => \u_a_reg_n_0_[7]\
    );
\u_a_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(8),
      Q => \u_a_reg_n_0_[8]\
    );
\u_a_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => u_a(9),
      Q => \u_a_reg_n_0_[9]\
    );
\u_b[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(0),
      O => \u_b[0]_i_1_n_0\
    );
\u_b[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(10),
      O => \u_b[10]_i_1_n_0\
    );
\u_b[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(11),
      O => \u_b[11]_i_1_n_0\
    );
\u_b[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(12),
      O => \u_b[12]_i_1_n_0\
    );
\u_b[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(13),
      O => \u_b[13]_i_1_n_0\
    );
\u_b[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(14),
      O => \u_b[14]_i_1_n_0\
    );
\u_b[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(15),
      O => \u_b[15]_i_1_n_0\
    );
\u_b[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(16),
      O => \u_b[16]_i_1_n_0\
    );
\u_b[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(17),
      O => \u_b[17]_i_1_n_0\
    );
\u_b[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(1),
      O => \u_b[1]_i_1_n_0\
    );
\u_b[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(2),
      O => \u_b[2]_i_1_n_0\
    );
\u_b[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(3),
      O => \u_b[3]_i_1_n_0\
    );
\u_b[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(4),
      O => \u_b[4]_i_1_n_0\
    );
\u_b[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(5),
      O => \u_b[5]_i_1_n_0\
    );
\u_b[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(6),
      O => \u_b[6]_i_1_n_0\
    );
\u_b[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(7),
      O => \u_b[7]_i_1_n_0\
    );
\u_b[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(8),
      O => \u_b[8]_i_1_n_0\
    );
\u_b[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => b_buf(9),
      O => \u_b[9]_i_1_n_0\
    );
\u_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[0]_i_1_n_0\,
      Q => u_b(0)
    );
\u_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[10]_i_1_n_0\,
      Q => u_b(10)
    );
\u_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[11]_i_1_n_0\,
      Q => u_b(11)
    );
\u_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[12]_i_1_n_0\,
      Q => u_b(12)
    );
\u_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[13]_i_1_n_0\,
      Q => u_b(13)
    );
\u_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[14]_i_1_n_0\,
      Q => u_b(14)
    );
\u_b_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[15]_i_1_n_0\,
      Q => u_b(15)
    );
\u_b_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[16]_i_1_n_0\,
      Q => u_b(16)
    );
\u_b_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[17]_i_1_n_0\,
      Q => u_b(17)
    );
\u_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[1]_i_1_n_0\,
      Q => u_b(1)
    );
\u_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[2]_i_1_n_0\,
      Q => u_b(2)
    );
\u_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[3]_i_1_n_0\,
      Q => u_b(3)
    );
\u_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[4]_i_1_n_0\,
      Q => u_b(4)
    );
\u_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[5]_i_1_n_0\,
      Q => u_b(5)
    );
\u_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[6]_i_1_n_0\,
      Q => u_b(6)
    );
\u_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[7]_i_1_n_0\,
      Q => u_b(7)
    );
\u_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[8]_i_1_n_0\,
      Q => u_b(8)
    );
\u_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \u_b[9]_i_1_n_0\,
      Q => u_b(9)
    );
u_dsp48_mul_ip: entity work.multiplier_69_18_1dsp_ip_dsp48_mul_ip
     port map (
      D(85 downto 0) => c_in(85 downto 0),
      Q(17) => \u_a_reg_n_0_[17]\,
      Q(16) => \u_a_reg_n_0_[16]\,
      Q(15) => \u_a_reg_n_0_[15]\,
      Q(14) => \u_a_reg_n_0_[14]\,
      Q(13) => \u_a_reg_n_0_[13]\,
      Q(12) => \u_a_reg_n_0_[12]\,
      Q(11) => \u_a_reg_n_0_[11]\,
      Q(10) => \u_a_reg_n_0_[10]\,
      Q(9) => \u_a_reg_n_0_[9]\,
      Q(8) => \u_a_reg_n_0_[8]\,
      Q(7) => \u_a_reg_n_0_[7]\,
      Q(6) => \u_a_reg_n_0_[6]\,
      Q(5) => \u_a_reg_n_0_[5]\,
      Q(4) => \u_a_reg_n_0_[4]\,
      Q(3) => \u_a_reg_n_0_[3]\,
      Q(2) => \u_a_reg_n_0_[2]\,
      Q(1) => \u_a_reg_n_0_[1]\,
      Q(0) => \u_a_reg_n_0_[0]\,
      \en_buf_reg[3]\ => \c_in[85]_i_3_n_0\,
      \en_buf_reg[4]\ => \c_in[46]_i_4_n_0\,
      \en_buf_reg[5]\ => \c_in[46]_i_3_n_0\,
      \en_buf_reg[6]\(3 downto 2) => p_0_in(7 downto 6),
      \en_buf_reg[6]\(1) => \^q\(0),
      \en_buf_reg[6]\(0) => p_0_in(4),
      \en_buf_reg[6]_0\ => \c_in[46]_i_2_n_0\,
      i_clk => i_clk,
      \u_b_reg[17]\(17 downto 0) => u_b(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_69_18_1dsp_ip is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 68 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 17 downto 0 );
    o_in_en : out STD_LOGIC;
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 85 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of multiplier_69_18_1dsp_ip : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp_ip,multiplier_69_18_1dsp,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp_ip,multiplier_69_18_1dsp,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=multiplier_69_18_1dsp,x_ipVersion=1.0,x_ipCoreRevision=2,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_69_18_1dsp_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of multiplier_69_18_1dsp_ip : entity is "multiplier_69_18_1dsp,Vivado 2015.2.1";
end multiplier_69_18_1dsp_ip;

architecture STRUCTURE of multiplier_69_18_1dsp_ip is
begin
inst: entity work.multiplier_69_18_1dsp_ip_multiplier_69_18_1dsp
     port map (
      Q(1) => o_c_en,
      Q(0) => o_in_en,
      i_a(68 downto 0) => i_a(68 downto 0),
      i_b(17 downto 0) => i_b(17 downto 0),
      i_clk => i_clk,
      i_en => i_en,
      i_rst => i_rst,
      o_c(85 downto 0) => o_c(85 downto 0)
    );
end STRUCTURE;
