0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/danie/w5500StateMachine/w5500StateMachine.sim/sim_1/impl/timing/xsim/top_time_impl.v,1730030120,verilog,,,,CFGLUT5_HD118;CFGLUT5_HD119;CFGLUT5_HD120;CFGLUT5_HD121;CFGLUT5_HD122;CFGLUT5_HD123;CFGLUT5_HD124;CFGLUT5_HD125;CFGLUT5_HD126;CFGLUT5_HD127;CFGLUT5_HD128;CFGLUT5_HD129;CFGLUT5_HD130;CFGLUT5_HD131;CFGLUT5_HD132;CFGLUT5_HD133;CFGLUT5_HD134;CFGLUT5_HD135;CFGLUT5_HD136;CFGLUT5_HD137;CFGLUT5_HD138;CFGLUT5_HD139;CFGLUT5_HD140;CFGLUT5_HD141;CFGLUT5_HD142;CFGLUT5_HD143;CFGLUT5_HD144;CFGLUT5_HD145;CFGLUT5_HD146;CFGLUT5_HD147;CFGLUT5_HD148;CFGLUT5_HD149;CFGLUT5_HD150;CFGLUT5_HD151;CFGLUT5_HD152;CFGLUT5_HD153;CFGLUT5_HD154;CFGLUT5_HD155;CFGLUT5_HD156;CFGLUT5_HD157;CFGLUT5_HD158;CFGLUT5_HD159;CFGLUT5_HD160;CFGLUT5_HD161;CFGLUT5_HD162;CFGLUT5_HD163;CFGLUT5_HD164;CFGLUT5_HD165;CFGLUT5_HD166;CFGLUT5_HD167;CFGLUT5_HD168;CFGLUT5_HD169;CFGLUT5_HD170;CFGLUT5_HD171;CFGLUT5_HD172;CFGLUT5_HD173;CFGLUT5_HD174;CFGLUT5_HD175;CFGLUT5_HD176;CFGLUT5_HD177;CFGLUT5_HD178;CFGLUT5_HD179;CFGLUT5_HD180;CFGLUT5_HD181;CFGLUT5_HD182;CFGLUT5_HD183;CFGLUT5_HD184;CFGLUT5_HD185;CFGLUT5_HD186;CFGLUT5_HD187;CFGLUT5_HD188;CFGLUT5_HD189;CFGLUT5_HD190;CFGLUT5_HD191;CFGLUT5_HD192;CFGLUT5_HD193;CFGLUT5_HD194;CFGLUT5_HD195;CFGLUT5_HD196;CFGLUT5_HD197;CFGLUT5_HD198;CFGLUT5_HD199;CFGLUT5_HD200;CFGLUT5_HD201;CFGLUT5_HD202;CFGLUT5_HD203;CFGLUT5_HD204;CFGLUT5_HD205;CFGLUT5_HD206;CFGLUT5_HD207;CFGLUT5_HD208;CFGLUT5_HD209;CFGLUT5_HD210;CFGLUT5_HD211;CFGLUT5_HD212;CFGLUT5_HD213;CFGLUT5_HD214;CFGLUT5_HD215;CFGLUT5_HD216;CFGLUT5_HD217;CFGLUT5_HD218;CFGLUT5_HD219;CFGLUT5_HD220;CFGLUT5_UNIQ_BASE_;RAM32M_HD109;RAM32M_HD110;RAM32M_HD111;RAM32M_HD112;RAM32M_HD113;RAM32M_HD114;RAM32M_HD115;RAM32M_HD116;RAM32M_HD117;RAM32M_UNIQ_BASE_;RAM32X1D_UNIQ_BASE_;axis_data_fifo_8bit;axis_data_fifo_8bit_HD15;axis_data_fifo_8bit_axis_data_fifo_v2_0_11_top;axis_data_fifo_8bit_axis_data_fifo_v2_0_11_top_HD16;axis_data_fifo_8bit_xpm_cdc_sync_rst;axis_data_fifo_8bit_xpm_cdc_sync_rst_HD18;axis_data_fifo_8bit_xpm_counter_updn__parameterized0;axis_data_fifo_8bit_xpm_counter_updn__parameterized0_0;axis_data_fifo_8bit_xpm_counter_updn__parameterized0_0_HD24;axis_data_fifo_8bit_xpm_counter_updn__parameterized0_HD21;axis_data_fifo_8bit_xpm_counter_updn__parameterized1;axis_data_fifo_8bit_xpm_counter_updn__parameterized1_1;axis_data_fifo_8bit_xpm_counter_updn__parameterized1_1_HD25;axis_data_fifo_8bit_xpm_counter_updn__parameterized1_HD22;axis_data_fifo_8bit_xpm_fifo_axis;axis_data_fifo_8bit_xpm_fifo_axis_HD17;axis_data_fifo_8bit_xpm_fifo_base;axis_data_fifo_8bit_xpm_fifo_base_HD19;axis_data_fifo_8bit_xpm_fifo_reg_bit;axis_data_fifo_8bit_xpm_fifo_reg_bit_HD23;axis_data_fifo_8bit_xpm_fifo_rst;axis_data_fifo_8bit_xpm_fifo_rst_HD26;axis_data_fifo_8bit_xpm_memory_base;axis_data_fifo_8bit_xpm_memory_base_HD20;blk_mem_gen_v8_4_7;blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr;blk_mem_gen_v8_4_7_blk_mem_gen_prim_width;blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper;blk_mem_gen_v8_4_7_blk_mem_gen_top;blk_mem_gen_v8_4_7_synth;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_5;fifo_generator_v13_1_5__parameterized0;fifo_generator_v13_1_5_synth;fifo_generator_v13_1_5_synth__parameterized0;glbl;ila_v6_2_14_ila;ila_v6_2_14_ila_cap_addrgen;ila_v6_2_14_ila_cap_ctrl_legacy;ila_v6_2_14_ila_cap_sample_counter;ila_v6_2_14_ila_cap_window_counter;ila_v6_2_14_ila_core;ila_v6_2_14_ila_register;ila_v6_2_14_ila_reset_ctrl;ila_v6_2_14_ila_trace_memory;ila_v6_2_14_ila_trig_match;ila_v6_2_14_ila_trigger;ltlib_v1_0_1_all_typeA;ltlib_v1_0_1_all_typeA_46;ltlib_v1_0_1_all_typeA__parameterized0;ltlib_v1_0_1_all_typeA__parameterized0_1;ltlib_v1_0_1_all_typeA__parameterized0_10;ltlib_v1_0_1_all_typeA__parameterized0_13;ltlib_v1_0_1_all_typeA__parameterized0_16;ltlib_v1_0_1_all_typeA__parameterized0_19;ltlib_v1_0_1_all_typeA__parameterized0_22;ltlib_v1_0_1_all_typeA__parameterized0_25;ltlib_v1_0_1_all_typeA__parameterized0_28;ltlib_v1_0_1_all_typeA__parameterized0_31;ltlib_v1_0_1_all_typeA__parameterized0_34;ltlib_v1_0_1_all_typeA__parameterized0_37;ltlib_v1_0_1_all_typeA__parameterized0_39;ltlib_v1_0_1_all_typeA__parameterized0_4;ltlib_v1_0_1_all_typeA__parameterized0_42;ltlib_v1_0_1_all_typeA__parameterized0_7;ltlib_v1_0_1_all_typeA__parameterized1;ltlib_v1_0_1_all_typeA__parameterized1_67;ltlib_v1_0_1_all_typeA__parameterized1_71;ltlib_v1_0_1_all_typeA_slice;ltlib_v1_0_1_all_typeA_slice_47;ltlib_v1_0_1_all_typeA_slice__parameterized0;ltlib_v1_0_1_all_typeA_slice__parameterized0_11;ltlib_v1_0_1_all_typeA_slice__parameterized0_14;ltlib_v1_0_1_all_typeA_slice__parameterized0_17;ltlib_v1_0_1_all_typeA_slice__parameterized0_2;ltlib_v1_0_1_all_typeA_slice__parameterized0_20;ltlib_v1_0_1_all_typeA_slice__parameterized0_23;ltlib_v1_0_1_all_typeA_slice__parameterized0_26;ltlib_v1_0_1_all_typeA_slice__parameterized0_29;ltlib_v1_0_1_all_typeA_slice__parameterized0_32;ltlib_v1_0_1_all_typeA_slice__parameterized0_35;ltlib_v1_0_1_all_typeA_slice__parameterized0_38;ltlib_v1_0_1_all_typeA_slice__parameterized0_40;ltlib_v1_0_1_all_typeA_slice__parameterized0_43;ltlib_v1_0_1_all_typeA_slice__parameterized0_44;ltlib_v1_0_1_all_typeA_slice__parameterized0_48;ltlib_v1_0_1_all_typeA_slice__parameterized0_5;ltlib_v1_0_1_all_typeA_slice__parameterized0_8;ltlib_v1_0_1_all_typeA_slice__parameterized1;ltlib_v1_0_1_all_typeA_slice__parameterized1_68;ltlib_v1_0_1_all_typeA_slice__parameterized1_72;ltlib_v1_0_1_all_typeA_slice__parameterized2;ltlib_v1_0_1_all_typeA_slice__parameterized2_69;ltlib_v1_0_1_all_typeA_slice__parameterized2_73;ltlib_v1_0_1_allx_typeA;ltlib_v1_0_1_allx_typeA_45;ltlib_v1_0_1_allx_typeA__parameterized0;ltlib_v1_0_1_allx_typeA__parameterized0_41;ltlib_v1_0_1_allx_typeA__parameterized1;ltlib_v1_0_1_allx_typeA__parameterized1_0;ltlib_v1_0_1_allx_typeA__parameterized1_12;ltlib_v1_0_1_allx_typeA__parameterized1_15;ltlib_v1_0_1_allx_typeA__parameterized1_18;ltlib_v1_0_1_allx_typeA__parameterized1_21;ltlib_v1_0_1_allx_typeA__parameterized1_24;ltlib_v1_0_1_allx_typeA__parameterized1_27;ltlib_v1_0_1_allx_typeA__parameterized1_3;ltlib_v1_0_1_allx_typeA__parameterized1_30;ltlib_v1_0_1_allx_typeA__parameterized1_33;ltlib_v1_0_1_allx_typeA__parameterized1_36;ltlib_v1_0_1_allx_typeA__parameterized1_6;ltlib_v1_0_1_allx_typeA__parameterized1_9;ltlib_v1_0_1_allx_typeA_nodelay;ltlib_v1_0_1_allx_typeA_nodelay_66;ltlib_v1_0_1_allx_typeA_nodelay_70;ltlib_v1_0_1_async_edge_xfer;ltlib_v1_0_1_async_edge_xfer__1;ltlib_v1_0_1_async_edge_xfer__2;ltlib_v1_0_1_async_edge_xfer__3;ltlib_v1_0_1_bscan;ltlib_v1_0_1_cfglut4;ltlib_v1_0_1_cfglut4__1;ltlib_v1_0_1_cfglut5;ltlib_v1_0_1_cfglut5__1;ltlib_v1_0_1_cfglut5__2;ltlib_v1_0_1_cfglut6;ltlib_v1_0_1_cfglut6__1;ltlib_v1_0_1_cfglut6__parameterized0;ltlib_v1_0_1_cfglut7;ltlib_v1_0_1_cfglut7__1;ltlib_v1_0_1_generic_memrd;ltlib_v1_0_1_generic_mux;ltlib_v1_0_1_match;ltlib_v1_0_1_match__1;ltlib_v1_0_1_match__parameterized0;ltlib_v1_0_1_match__parameterized0__1;ltlib_v1_0_1_match__parameterized1;ltlib_v1_0_1_match__parameterized1__1;ltlib_v1_0_1_match__parameterized1__10;ltlib_v1_0_1_match__parameterized1__11;ltlib_v1_0_1_match__parameterized1__12;ltlib_v1_0_1_match__parameterized1__13;ltlib_v1_0_1_match__parameterized1__2;ltlib_v1_0_1_match__parameterized1__3;ltlib_v1_0_1_match__parameterized1__4;ltlib_v1_0_1_match__parameterized1__5;ltlib_v1_0_1_match__parameterized1__6;ltlib_v1_0_1_match__parameterized1__7;ltlib_v1_0_1_match__parameterized1__8;ltlib_v1_0_1_match__parameterized1__9;ltlib_v1_0_1_match_nodelay;ltlib_v1_0_1_match_nodelay__1;ltlib_v1_0_1_match_nodelay__2;ltlib_v1_0_1_rising_edge_detection;ltlib_v1_0_1_rising_edge_detection__1;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;spi_master;spi_streamer;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;top;transceive_unit;u_ila_0;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id;xsdbs_v1_0_3_reg__parameterized33;xsdbs_v1_0_3_reg__parameterized34;xsdbs_v1_0_3_reg__parameterized35;xsdbs_v1_0_3_reg__parameterized36;xsdbs_v1_0_3_reg__parameterized48;xsdbs_v1_0_3_reg__parameterized49;xsdbs_v1_0_3_reg__parameterized50;xsdbs_v1_0_3_reg__parameterized51;xsdbs_v1_0_3_reg__parameterized52;xsdbs_v1_0_3_reg__parameterized53;xsdbs_v1_0_3_reg__parameterized54;xsdbs_v1_0_3_reg__parameterized55;xsdbs_v1_0_3_reg__parameterized56;xsdbs_v1_0_3_reg__parameterized57;xsdbs_v1_0_3_reg__parameterized58;xsdbs_v1_0_3_reg__parameterized59;xsdbs_v1_0_3_reg__parameterized61;xsdbs_v1_0_3_reg__parameterized63;xsdbs_v1_0_3_reg__parameterized66;xsdbs_v1_0_3_reg_ctl;xsdbs_v1_0_3_reg_ctl_52;xsdbs_v1_0_3_reg_ctl_53;xsdbs_v1_0_3_reg_ctl_54;xsdbs_v1_0_3_reg_ctl_55;xsdbs_v1_0_3_reg_ctl_58;xsdbs_v1_0_3_reg_ctl_59;xsdbs_v1_0_3_reg_ctl_60;xsdbs_v1_0_3_reg_ctl_61;xsdbs_v1_0_3_reg_ctl_62;xsdbs_v1_0_3_reg_ctl_65;xsdbs_v1_0_3_reg_ctl__parameterized0;xsdbs_v1_0_3_reg_ctl__parameterized1;xsdbs_v1_0_3_reg_ctl__parameterized1_56;xsdbs_v1_0_3_reg_ctl__parameterized1_57;xsdbs_v1_0_3_reg_p2s;xsdbs_v1_0_3_reg_p2s__parameterized0;xsdbs_v1_0_3_reg_p2s__parameterized1;xsdbs_v1_0_3_reg_p2s__parameterized10;xsdbs_v1_0_3_reg_p2s__parameterized11;xsdbs_v1_0_3_reg_p2s__parameterized12;xsdbs_v1_0_3_reg_p2s__parameterized13;xsdbs_v1_0_3_reg_p2s__parameterized14;xsdbs_v1_0_3_reg_p2s__parameterized15;xsdbs_v1_0_3_reg_p2s__parameterized16;xsdbs_v1_0_3_reg_p2s__parameterized17;xsdbs_v1_0_3_reg_p2s__parameterized2;xsdbs_v1_0_3_reg_p2s__parameterized3;xsdbs_v1_0_3_reg_p2s__parameterized4;xsdbs_v1_0_3_reg_p2s__parameterized5;xsdbs_v1_0_3_reg_p2s__parameterized6;xsdbs_v1_0_3_reg_p2s__parameterized7;xsdbs_v1_0_3_reg_p2s__parameterized8;xsdbs_v1_0_3_reg_p2s__parameterized9;xsdbs_v1_0_3_reg_stat;xsdbs_v1_0_3_reg_stat_49;xsdbs_v1_0_3_reg_stat_50;xsdbs_v1_0_3_reg_stat_51;xsdbs_v1_0_3_reg_stat_63;xsdbs_v1_0_3_reg_stat_64;xsdbs_v1_0_3_reg_stream;xsdbs_v1_0_3_reg_stream__parameterized0;xsdbs_v1_0_3_xsdbs,,,../../../../../w5500StateMachine.ip_user_files/ipstatic/hdl,,,,,
