/** ==================================================================
 *  @file   cslr_simcop_dma_1.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/iss/simcop/dma/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/
/********************************************************************
* Copyright (C) 2003-2008 Texas Instruments Incorporated.
* All Rights Reserved
*********************************************************************
* file: cslr_simcop_dma_1.h
*
* Brief: This file contains the Register Description for simcop_dma
*
*********************************************************************/
#ifndef _CSLR_SIMCOP_DMA_1_H_
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
#define _CSLR_SIMCOP_DMA_1_H_

#include <ti/psp/iss/hal/iss/simcop/common/cslr.h>

#include <ti/psp/iss/hal/iss/simcop/common/csl_types.h>

/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure for DMAIRQ
\**************************************************************************/
typedef struct {
    volatile Uint32 STATUSRAW;
    volatile Uint32 STATUS;
    volatile Uint32 ENABLESET;
    volatile Uint32 ENABLECLR;
} CSL_Simcop_dmaDmairqRegs;

/**************************************************************************\
* Register Overlay Structure for DMACHAN
\**************************************************************************/
typedef struct {
    volatile Uint32 CTRL;
    volatile Uint32 SMEMADDR;
    volatile Uint32 SMEMOFST;
    volatile Uint32 BUFOFST;
    volatile Uint32 BUFADDR;
    volatile Uint32 BLOCKSIZE;
    volatile Uint32 FRAME;
    volatile Uint8 RSVD0[4];
    volatile Uint32 CURRENTBLOCK;
    volatile Uint32 BLOCKSTEP;
    volatile Uint8 RSVD2[8];
} CSL_Simcop_dmaDmachanRegs;

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct {
    volatile Uint32 REVISION;
    volatile Uint32 DMAHWINFO;
    volatile Uint8 RSVD0[8];
    volatile Uint32 DMASYSCONFIG;
    volatile Uint8 RSVD1[4];
    volatile Uint32 DMAIRQEOI;
    volatile Uint32 DMACTRL;
    CSL_Simcop_dmaDmairqRegs DMAIRQ[2];
    volatile Uint8 RSVD3[64];
    CSL_Simcop_dmaDmachanRegs DMACHAN[8];
} CSL_Simcop_dmaRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* DMAIRQSTATUSRAW */

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_FRAME_DONE_IRQ_MASK (0x80000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_FRAME_DONE_IRQ_SHIFT (0x0000001Fu)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN7_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_FRAME_DONE_IRQ_MASK (0x40000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_FRAME_DONE_IRQ_SHIFT (0x0000001Eu)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN6_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_FRAME_DONE_IRQ_MASK (0x20000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_FRAME_DONE_IRQ_SHIFT (0x0000001Du)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN5_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_FRAME_DONE_IRQ_MASK (0x10000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_FRAME_DONE_IRQ_SHIFT (0x0000001Cu)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN4_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_FRAME_DONE_IRQ_MASK (0x08000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_FRAME_DONE_IRQ_SHIFT (0x0000001Bu)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN3_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_FRAME_DONE_IRQ_MASK (0x04000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_FRAME_DONE_IRQ_SHIFT (0x0000001Au)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN2_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_FRAME_DONE_IRQ_MASK (0x02000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_FRAME_DONE_IRQ_SHIFT (0x00000019u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN1_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_FRAME_DONE_IRQ_MASK (0x01000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_FRAME_DONE_IRQ_SHIFT (0x00000018u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN0_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_BLOCK_DONE_IRQ_MASK (0x00800000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_BLOCK_DONE_IRQ_SHIFT (0x00000017u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN7_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN7_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_BLOCK_DONE_IRQ_MASK (0x00400000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_BLOCK_DONE_IRQ_SHIFT (0x00000016u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN6_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN6_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_BLOCK_DONE_IRQ_MASK (0x00200000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_BLOCK_DONE_IRQ_SHIFT (0x00000015u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN5_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN5_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_BLOCK_DONE_IRQ_MASK (0x00100000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_BLOCK_DONE_IRQ_SHIFT (0x00000014u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN4_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN4_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_BLOCK_DONE_IRQ_MASK (0x00080000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_BLOCK_DONE_IRQ_SHIFT (0x00000013u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN3_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN3_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_BLOCK_DONE_IRQ_MASK (0x00040000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_BLOCK_DONE_IRQ_SHIFT (0x00000012u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN2_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN2_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_BLOCK_DONE_IRQ_MASK (0x00020000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_BLOCK_DONE_IRQ_SHIFT (0x00000011u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN1_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN1_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_BLOCK_DONE_IRQ_MASK (0x00010000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_BLOCK_DONE_IRQ_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN0_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_CHAN0_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_OCP_ERR_MASK (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_OCP_ERR_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_OCP_ERR_RESETVAL (0x00000000u)
/*----OCP_ERR Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_OCP_ERR_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_OCP_ERR_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_OCP_ERR_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_OCP_ERR_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUSRAW_RESETVAL (0x00000000u)

/* DMAIRQSTATUS */

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_FRAME_DONE_IRQ_MASK (0x80000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_FRAME_DONE_IRQ_SHIFT (0x0000001Fu)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN7_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_FRAME_DONE_IRQ_MASK (0x40000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_FRAME_DONE_IRQ_SHIFT (0x0000001Eu)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN6_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_FRAME_DONE_IRQ_MASK (0x20000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_FRAME_DONE_IRQ_SHIFT (0x0000001Du)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN5_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_FRAME_DONE_IRQ_MASK (0x10000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_FRAME_DONE_IRQ_SHIFT (0x0000001Cu)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN4_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_FRAME_DONE_IRQ_MASK (0x08000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_FRAME_DONE_IRQ_SHIFT (0x0000001Bu)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN3_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_FRAME_DONE_IRQ_MASK (0x04000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_FRAME_DONE_IRQ_SHIFT (0x0000001Au)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN2_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_FRAME_DONE_IRQ_MASK (0x02000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_FRAME_DONE_IRQ_SHIFT (0x00000019u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN1_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_FRAME_DONE_IRQ_MASK (0x01000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_FRAME_DONE_IRQ_SHIFT (0x00000018u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN0_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_BLOCK_DONE_IRQ_MASK (0x00800000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_BLOCK_DONE_IRQ_SHIFT (0x00000017u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN7_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN7_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_BLOCK_DONE_IRQ_MASK (0x00400000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_BLOCK_DONE_IRQ_SHIFT (0x00000016u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN6_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN6_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_BLOCK_DONE_IRQ_MASK (0x00200000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_BLOCK_DONE_IRQ_SHIFT (0x00000015u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN5_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN5_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_BLOCK_DONE_IRQ_MASK (0x00100000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_BLOCK_DONE_IRQ_SHIFT (0x00000014u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN4_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN4_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_BLOCK_DONE_IRQ_MASK (0x00080000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_BLOCK_DONE_IRQ_SHIFT (0x00000013u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN3_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN3_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_BLOCK_DONE_IRQ_MASK (0x00040000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_BLOCK_DONE_IRQ_SHIFT (0x00000012u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN2_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN2_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_BLOCK_DONE_IRQ_MASK (0x00020000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_BLOCK_DONE_IRQ_SHIFT (0x00000011u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN1_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN1_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_BLOCK_DONE_IRQ_MASK (0x00010000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_BLOCK_DONE_IRQ_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN0_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_CHAN0_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_OCP_ERR_MASK (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_OCP_ERR_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_OCP_ERR_RESETVAL (0x00000000u)
/*----OCP_ERR Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_OCP_ERR_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_OCP_ERR_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_OCP_ERR_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQSTATUS_OCP_ERR_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQSTATUS_RESETVAL (0x00000000u)

/* DMAIRQENABLESET */

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_FRAME_DONE_IRQ_MASK (0x80000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_FRAME_DONE_IRQ_SHIFT (0x0000001Fu)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN7_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_FRAME_DONE_IRQ_MASK (0x40000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_FRAME_DONE_IRQ_SHIFT (0x0000001Eu)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN6_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_FRAME_DONE_IRQ_MASK (0x20000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_FRAME_DONE_IRQ_SHIFT (0x0000001Du)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN5_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_FRAME_DONE_IRQ_MASK (0x10000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_FRAME_DONE_IRQ_SHIFT (0x0000001Cu)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN4_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_FRAME_DONE_IRQ_MASK (0x08000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_FRAME_DONE_IRQ_SHIFT (0x0000001Bu)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN3_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_FRAME_DONE_IRQ_MASK (0x04000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_FRAME_DONE_IRQ_SHIFT (0x0000001Au)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN2_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_FRAME_DONE_IRQ_MASK (0x02000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_FRAME_DONE_IRQ_SHIFT (0x00000019u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN1_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_FRAME_DONE_IRQ_MASK (0x01000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_FRAME_DONE_IRQ_SHIFT (0x00000018u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN0_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_BLOCK_DONE_IRQ_MASK (0x00800000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_BLOCK_DONE_IRQ_SHIFT (0x00000017u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN7_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN7_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_BLOCK_DONE_IRQ_MASK (0x00400000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_BLOCK_DONE_IRQ_SHIFT (0x00000016u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN6_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN6_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_BLOCK_DONE_IRQ_MASK (0x00200000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_BLOCK_DONE_IRQ_SHIFT (0x00000015u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN5_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN5_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_BLOCK_DONE_IRQ_MASK (0x00100000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_BLOCK_DONE_IRQ_SHIFT (0x00000014u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN4_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN4_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_BLOCK_DONE_IRQ_MASK (0x00080000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_BLOCK_DONE_IRQ_SHIFT (0x00000013u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN3_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN3_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_BLOCK_DONE_IRQ_MASK (0x00040000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_BLOCK_DONE_IRQ_SHIFT (0x00000012u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN2_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN2_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_BLOCK_DONE_IRQ_MASK (0x00020000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_BLOCK_DONE_IRQ_SHIFT (0x00000011u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN1_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN1_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_BLOCK_DONE_IRQ_MASK (0x00010000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_BLOCK_DONE_IRQ_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN0_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_CHAN0_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_OCP_ERR_MASK (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_OCP_ERR_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_OCP_ERR_RESETVAL (0x00000000u)
/*----OCP_ERR Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_OCP_ERR_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_OCP_ERR_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_OCP_ERR_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLESET_OCP_ERR_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLESET_RESETVAL (0x00000000u)

/* DMAIRQENABLECLR */

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_FRAME_DONE_IRQ_MASK (0x80000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_FRAME_DONE_IRQ_SHIFT (0x0000001Fu)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN7_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_FRAME_DONE_IRQ_MASK (0x40000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_FRAME_DONE_IRQ_SHIFT (0x0000001Eu)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN6_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_FRAME_DONE_IRQ_MASK (0x20000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_FRAME_DONE_IRQ_SHIFT (0x0000001Du)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN5_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_FRAME_DONE_IRQ_MASK (0x10000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_FRAME_DONE_IRQ_SHIFT (0x0000001Cu)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN4_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_FRAME_DONE_IRQ_MASK (0x08000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_FRAME_DONE_IRQ_SHIFT (0x0000001Bu)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN3_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_FRAME_DONE_IRQ_MASK (0x04000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_FRAME_DONE_IRQ_SHIFT (0x0000001Au)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN2_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_FRAME_DONE_IRQ_MASK (0x02000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_FRAME_DONE_IRQ_SHIFT (0x00000019u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN1_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_FRAME_DONE_IRQ_MASK (0x01000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_FRAME_DONE_IRQ_SHIFT (0x00000018u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_FRAME_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN0_FRAME_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_FRAME_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_FRAME_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_FRAME_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_FRAME_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_BLOCK_DONE_IRQ_MASK (0x00800000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_BLOCK_DONE_IRQ_SHIFT (0x00000017u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN7_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN7_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_BLOCK_DONE_IRQ_MASK (0x00400000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_BLOCK_DONE_IRQ_SHIFT (0x00000016u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN6_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN6_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_BLOCK_DONE_IRQ_MASK (0x00200000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_BLOCK_DONE_IRQ_SHIFT (0x00000015u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN5_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN5_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_BLOCK_DONE_IRQ_MASK (0x00100000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_BLOCK_DONE_IRQ_SHIFT (0x00000014u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN4_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN4_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_BLOCK_DONE_IRQ_MASK (0x00080000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_BLOCK_DONE_IRQ_SHIFT (0x00000013u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN3_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN3_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_BLOCK_DONE_IRQ_MASK (0x00040000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_BLOCK_DONE_IRQ_SHIFT (0x00000012u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN2_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN2_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_BLOCK_DONE_IRQ_MASK (0x00020000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_BLOCK_DONE_IRQ_SHIFT (0x00000011u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN1_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN1_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_BLOCK_DONE_IRQ_MASK (0x00010000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_BLOCK_DONE_IRQ_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_BLOCK_DONE_IRQ_RESETVAL (0x00000000u)
/*----CHAN0_BLOCK_DONE_IRQ Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_BLOCK_DONE_IRQ_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_BLOCK_DONE_IRQ_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_BLOCK_DONE_IRQ_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_CHAN0_BLOCK_DONE_IRQ_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_OCP_ERR_MASK (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_OCP_ERR_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_OCP_ERR_RESETVAL (0x00000000u)
/*----OCP_ERR Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_OCP_ERR_R_NO_EVENT_PENDING (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_OCP_ERR_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_OCP_ERR_R_EVENT_PENDING (0x00000001u)
#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_OCP_ERR_W_SET_EVENT (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQENABLECLR_RESETVAL (0x00000000u)

/* CHANCTRL */

#define CSL_SIMCOP_DMA_CHANCTRL_HWSTOP_MASK (0x00700000u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTOP_SHIFT (0x00000014u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTOP_RESETVAL (0x00000000u)
/*----HWSTOP Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTOP_DISABLED (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTOP_HW_SEQ_CH0 (0x00000004u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTOP_HW_SEQ_CH1 (0x00000005u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTOP_HW_SEQ_CH2 (0x00000006u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTOP_HW_SEQ_CH3 (0x00000007u)

#define CSL_SIMCOP_DMA_CHANCTRL_HWSTART_MASK (0x000E0000u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTART_SHIFT (0x00000011u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTART_RESETVAL (0x00000000u)
/*----HWSTART Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTART_DISABLED (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTART_HW_SEQ_CH0 (0x00000004u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTART_HW_SEQ_CH1 (0x00000005u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTART_HW_SEQ_CH2 (0x00000006u)
#define CSL_SIMCOP_DMA_CHANCTRL_HWSTART_HW_SEQ_CH3 (0x00000007u)

#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_MASK (0x0001F000u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_SHIFT (0x0000000Cu)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_RESETVAL (0x00000000u)
/*----LINKED Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_DISABLED (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_CHAN0 (0x00000010u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_CHAN1 (0x00000011u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_CHAN2 (0x00000012u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_CHAN3 (0x00000013u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_CHAN4 (0x00000014u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_CHAN5 (0x00000015u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_CHAN6 (0x00000016u)
#define CSL_SIMCOP_DMA_CHANCTRL_LINKED_CHAN7 (0x00000017u)

#define CSL_SIMCOP_DMA_CHANCTRL_GRID_MASK (0x00000180u)
#define CSL_SIMCOP_DMA_CHANCTRL_GRID_SHIFT (0x00000007u)
#define CSL_SIMCOP_DMA_CHANCTRL_GRID_RESETVAL (u)
/*----GRID Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_GRID_4BY4_X_ADDR_13TO0_Y_ADDR_26TO14 (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_GRID_4BY4_X_ADDR_12TO0_Y_ADDR_26TO13 (0x00000001u)
#define CSL_SIMCOP_DMA_CHANCTRL_GRID_8BY2_X_ADDR_14TO0_Y_ADDR_26TO15 (0x00000002u)
#define CSL_SIMCOP_DMA_CHANCTRL_GRID_8BY2_X_ADDR_13TO0_Y_ADDR_26TO14 (0x00000003u)

#define CSL_SIMCOP_DMA_CHANCTRL_TILERMODE_MASK (0x00000040u)
#define CSL_SIMCOP_DMA_CHANCTRL_TILERMODE_SHIFT (0x00000006u)
#define CSL_SIMCOP_DMA_CHANCTRL_TILERMODE_RESETVAL (u)
/*----TILERMODE Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_TILERMODE_REGULAR_MODE (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_TILERMODE_TILER_MODE (0x00000001u)

#define CSL_SIMCOP_DMA_CHANCTRL_DIR_MASK (0x00000020u)
#define CSL_SIMCOP_DMA_CHANCTRL_DIR_SHIFT (0x00000005u)
#define CSL_SIMCOP_DMA_CHANCTRL_DIR_RESETVAL (0x00000000u)
/*----DIR Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_DIR_SYSMEM_TO_SIMCOPBUFS (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_DIR_SIMCOPBUFS_TO_SYSMEM (0x00000001u)

#define CSL_SIMCOP_DMA_CHANCTRL_STATUS_MASK (0x00000018u)
#define CSL_SIMCOP_DMA_CHANCTRL_STATUS_SHIFT (0x00000003u)
#define CSL_SIMCOP_DMA_CHANCTRL_STATUS_RESETVAL (0x00000000u)
/*----STATUS Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_STATUS_IDLE (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_STATUS_ACTIVE (0x00000001u)
#define CSL_SIMCOP_DMA_CHANCTRL_STATUS_PENDING (0x00000002u)
#define CSL_SIMCOP_DMA_CHANCTRL_STATUS_RUNNING (0x00000003u)

#define CSL_SIMCOP_DMA_CHANCTRL_SWTRIGGER_MASK (0x00000004u)
#define CSL_SIMCOP_DMA_CHANCTRL_SWTRIGGER_SHIFT (0x00000002u)
#define CSL_SIMCOP_DMA_CHANCTRL_SWTRIGGER_RESETVAL (0x00000000u)
/*----SWTRIGGER Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_SWTRIGGER_NO_EFFECT (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_SWTRIGGER_CHANGE_TO_PENDING (0x00000001u)

#define CSL_SIMCOP_DMA_CHANCTRL_DISABLE_MASK (0x00000002u)
#define CSL_SIMCOP_DMA_CHANCTRL_DISABLE_SHIFT (0x00000001u)
#define CSL_SIMCOP_DMA_CHANCTRL_DISABLE_RESETVAL (0x00000000u)
/*----DISABLE Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_DISABLE_NOEFFECT (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_DISABLE_DISABLE_CHANNEL (0x00000001u)

#define CSL_SIMCOP_DMA_CHANCTRL_ENABLE_MASK (0x00000001u)
#define CSL_SIMCOP_DMA_CHANCTRL_ENABLE_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_ENABLE_RESETVAL (0x00000000u)
/*----ENABLE Tokens----*/
#define CSL_SIMCOP_DMA_CHANCTRL_ENABLE_NOEFFECT (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCTRL_ENABLE_ENABLE_CHANNEL (0x00000001u)

#define CSL_SIMCOP_DMA_CHANCTRL_RESETVAL (0x00000000u)

/* CHANSMEMADDR */

#define CSL_SIMCOP_DMA_CHANSMEMADDR_ADDR_MASK (0xFFFFFFF0u)
#define CSL_SIMCOP_DMA_CHANSMEMADDR_ADDR_SHIFT (0x00000004u)
#define CSL_SIMCOP_DMA_CHANSMEMADDR_ADDR_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANSMEMADDR_RESETVAL (0x00000000u)

/* CHANSMEMOFST */

#define CSL_SIMCOP_DMA_CHANSMEMOFST_OFST_MASK (0x000FFFF0u)
#define CSL_SIMCOP_DMA_CHANSMEMOFST_OFST_SHIFT (0x00000004u)
#define CSL_SIMCOP_DMA_CHANSMEMOFST_OFST_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANSMEMOFST_RESETVAL (0x00000000u)

/* CHANBUFOFST */

#define CSL_SIMCOP_DMA_CHANBUFOFST_OFST_MASK (0x00FFFFF0u)
#define CSL_SIMCOP_DMA_CHANBUFOFST_OFST_SHIFT (0x00000004u)
#define CSL_SIMCOP_DMA_CHANBUFOFST_OFST_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANBUFOFST_RESETVAL (0x00000000u)

/* CHANBUFADDR */

#define CSL_SIMCOP_DMA_CHANBUFADDR_ADDR_MASK (0x00FFFFF0u)
#define CSL_SIMCOP_DMA_CHANBUFADDR_ADDR_SHIFT (0x00000004u)
#define CSL_SIMCOP_DMA_CHANBUFADDR_ADDR_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANBUFADDR_RESETVAL (0x00000000u)

/* CHANBLOCKSIZE */

#define CSL_SIMCOP_DMA_CHANBLOCKSIZE_YNUM_MASK (0x1FFF0000u)
#define CSL_SIMCOP_DMA_CHANBLOCKSIZE_YNUM_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_CHANBLOCKSIZE_YNUM_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANBLOCKSIZE_XNUM_MASK (0x00003FFFu)
#define CSL_SIMCOP_DMA_CHANBLOCKSIZE_XNUM_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_CHANBLOCKSIZE_XNUM_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANBLOCKSIZE_RESETVAL (0x00000000u)

/* CHANFRAME */

#define CSL_SIMCOP_DMA_CHANFRAME_YCNT_MASK (0x03FF0000u)
#define CSL_SIMCOP_DMA_CHANFRAME_YCNT_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_CHANFRAME_YCNT_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANFRAME_XCNT_MASK (0x000003FFu)
#define CSL_SIMCOP_DMA_CHANFRAME_XCNT_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_CHANFRAME_XCNT_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANFRAME_RESETVAL (0x00000000u)

/* CHANCURRENTBLOCK */

#define CSL_SIMCOP_DMA_CHANCURRENTBLOCK_BY_MASK (0x03FF0000u)
#define CSL_SIMCOP_DMA_CHANCURRENTBLOCK_BY_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_CHANCURRENTBLOCK_BY_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANCURRENTBLOCK_BX_MASK (0x000003FFu)
#define CSL_SIMCOP_DMA_CHANCURRENTBLOCK_BX_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_CHANCURRENTBLOCK_BX_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANCURRENTBLOCK_RESETVAL (0x00000000u)

/* CHANBLOCKSTEP */

#define CSL_SIMCOP_DMA_CHANBLOCKSTEP_YSTEP_MASK (0x3FFF0000u)
#define CSL_SIMCOP_DMA_CHANBLOCKSTEP_YSTEP_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_CHANBLOCKSTEP_YSTEP_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANBLOCKSTEP_XSTEP_MASK (0x00007FFFu)
#define CSL_SIMCOP_DMA_CHANBLOCKSTEP_XSTEP_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_CHANBLOCKSTEP_XSTEP_RESETVAL (u)

#define CSL_SIMCOP_DMA_CHANBLOCKSTEP_RESETVAL (0x00000000u)

/* REVISION */

#define CSL_SIMCOP_DMA_REVISION_SCHEME_MASK (0xC0000000u)
#define CSL_SIMCOP_DMA_REVISION_SCHEME_SHIFT (0x0000001Eu)
#define CSL_SIMCOP_DMA_REVISION_SCHEME_RESETVAL (0x00000001u)
/*----SCHEME Tokens----*/
#define CSL_SIMCOP_DMA_REVISION_SCHEME_WTBU (0x00000000u)
#define CSL_SIMCOP_DMA_REVISION_SCHEME_HIGHLANDER (0x00000001u)

#define CSL_SIMCOP_DMA_REVISION_FUNC_MASK (0x0FFF0000u)
#define CSL_SIMCOP_DMA_REVISION_FUNC_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_REVISION_FUNC_RESETVAL (0x00000000u)

#define CSL_SIMCOP_DMA_REVISION_R_RTL_MASK (0x0000F800u)
#define CSL_SIMCOP_DMA_REVISION_R_RTL_SHIFT (0x0000000Bu)
#define CSL_SIMCOP_DMA_REVISION_R_RTL_RESETVAL (0x00000000u)

#define CSL_SIMCOP_DMA_REVISION_X_MAJOR_MASK (0x00000700u)
#define CSL_SIMCOP_DMA_REVISION_X_MAJOR_SHIFT (0x00000008u)
#define CSL_SIMCOP_DMA_REVISION_X_MAJOR_RESETVAL (0x00000001u)

#define CSL_SIMCOP_DMA_REVISION_CUSTOM_MASK (0x000000C0u)
#define CSL_SIMCOP_DMA_REVISION_CUSTOM_SHIFT (0x00000006u)
#define CSL_SIMCOP_DMA_REVISION_CUSTOM_RESETVAL (0x00000000u)
/*----CUSTOM Tokens----*/
#define CSL_SIMCOP_DMA_REVISION_CUSTOM_STANDARD (0x00000000u)

#define CSL_SIMCOP_DMA_REVISION_Y_MINOR_MASK (0x0000003Fu)
#define CSL_SIMCOP_DMA_REVISION_Y_MINOR_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_REVISION_Y_MINOR_RESETVAL (0x00000000u)

#define CSL_SIMCOP_DMA_REVISION_RESETVAL (0x40000100u)

/* DMAHWINFO */

#define CSL_SIMCOP_DMA_DMAHWINFO_CHAN_MASK (0x00000004u)
#define CSL_SIMCOP_DMA_DMAHWINFO_CHAN_SHIFT (0x00000002u)
#define CSL_SIMCOP_DMA_DMAHWINFO_CHAN_RESETVAL (0x00000001u)
/*----CHAN Tokens----*/
#define CSL_SIMCOP_DMA_DMAHWINFO_CHAN_4  (0x00000000u)
#define CSL_SIMCOP_DMA_DMAHWINFO_CHAN_8   (0x00000000u)

#define CSL_SIMCOP_DMA_DMAHWINFO_CONTEXT_MASK (0x00000003u)
#define CSL_SIMCOP_DMA_DMAHWINFO_CONTEXT_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_DMAHWINFO_CONTEXT_RESETVAL (0x00000002u)
/*----CONTEXT Tokens----*/
#define CSL_SIMCOP_DMA_DMAHWINFO_CONTEXT_4 (0x00000000u)
#define CSL_SIMCOP_DMA_DMAHWINFO_CONTEXT_8 (0x00000001u)
#define CSL_SIMCOP_DMA_DMAHWINFO_CONTEXT_16 (0x00000002u)

#define CSL_SIMCOP_DMA_DMAHWINFO_RESETVAL (0x00000006u)

/* DMASYSCONFIG */

#define CSL_SIMCOP_DMA_DMASYSCONFIG_STANDBYMODE_MASK (0x00000030u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_STANDBYMODE_SHIFT (0x00000004u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_STANDBYMODE_RESETVAL (0x00000002u)
/*----STANDBYMODE Tokens----*/
#define CSL_SIMCOP_DMA_DMASYSCONFIG_STANDBYMODE_FORCE_STANDBY (0x00000000u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_STANDBYMODE_NO_STANDBY (0x00000001u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_STANDBYMODE_SMART_IDLE0 (0x00000002u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_STANDBYMODE_SMART_IDLE1 (0x00000003u)

#define CSL_SIMCOP_DMA_DMASYSCONFIG_SOFTRESET_MASK (0x00000001u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_SOFTRESET_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_SOFTRESET_RESETVAL (0x00000000u)
/*----SOFTRESET Tokens----*/
#define CSL_SIMCOP_DMA_DMASYSCONFIG_SOFTRESET_R_RESET_DONE (0x00000000u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_SOFTRESET_W_NO_ACTION (0x00000000u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_SOFTRESET_R_RESET_ONGOING (0x00000001u)
#define CSL_SIMCOP_DMA_DMASYSCONFIG_SOFTRESET_W_INITIATE_SOFTWARE_RESET (0x00000001u)

#define CSL_SIMCOP_DMA_DMASYSCONFIG_RESETVAL (0x00000020u)

/* DMAIRQEOI */

#define CSL_SIMCOP_DMA_DMAIRQEOI_LINE_NUMBER_MASK (0x00000003u)
#define CSL_SIMCOP_DMA_DMAIRQEOI_LINE_NUMBER_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQEOI_LINE_NUMBER_RESETVAL (0x00000000u)
/*----LINE_NUMBER Tokens----*/
#define CSL_SIMCOP_DMA_DMAIRQEOI_LINE_NUMBER_R_0 (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQEOI_LINE_NUMBER_W_EOI_LINE0 (0x00000000u)
#define CSL_SIMCOP_DMA_DMAIRQEOI_LINE_NUMBER_W_EOI_LINE1 (0x00000001u)

#define CSL_SIMCOP_DMA_DMAIRQEOI_RESETVAL (0x00000000u)

/* DMACTRL */

#define CSL_SIMCOP_DMA_DMACTRL_BW_LIMITER_MASK (0xFFFF0000u)
#define CSL_SIMCOP_DMA_DMACTRL_BW_LIMITER_SHIFT (0x00000010u)
#define CSL_SIMCOP_DMA_DMACTRL_BW_LIMITER_RESETVAL (0x00000000u)

#define CSL_SIMCOP_DMA_DMACTRL_TAG_CNT_MASK (0x000000F0u)
#define CSL_SIMCOP_DMA_DMACTRL_TAG_CNT_SHIFT (0x00000004u)
#define CSL_SIMCOP_DMA_DMACTRL_TAG_CNT_RESETVAL (0x00000003u)

#define CSL_SIMCOP_DMA_DMACTRL_POSTED_WRITES_MASK (0x00000008u)
#define CSL_SIMCOP_DMA_DMACTRL_POSTED_WRITES_SHIFT (0x00000003u)
#define CSL_SIMCOP_DMA_DMACTRL_POSTED_WRITES_RESETVAL (0x00000000u)
/*----POSTED_WRITES Tokens----*/
#define CSL_SIMCOP_DMA_DMACTRL_POSTED_WRITES_NON_POSTED (0x00000000u)
#define CSL_SIMCOP_DMA_DMACTRL_POSTED_WRITES_POSTED (0x00000001u)

#define CSL_SIMCOP_DMA_DMACTRL_MAX_BURST_SIZE_MASK (0x00000003u)
#define CSL_SIMCOP_DMA_DMACTRL_MAX_BURST_SIZE_SHIFT (0x00000000u)
#define CSL_SIMCOP_DMA_DMACTRL_MAX_BURST_SIZE_RESETVAL (0x00000000u)
/*----MAX_BURST_SIZE Tokens----*/
#define CSL_SIMCOP_DMA_DMACTRL_MAX_BURST_SIZE_1 (0x00000000u)
#define CSL_SIMCOP_DMA_DMACTRL_MAX_BURST_SIZE_2 (0x00000001u)
#define CSL_SIMCOP_DMA_DMACTRL_MAX_BURST_SIZE_4 (0x00000002u)
#define CSL_SIMCOP_DMA_DMACTRL_MAX_BURST_SIZE_8 (0x00000003u)

#define CSL_SIMCOP_DMA_DMACTRL_RESETVAL  (0x00000030u)

#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif
