vhdl work "C:\Users\s246132\Xilinx_Projects\MyFPGAProject\Calc_Projekt\std_8bit_reg.vhd"
vhdl work "C:\Users\s246132\Xilinx_Projects\MyFPGAProject\Calc_Projekt\std_16bit_reg.vhd"
vhdl work "C:\Users\s246132\Xilinx_Projects\MyFPGAProject\Calc_Projekt\SevenSeg4.vhd"
vhdl work "C:\Users\s246132\Xilinx_Projects\MyFPGAProject\Calc_Projekt\DivClk.vhd"
vhdl work "C:\Users\s246132\Xilinx_Projects\MyFPGAProject\Calc_Projekt\Debounce_corrected.vhd"
vhdl work "C:\Users\s246132\Xilinx_Projects\MyFPGAProject\Calc_Projekt\Calc_Menu.vhd"
vhdl work "C:\Users\s246132\Xilinx_Projects\MyFPGAProject\Calc_Projekt\Calc_top.vhd"
