// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/03/2022 18:44:33"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TimingAnalyzer (
	clock,
	A,
	B,
	C,
	sum);
input 	clock;
input 	[127:0] A;
input 	[127:0] B;
input 	[31:0] C;
output 	[257:0] sum;

// Design Ports Information
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sum[0]	=>  Location: MLABCELL_X28_Y53_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[1]	=>  Location: MLABCELL_X25_Y51_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[2]	=>  Location: LABCELL_X30_Y52_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[3]	=>  Location: MLABCELL_X28_Y53_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[4]	=>  Location: MLABCELL_X28_Y53_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[5]	=>  Location: MLABCELL_X28_Y53_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[6]	=>  Location: MLABCELL_X28_Y53_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[7]	=>  Location: MLABCELL_X28_Y53_N33,	 I/O Standard: None,	 Current Strength: Default
// sum[8]	=>  Location: MLABCELL_X25_Y52_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[9]	=>  Location: LABCELL_X30_Y53_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[10]	=>  Location: MLABCELL_X25_Y50_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[11]	=>  Location: MLABCELL_X28_Y53_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[12]	=>  Location: MLABCELL_X25_Y50_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[13]	=>  Location: MLABCELL_X25_Y50_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[14]	=>  Location: LABCELL_X27_Y52_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[15]	=>  Location: MLABCELL_X25_Y50_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[16]	=>  Location: MLABCELL_X25_Y49_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[17]	=>  Location: MLABCELL_X25_Y50_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[18]	=>  Location: LABCELL_X27_Y52_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[19]	=>  Location: LABCELL_X18_Y51_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[20]	=>  Location: LABCELL_X18_Y51_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[21]	=>  Location: LABCELL_X18_Y51_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[22]	=>  Location: LABCELL_X18_Y51_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[23]	=>  Location: LABCELL_X18_Y51_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[24]	=>  Location: LABCELL_X18_Y51_N33,	 I/O Standard: None,	 Current Strength: Default
// sum[25]	=>  Location: LABCELL_X18_Y51_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[26]	=>  Location: LABCELL_X18_Y51_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[27]	=>  Location: MLABCELL_X21_Y49_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[28]	=>  Location: MLABCELL_X21_Y49_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[29]	=>  Location: MLABCELL_X21_Y49_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[30]	=>  Location: MLABCELL_X21_Y49_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[31]	=>  Location: MLABCELL_X21_Y49_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[32]	=>  Location: MLABCELL_X21_Y49_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[33]	=>  Location: MLABCELL_X21_Y50_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[34]	=>  Location: MLABCELL_X21_Y49_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[35]	=>  Location: MLABCELL_X21_Y50_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[36]	=>  Location: MLABCELL_X21_Y49_N48,	 I/O Standard: None,	 Current Strength: Default
// sum[37]	=>  Location: MLABCELL_X21_Y50_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[38]	=>  Location: MLABCELL_X21_Y48_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[39]	=>  Location: LABCELL_X17_Y48_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[40]	=>  Location: LABCELL_X17_Y48_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[41]	=>  Location: LABCELL_X17_Y48_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[42]	=>  Location: LABCELL_X17_Y48_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[43]	=>  Location: LABCELL_X17_Y48_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[44]	=>  Location: MLABCELL_X21_Y48_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[45]	=>  Location: MLABCELL_X21_Y48_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[46]	=>  Location: LABCELL_X17_Y48_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[47]	=>  Location: MLABCELL_X21_Y48_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[48]	=>  Location: MLABCELL_X21_Y48_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[49]	=>  Location: LABCELL_X17_Y48_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[50]	=>  Location: LABCELL_X17_Y48_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[51]	=>  Location: MLABCELL_X21_Y48_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[52]	=>  Location: LABCELL_X17_Y48_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[53]	=>  Location: LABCELL_X17_Y48_N57,	 I/O Standard: None,	 Current Strength: Default
// sum[54]	=>  Location: MLABCELL_X21_Y48_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[55]	=>  Location: MLABCELL_X21_Y48_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[56]	=>  Location: MLABCELL_X21_Y48_N54,	 I/O Standard: None,	 Current Strength: Default
// sum[57]	=>  Location: LABCELL_X19_Y43_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[58]	=>  Location: LABCELL_X16_Y44_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[59]	=>  Location: LABCELL_X16_Y44_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[60]	=>  Location: LABCELL_X16_Y44_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[61]	=>  Location: LABCELL_X16_Y44_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[62]	=>  Location: LABCELL_X16_Y44_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[63]	=>  Location: LABCELL_X19_Y43_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[64]	=>  Location: LABCELL_X19_Y43_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[65]	=>  Location: LABCELL_X16_Y44_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[66]	=>  Location: LABCELL_X16_Y44_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[67]	=>  Location: LABCELL_X16_Y43_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[68]	=>  Location: LABCELL_X19_Y43_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[69]	=>  Location: LABCELL_X16_Y43_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[70]	=>  Location: LABCELL_X19_Y43_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[71]	=>  Location: LABCELL_X19_Y43_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[72]	=>  Location: LABCELL_X16_Y44_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[73]	=>  Location: LABCELL_X19_Y43_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[74]	=>  Location: LABCELL_X19_Y44_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[75]	=>  Location: LABCELL_X16_Y44_N48,	 I/O Standard: None,	 Current Strength: Default
// sum[76]	=>  Location: LABCELL_X19_Y43_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[77]	=>  Location: LABCELL_X19_Y44_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[78]	=>  Location: LABCELL_X19_Y44_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[79]	=>  Location: LABCELL_X19_Y44_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[80]	=>  Location: LABCELL_X19_Y43_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[81]	=>  Location: LABCELL_X19_Y44_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[82]	=>  Location: LABCELL_X19_Y44_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[83]	=>  Location: LABCELL_X19_Y44_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[84]	=>  Location: LABCELL_X19_Y42_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[85]	=>  Location: MLABCELL_X21_Y42_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[86]	=>  Location: MLABCELL_X15_Y42_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[87]	=>  Location: MLABCELL_X21_Y42_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[88]	=>  Location: LABCELL_X16_Y42_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[89]	=>  Location: LABCELL_X16_Y40_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[90]	=>  Location: LABCELL_X19_Y42_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[91]	=>  Location: MLABCELL_X15_Y46_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[92]	=>  Location: MLABCELL_X15_Y46_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[93]	=>  Location: LABCELL_X16_Y44_N54,	 I/O Standard: None,	 Current Strength: Default
// sum[94]	=>  Location: LABCELL_X16_Y42_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[95]	=>  Location: LABCELL_X16_Y42_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[96]	=>  Location: LABCELL_X16_Y42_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[97]	=>  Location: MLABCELL_X15_Y42_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[98]	=>  Location: LABCELL_X16_Y42_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[99]	=>  Location: LABCELL_X16_Y42_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[100]	=>  Location: LABCELL_X16_Y42_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[101]	=>  Location: LABCELL_X16_Y42_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[102]	=>  Location: MLABCELL_X15_Y42_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[103]	=>  Location: LABCELL_X16_Y42_N48,	 I/O Standard: None,	 Current Strength: Default
// sum[104]	=>  Location: LABCELL_X19_Y42_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[105]	=>  Location: LABCELL_X19_Y42_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[106]	=>  Location: LABCELL_X19_Y43_N57,	 I/O Standard: None,	 Current Strength: Default
// sum[107]	=>  Location: MLABCELL_X21_Y43_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[108]	=>  Location: MLABCELL_X21_Y43_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[109]	=>  Location: MLABCELL_X21_Y43_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[110]	=>  Location: MLABCELL_X21_Y43_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[111]	=>  Location: MLABCELL_X21_Y43_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[112]	=>  Location: MLABCELL_X21_Y43_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[113]	=>  Location: MLABCELL_X21_Y43_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[114]	=>  Location: LABCELL_X22_Y40_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[115]	=>  Location: MLABCELL_X21_Y41_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[116]	=>  Location: MLABCELL_X21_Y41_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[117]	=>  Location: LABCELL_X22_Y41_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[118]	=>  Location: MLABCELL_X21_Y41_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[119]	=>  Location: LABCELL_X22_Y40_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[120]	=>  Location: LABCELL_X22_Y40_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[121]	=>  Location: LABCELL_X22_Y41_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[122]	=>  Location: LABCELL_X22_Y40_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[123]	=>  Location: MLABCELL_X21_Y41_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[124]	=>  Location: LABCELL_X22_Y40_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[125]	=>  Location: MLABCELL_X21_Y40_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[126]	=>  Location: MLABCELL_X21_Y40_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[127]	=>  Location: MLABCELL_X21_Y40_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[128]	=>  Location: LABCELL_X22_Y40_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[129]	=>  Location: LABCELL_X22_Y40_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[130]	=>  Location: LABCELL_X22_Y40_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[131]	=>  Location: LABCELL_X22_Y40_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[132]	=>  Location: LABCELL_X22_Y40_N54,	 I/O Standard: None,	 Current Strength: Default
// sum[133]	=>  Location: LABCELL_X19_Y42_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[134]	=>  Location: MLABCELL_X21_Y40_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[135]	=>  Location: MLABCELL_X21_Y41_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[136]	=>  Location: MLABCELL_X21_Y41_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[137]	=>  Location: MLABCELL_X21_Y41_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[138]	=>  Location: MLABCELL_X21_Y40_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[139]	=>  Location: LABCELL_X19_Y42_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[140]	=>  Location: MLABCELL_X21_Y41_N48,	 I/O Standard: None,	 Current Strength: Default
// sum[141]	=>  Location: LABCELL_X19_Y42_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[142]	=>  Location: LABCELL_X19_Y42_N33,	 I/O Standard: None,	 Current Strength: Default
// sum[143]	=>  Location: MLABCELL_X21_Y40_N33,	 I/O Standard: None,	 Current Strength: Default
// sum[144]	=>  Location: LABCELL_X19_Y42_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[145]	=>  Location: LABCELL_X19_Y42_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[146]	=>  Location: MLABCELL_X21_Y40_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[147]	=>  Location: LABCELL_X19_Y42_N48,	 I/O Standard: None,	 Current Strength: Default
// sum[148]	=>  Location: MLABCELL_X21_Y40_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[149]	=>  Location: LABCELL_X19_Y42_N54,	 I/O Standard: None,	 Current Strength: Default
// sum[150]	=>  Location: MLABCELL_X21_Y41_N57,	 I/O Standard: None,	 Current Strength: Default
// sum[151]	=>  Location: LABCELL_X19_Y42_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[152]	=>  Location: LABCELL_X19_Y42_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[153]	=>  Location: LABCELL_X16_Y39_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[154]	=>  Location: LABCELL_X22_Y43_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[155]	=>  Location: LABCELL_X22_Y43_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[156]	=>  Location: MLABCELL_X21_Y42_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[157]	=>  Location: LABCELL_X22_Y43_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[158]	=>  Location: LABCELL_X22_Y43_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[159]	=>  Location: LABCELL_X16_Y39_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[160]	=>  Location: LABCELL_X22_Y42_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[161]	=>  Location: LABCELL_X56_Y44_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[162]	=>  Location: LABCELL_X56_Y44_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[163]	=>  Location: LABCELL_X56_Y44_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[164]	=>  Location: LABCELL_X56_Y44_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[165]	=>  Location: MLABCELL_X59_Y46_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[166]	=>  Location: LABCELL_X56_Y44_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[167]	=>  Location: LABCELL_X11_Y38_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[168]	=>  Location: LABCELL_X56_Y44_N33,	 I/O Standard: None,	 Current Strength: Default
// sum[169]	=>  Location: LABCELL_X22_Y43_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[170]	=>  Location: LABCELL_X56_Y44_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[171]	=>  Location: LABCELL_X77_Y62_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[172]	=>  Location: LABCELL_X77_Y62_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[173]	=>  Location: LABCELL_X55_Y48_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[174]	=>  Location: LABCELL_X55_Y48_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[175]	=>  Location: LABCELL_X55_Y48_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[176]	=>  Location: LABCELL_X33_Y43_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[177]	=>  Location: LABCELL_X55_Y48_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[178]	=>  Location: LABCELL_X45_Y71_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[179]	=>  Location: LABCELL_X55_Y48_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[180]	=>  Location: LABCELL_X45_Y71_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[181]	=>  Location: LABCELL_X55_Y48_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[182]	=>  Location: LABCELL_X55_Y48_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[183]	=>  Location: LABCELL_X55_Y48_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[184]	=>  Location: MLABCELL_X25_Y45_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[185]	=>  Location: MLABCELL_X25_Y45_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[186]	=>  Location: LABCELL_X55_Y48_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[187]	=>  Location: MLABCELL_X25_Y45_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[188]	=>  Location: LABCELL_X45_Y71_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[189]	=>  Location: LABCELL_X55_Y48_N57,	 I/O Standard: None,	 Current Strength: Default
// sum[190]	=>  Location: LABCELL_X35_Y43_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[191]	=>  Location: LABCELL_X61_Y51_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[192]	=>  Location: LABCELL_X35_Y43_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[193]	=>  Location: LABCELL_X61_Y51_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[194]	=>  Location: LABCELL_X61_Y51_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[195]	=>  Location: LABCELL_X61_Y51_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[196]	=>  Location: LABCELL_X61_Y51_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[197]	=>  Location: MLABCELL_X59_Y49_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[198]	=>  Location: MLABCELL_X59_Y49_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[199]	=>  Location: LABCELL_X61_Y51_N33,	 I/O Standard: None,	 Current Strength: Default
// sum[200]	=>  Location: LABCELL_X61_Y51_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[201]	=>  Location: LABCELL_X35_Y43_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[202]	=>  Location: LABCELL_X61_Y51_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[203]	=>  Location: LABCELL_X61_Y51_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[204]	=>  Location: LABCELL_X61_Y51_N48,	 I/O Standard: None,	 Current Strength: Default
// sum[205]	=>  Location: LABCELL_X35_Y43_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[206]	=>  Location: LABCELL_X61_Y51_N54,	 I/O Standard: None,	 Current Strength: Default
// sum[207]	=>  Location: LABCELL_X35_Y43_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[208]	=>  Location: LABCELL_X61_Y51_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[209]	=>  Location: LABCELL_X46_Y47_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[210]	=>  Location: MLABCELL_X52_Y47_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[211]	=>  Location: LABCELL_X37_Y62_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[212]	=>  Location: LABCELL_X46_Y47_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[213]	=>  Location: MLABCELL_X52_Y47_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[214]	=>  Location: LABCELL_X37_Y62_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[215]	=>  Location: MLABCELL_X52_Y47_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[216]	=>  Location: MLABCELL_X52_Y47_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[217]	=>  Location: MLABCELL_X52_Y47_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[218]	=>  Location: MLABCELL_X52_Y47_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[219]	=>  Location: LABCELL_X37_Y62_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[220]	=>  Location: MLABCELL_X52_Y47_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[221]	=>  Location: MLABCELL_X25_Y44_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[222]	=>  Location: MLABCELL_X25_Y45_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[223]	=>  Location: MLABCELL_X52_Y47_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[224]	=>  Location: LABCELL_X46_Y47_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[225]	=>  Location: MLABCELL_X52_Y47_N48,	 I/O Standard: None,	 Current Strength: Default
// sum[226]	=>  Location: LABCELL_X55_Y47_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[227]	=>  Location: MLABCELL_X52_Y46_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[228]	=>  Location: MLABCELL_X47_Y48_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[229]	=>  Location: MLABCELL_X47_Y48_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[230]	=>  Location: LABCELL_X33_Y42_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[231]	=>  Location: LABCELL_X45_Y49_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[232]	=>  Location: MLABCELL_X47_Y48_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[233]	=>  Location: MLABCELL_X47_Y48_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[234]	=>  Location: MLABCELL_X47_Y48_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[235]	=>  Location: LABCELL_X33_Y42_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[236]	=>  Location: MLABCELL_X47_Y48_N30,	 I/O Standard: None,	 Current Strength: Default
// sum[237]	=>  Location: MLABCELL_X47_Y48_N39,	 I/O Standard: None,	 Current Strength: Default
// sum[238]	=>  Location: LABCELL_X33_Y42_N12,	 I/O Standard: None,	 Current Strength: Default
// sum[239]	=>  Location: MLABCELL_X47_Y48_N36,	 I/O Standard: None,	 Current Strength: Default
// sum[240]	=>  Location: MLABCELL_X47_Y48_N42,	 I/O Standard: None,	 Current Strength: Default
// sum[241]	=>  Location: MLABCELL_X47_Y48_N45,	 I/O Standard: None,	 Current Strength: Default
// sum[242]	=>  Location: MLABCELL_X47_Y48_N51,	 I/O Standard: None,	 Current Strength: Default
// sum[243]	=>  Location: LABCELL_X48_Y47_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[244]	=>  Location: LABCELL_X33_Y42_N18,	 I/O Standard: None,	 Current Strength: Default
// sum[245]	=>  Location: LABCELL_X33_Y42_N24,	 I/O Standard: None,	 Current Strength: Default
// sum[246]	=>  Location: MLABCELL_X47_Y48_N54,	 I/O Standard: None,	 Current Strength: Default
// sum[247]	=>  Location: LABCELL_X24_Y49_N0,	 I/O Standard: None,	 Current Strength: Default
// sum[248]	=>  Location: LABCELL_X42_Y48_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[249]	=>  Location: MLABCELL_X25_Y50_N57,	 I/O Standard: None,	 Current Strength: Default
// sum[250]	=>  Location: MLABCELL_X25_Y51_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[251]	=>  Location: LABCELL_X42_Y48_N9,	 I/O Standard: None,	 Current Strength: Default
// sum[252]	=>  Location: LABCELL_X27_Y51_N27,	 I/O Standard: None,	 Current Strength: Default
// sum[253]	=>  Location: LABCELL_X22_Y48_N3,	 I/O Standard: None,	 Current Strength: Default
// sum[254]	=>  Location: MLABCELL_X25_Y51_N6,	 I/O Standard: None,	 Current Strength: Default
// sum[255]	=>  Location: LABCELL_X42_Y48_N15,	 I/O Standard: None,	 Current Strength: Default
// sum[256]	=>  Location: LABCELL_X42_Y48_N21,	 I/O Standard: None,	 Current Strength: Default
// sum[257]	=>  Location: LABCELL_X67_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// C[0]	=>  Location: LABCELL_X24_Y50_N51,	 I/O Standard: None,	 Current Strength: Default
// C[1]	=>  Location: MLABCELL_X21_Y49_N3,	 I/O Standard: None,	 Current Strength: Default
// C[2]	=>  Location: MLABCELL_X21_Y48_N21,	 I/O Standard: None,	 Current Strength: Default
// C[3]	=>  Location: LABCELL_X27_Y42_N39,	 I/O Standard: None,	 Current Strength: Default
// C[4]	=>  Location: LABCELL_X19_Y44_N33,	 I/O Standard: None,	 Current Strength: Default
// C[5]	=>  Location: MLABCELL_X21_Y43_N9,	 I/O Standard: None,	 Current Strength: Default
// C[6]	=>  Location: LABCELL_X24_Y42_N12,	 I/O Standard: None,	 Current Strength: Default
// C[7]	=>  Location: MLABCELL_X21_Y41_N9,	 I/O Standard: None,	 Current Strength: Default
// C[8]	=>  Location: LABCELL_X22_Y43_N45,	 I/O Standard: None,	 Current Strength: Default
// C[9]	=>  Location: MLABCELL_X25_Y45_N51,	 I/O Standard: None,	 Current Strength: Default
// C[10]	=>  Location: MLABCELL_X21_Y45_N39,	 I/O Standard: None,	 Current Strength: Default
// C[11]	=>  Location: MLABCELL_X25_Y47_N15,	 I/O Standard: None,	 Current Strength: Default
// C[12]	=>  Location: LABCELL_X33_Y42_N33,	 I/O Standard: None,	 Current Strength: Default
// C[13]	=>  Location: MLABCELL_X21_Y49_N54,	 I/O Standard: None,	 Current Strength: Default
// C[14]	=>  Location: MLABCELL_X25_Y51_N54,	 I/O Standard: None,	 Current Strength: Default
// C[15]	=>  Location: MLABCELL_X25_Y50_N27,	 I/O Standard: None,	 Current Strength: Default
// C[16]	=>  Location: MLABCELL_X25_Y50_N21,	 I/O Standard: None,	 Current Strength: Default
// C[17]	=>  Location: MLABCELL_X25_Y51_N48,	 I/O Standard: None,	 Current Strength: Default
// A[0]	=>  Location: LABCELL_X27_Y51_N9,	 I/O Standard: None,	 Current Strength: Default
// B[0]	=>  Location: MLABCELL_X25_Y51_N33,	 I/O Standard: None,	 Current Strength: Default
// A[1]	=>  Location: MLABCELL_X25_Y51_N24,	 I/O Standard: None,	 Current Strength: Default
// B[1]	=>  Location: MLABCELL_X25_Y51_N21,	 I/O Standard: None,	 Current Strength: Default
// A[2]	=>  Location: LABCELL_X29_Y51_N12,	 I/O Standard: None,	 Current Strength: Default
// B[2]	=>  Location: LABCELL_X29_Y51_N18,	 I/O Standard: None,	 Current Strength: Default
// A[3]	=>  Location: MLABCELL_X25_Y49_N33,	 I/O Standard: None,	 Current Strength: Default
// B[3]	=>  Location: MLABCELL_X25_Y49_N36,	 I/O Standard: None,	 Current Strength: Default
// A[4]	=>  Location: MLABCELL_X25_Y50_N0,	 I/O Standard: None,	 Current Strength: Default
// B[4]	=>  Location: LABCELL_X30_Y51_N0,	 I/O Standard: None,	 Current Strength: Default
// A[5]	=>  Location: LABCELL_X29_Y51_N27,	 I/O Standard: None,	 Current Strength: Default
// B[5]	=>  Location: MLABCELL_X25_Y51_N39,	 I/O Standard: None,	 Current Strength: Default
// A[6]	=>  Location: LABCELL_X29_Y51_N57,	 I/O Standard: None,	 Current Strength: Default
// B[6]	=>  Location: LABCELL_X29_Y51_N36,	 I/O Standard: None,	 Current Strength: Default
// A[7]	=>  Location: LABCELL_X30_Y51_N6,	 I/O Standard: None,	 Current Strength: Default
// B[7]	=>  Location: LABCELL_X27_Y49_N39,	 I/O Standard: None,	 Current Strength: Default
// A[8]	=>  Location: LABCELL_X30_Y51_N12,	 I/O Standard: None,	 Current Strength: Default
// B[8]	=>  Location: MLABCELL_X25_Y49_N42,	 I/O Standard: None,	 Current Strength: Default
// A[9]	=>  Location: LABCELL_X30_Y51_N30,	 I/O Standard: None,	 Current Strength: Default
// B[9]	=>  Location: MLABCELL_X25_Y49_N48,	 I/O Standard: None,	 Current Strength: Default
// A[10]	=>  Location: LABCELL_X29_Y51_N30,	 I/O Standard: None,	 Current Strength: Default
// B[10]	=>  Location: MLABCELL_X25_Y50_N36,	 I/O Standard: None,	 Current Strength: Default
// A[11]	=>  Location: MLABCELL_X25_Y49_N57,	 I/O Standard: None,	 Current Strength: Default
// B[11]	=>  Location: LABCELL_X24_Y52_N15,	 I/O Standard: None,	 Current Strength: Default
// A[12]	=>  Location: LABCELL_X27_Y51_N48,	 I/O Standard: None,	 Current Strength: Default
// B[12]	=>  Location: LABCELL_X22_Y50_N36,	 I/O Standard: None,	 Current Strength: Default
// A[13]	=>  Location: MLABCELL_X25_Y51_N15,	 I/O Standard: None,	 Current Strength: Default
// B[13]	=>  Location: MLABCELL_X28_Y50_N39,	 I/O Standard: None,	 Current Strength: Default
// A[14]	=>  Location: MLABCELL_X28_Y50_N33,	 I/O Standard: None,	 Current Strength: Default
// B[14]	=>  Location: MLABCELL_X28_Y50_N12,	 I/O Standard: None,	 Current Strength: Default
// A[15]	=>  Location: LABCELL_X27_Y51_N42,	 I/O Standard: None,	 Current Strength: Default
// B[15]	=>  Location: LABCELL_X27_Y51_N45,	 I/O Standard: None,	 Current Strength: Default
// A[16]	=>  Location: LABCELL_X27_Y51_N3,	 I/O Standard: None,	 Current Strength: Default
// B[16]	=>  Location: LABCELL_X27_Y51_N33,	 I/O Standard: None,	 Current Strength: Default
// A[17]	=>  Location: LABCELL_X27_Y51_N0,	 I/O Standard: None,	 Current Strength: Default
// B[17]	=>  Location: LABCELL_X29_Y51_N48,	 I/O Standard: None,	 Current Strength: Default
// C[18]	=>  Location: LABCELL_X31_Y41_N39,	 I/O Standard: None,	 Current Strength: Default
// C[19]	=>  Location: LABCELL_X27_Y51_N15,	 I/O Standard: None,	 Current Strength: Default
// C[20]	=>  Location: LABCELL_X27_Y51_N54,	 I/O Standard: None,	 Current Strength: Default
// C[21]	=>  Location: LABCELL_X27_Y51_N57,	 I/O Standard: None,	 Current Strength: Default
// C[22]	=>  Location: LABCELL_X27_Y51_N6,	 I/O Standard: None,	 Current Strength: Default
// C[23]	=>  Location: LABCELL_X31_Y41_N33,	 I/O Standard: None,	 Current Strength: Default
// C[24]	=>  Location: LABCELL_X23_Y51_N0,	 I/O Standard: None,	 Current Strength: Default
// C[25]	=>  Location: MLABCELL_X21_Y51_N51,	 I/O Standard: None,	 Current Strength: Default
// C[26]	=>  Location: LABCELL_X23_Y51_N21,	 I/O Standard: None,	 Current Strength: Default
// C[27]	=>  Location: LABCELL_X22_Y46_N12,	 I/O Standard: None,	 Current Strength: Default
// C[28]	=>  Location: MLABCELL_X25_Y46_N39,	 I/O Standard: None,	 Current Strength: Default
// C[29]	=>  Location: LABCELL_X23_Y51_N36,	 I/O Standard: None,	 Current Strength: Default
// C[30]	=>  Location: MLABCELL_X25_Y46_N30,	 I/O Standard: None,	 Current Strength: Default
// C[31]	=>  Location: LABCELL_X23_Y51_N54,	 I/O Standard: None,	 Current Strength: Default
// A[18]	=>  Location: LABCELL_X33_Y52_N12,	 I/O Standard: None,	 Current Strength: Default
// B[18]	=>  Location: LABCELL_X33_Y52_N42,	 I/O Standard: None,	 Current Strength: Default
// A[19]	=>  Location: LABCELL_X33_Y52_N3,	 I/O Standard: None,	 Current Strength: Default
// B[19]	=>  Location: LABCELL_X30_Y52_N9,	 I/O Standard: None,	 Current Strength: Default
// A[20]	=>  Location: LABCELL_X33_Y52_N30,	 I/O Standard: None,	 Current Strength: Default
// B[20]	=>  Location: LABCELL_X33_Y52_N51,	 I/O Standard: None,	 Current Strength: Default
// A[21]	=>  Location: LABCELL_X33_Y52_N18,	 I/O Standard: None,	 Current Strength: Default
// B[21]	=>  Location: LABCELL_X33_Y52_N36,	 I/O Standard: None,	 Current Strength: Default
// A[22]	=>  Location: LABCELL_X33_Y51_N39,	 I/O Standard: None,	 Current Strength: Default
// B[22]	=>  Location: LABCELL_X33_Y52_N57,	 I/O Standard: None,	 Current Strength: Default
// A[23]	=>  Location: LABCELL_X33_Y52_N27,	 I/O Standard: None,	 Current Strength: Default
// B[23]	=>  Location: MLABCELL_X34_Y50_N36,	 I/O Standard: None,	 Current Strength: Default
// A[24]	=>  Location: MLABCELL_X34_Y50_N57,	 I/O Standard: None,	 Current Strength: Default
// B[24]	=>  Location: MLABCELL_X34_Y50_N27,	 I/O Standard: None,	 Current Strength: Default
// A[25]	=>  Location: MLABCELL_X34_Y50_N33,	 I/O Standard: None,	 Current Strength: Default
// B[25]	=>  Location: LABCELL_X27_Y51_N39,	 I/O Standard: None,	 Current Strength: Default
// A[26]	=>  Location: LABCELL_X24_Y52_N42,	 I/O Standard: None,	 Current Strength: Default
// B[26]	=>  Location: MLABCELL_X28_Y50_N6,	 I/O Standard: None,	 Current Strength: Default
// A[27]	=>  Location: MLABCELL_X25_Y50_N9,	 I/O Standard: None,	 Current Strength: Default
// B[27]	=>  Location: MLABCELL_X34_Y50_N12,	 I/O Standard: None,	 Current Strength: Default
// A[28]	=>  Location: LABCELL_X24_Y52_N39,	 I/O Standard: None,	 Current Strength: Default
// B[28]	=>  Location: MLABCELL_X34_Y50_N21,	 I/O Standard: None,	 Current Strength: Default
// A[29]	=>  Location: LABCELL_X24_Y52_N18,	 I/O Standard: None,	 Current Strength: Default
// B[29]	=>  Location: MLABCELL_X34_Y50_N3,	 I/O Standard: None,	 Current Strength: Default
// A[30]	=>  Location: LABCELL_X35_Y47_N0,	 I/O Standard: None,	 Current Strength: Default
// B[30]	=>  Location: LABCELL_X37_Y49_N36,	 I/O Standard: None,	 Current Strength: Default
// A[31]	=>  Location: MLABCELL_X34_Y48_N39,	 I/O Standard: None,	 Current Strength: Default
// B[31]	=>  Location: LABCELL_X37_Y47_N51,	 I/O Standard: None,	 Current Strength: Default
// A[32]	=>  Location: LABCELL_X37_Y48_N24,	 I/O Standard: None,	 Current Strength: Default
// B[32]	=>  Location: LABCELL_X35_Y49_N27,	 I/O Standard: None,	 Current Strength: Default
// A[33]	=>  Location: LABCELL_X24_Y47_N48,	 I/O Standard: None,	 Current Strength: Default
// B[33]	=>  Location: LABCELL_X23_Y45_N39,	 I/O Standard: None,	 Current Strength: Default
// A[34]	=>  Location: MLABCELL_X25_Y47_N9,	 I/O Standard: None,	 Current Strength: Default
// B[34]	=>  Location: LABCELL_X23_Y47_N39,	 I/O Standard: None,	 Current Strength: Default
// A[35]	=>  Location: LABCELL_X23_Y47_N57,	 I/O Standard: None,	 Current Strength: Default
// B[35]	=>  Location: MLABCELL_X21_Y44_N39,	 I/O Standard: None,	 Current Strength: Default
// A[36]	=>  Location: LABCELL_X22_Y45_N39,	 I/O Standard: None,	 Current Strength: Default
// B[36]	=>  Location: MLABCELL_X25_Y44_N30,	 I/O Standard: None,	 Current Strength: Default
// A[37]	=>  Location: LABCELL_X24_Y47_N6,	 I/O Standard: None,	 Current Strength: Default
// B[37]	=>  Location: MLABCELL_X25_Y46_N12,	 I/O Standard: None,	 Current Strength: Default
// A[38]	=>  Location: LABCELL_X24_Y49_N45,	 I/O Standard: None,	 Current Strength: Default
// B[38]	=>  Location: LABCELL_X22_Y45_N6,	 I/O Standard: None,	 Current Strength: Default
// A[39]	=>  Location: LABCELL_X23_Y47_N51,	 I/O Standard: None,	 Current Strength: Default
// B[39]	=>  Location: LABCELL_X19_Y44_N12,	 I/O Standard: None,	 Current Strength: Default
// A[40]	=>  Location: MLABCELL_X21_Y44_N9,	 I/O Standard: None,	 Current Strength: Default
// B[40]	=>  Location: MLABCELL_X21_Y44_N12,	 I/O Standard: None,	 Current Strength: Default
// A[41]	=>  Location: LABCELL_X23_Y47_N18,	 I/O Standard: None,	 Current Strength: Default
// B[41]	=>  Location: LABCELL_X23_Y47_N27,	 I/O Standard: None,	 Current Strength: Default
// A[42]	=>  Location: LABCELL_X27_Y49_N33,	 I/O Standard: None,	 Current Strength: Default
// B[42]	=>  Location: MLABCELL_X34_Y49_N12,	 I/O Standard: None,	 Current Strength: Default
// A[43]	=>  Location: LABCELL_X36_Y48_N48,	 I/O Standard: None,	 Current Strength: Default
// B[43]	=>  Location: MLABCELL_X34_Y49_N33,	 I/O Standard: None,	 Current Strength: Default
// A[44]	=>  Location: LABCELL_X35_Y48_N15,	 I/O Standard: None,	 Current Strength: Default
// B[44]	=>  Location: LABCELL_X35_Y47_N6,	 I/O Standard: None,	 Current Strength: Default
// A[54]	=>  Location: MLABCELL_X34_Y48_N18,	 I/O Standard: None,	 Current Strength: Default
// B[54]	=>  Location: MLABCELL_X34_Y48_N12,	 I/O Standard: None,	 Current Strength: Default
// A[55]	=>  Location: MLABCELL_X34_Y48_N45,	 I/O Standard: None,	 Current Strength: Default
// B[55]	=>  Location: MLABCELL_X34_Y48_N51,	 I/O Standard: None,	 Current Strength: Default
// A[56]	=>  Location: MLABCELL_X34_Y47_N3,	 I/O Standard: None,	 Current Strength: Default
// B[56]	=>  Location: LABCELL_X36_Y47_N15,	 I/O Standard: None,	 Current Strength: Default
// A[57]	=>  Location: MLABCELL_X34_Y48_N33,	 I/O Standard: None,	 Current Strength: Default
// B[57]	=>  Location: LABCELL_X35_Y48_N30,	 I/O Standard: None,	 Current Strength: Default
// A[58]	=>  Location: MLABCELL_X34_Y48_N36,	 I/O Standard: None,	 Current Strength: Default
// B[58]	=>  Location: LABCELL_X36_Y47_N33,	 I/O Standard: None,	 Current Strength: Default
// A[59]	=>  Location: LABCELL_X36_Y47_N0,	 I/O Standard: None,	 Current Strength: Default
// B[59]	=>  Location: LABCELL_X35_Y48_N0,	 I/O Standard: None,	 Current Strength: Default
// A[60]	=>  Location: LABCELL_X35_Y47_N24,	 I/O Standard: None,	 Current Strength: Default
// B[60]	=>  Location: LABCELL_X36_Y47_N21,	 I/O Standard: None,	 Current Strength: Default
// A[61]	=>  Location: MLABCELL_X34_Y46_N12,	 I/O Standard: None,	 Current Strength: Default
// B[61]	=>  Location: LABCELL_X35_Y48_N42,	 I/O Standard: None,	 Current Strength: Default
// A[62]	=>  Location: MLABCELL_X34_Y47_N9,	 I/O Standard: None,	 Current Strength: Default
// B[62]	=>  Location: LABCELL_X35_Y48_N36,	 I/O Standard: None,	 Current Strength: Default
// A[63]	=>  Location: MLABCELL_X34_Y46_N21,	 I/O Standard: None,	 Current Strength: Default
// B[63]	=>  Location: LABCELL_X35_Y48_N57,	 I/O Standard: None,	 Current Strength: Default
// A[64]	=>  Location: MLABCELL_X34_Y46_N39,	 I/O Standard: None,	 Current Strength: Default
// B[64]	=>  Location: LABCELL_X36_Y48_N42,	 I/O Standard: None,	 Current Strength: Default
// A[65]	=>  Location: MLABCELL_X34_Y46_N54,	 I/O Standard: None,	 Current Strength: Default
// B[65]	=>  Location: MLABCELL_X34_Y46_N51,	 I/O Standard: None,	 Current Strength: Default
// A[66]	=>  Location: MLABCELL_X34_Y46_N57,	 I/O Standard: None,	 Current Strength: Default
// B[66]	=>  Location: LABCELL_X35_Y48_N24,	 I/O Standard: None,	 Current Strength: Default
// A[67]	=>  Location: MLABCELL_X34_Y46_N9,	 I/O Standard: None,	 Current Strength: Default
// B[67]	=>  Location: LABCELL_X35_Y48_N9,	 I/O Standard: None,	 Current Strength: Default
// A[68]	=>  Location: MLABCELL_X34_Y46_N27,	 I/O Standard: None,	 Current Strength: Default
// B[68]	=>  Location: LABCELL_X35_Y48_N51,	 I/O Standard: None,	 Current Strength: Default
// A[69]	=>  Location: MLABCELL_X34_Y46_N45,	 I/O Standard: None,	 Current Strength: Default
// B[69]	=>  Location: LABCELL_X36_Y48_N0,	 I/O Standard: None,	 Current Strength: Default
// A[70]	=>  Location: LABCELL_X36_Y48_N9,	 I/O Standard: None,	 Current Strength: Default
// B[70]	=>  Location: MLABCELL_X34_Y44_N39,	 I/O Standard: None,	 Current Strength: Default
// A[71]	=>  Location: MLABCELL_X34_Y44_N54,	 I/O Standard: None,	 Current Strength: Default
// B[71]	=>  Location: MLABCELL_X34_Y44_N15,	 I/O Standard: None,	 Current Strength: Default
// A[45]	=>  Location: MLABCELL_X25_Y49_N39,	 I/O Standard: None,	 Current Strength: Default
// B[45]	=>  Location: LABCELL_X24_Y49_N51,	 I/O Standard: None,	 Current Strength: Default
// A[46]	=>  Location: MLABCELL_X28_Y49_N3,	 I/O Standard: None,	 Current Strength: Default
// B[46]	=>  Location: LABCELL_X24_Y49_N33,	 I/O Standard: None,	 Current Strength: Default
// A[47]	=>  Location: LABCELL_X27_Y49_N15,	 I/O Standard: None,	 Current Strength: Default
// B[47]	=>  Location: MLABCELL_X28_Y49_N57,	 I/O Standard: None,	 Current Strength: Default
// A[48]	=>  Location: MLABCELL_X28_Y49_N36,	 I/O Standard: None,	 Current Strength: Default
// B[48]	=>  Location: LABCELL_X24_Y49_N15,	 I/O Standard: None,	 Current Strength: Default
// A[49]	=>  Location: MLABCELL_X28_Y49_N18,	 I/O Standard: None,	 Current Strength: Default
// B[49]	=>  Location: LABCELL_X27_Y49_N45,	 I/O Standard: None,	 Current Strength: Default
// A[50]	=>  Location: MLABCELL_X34_Y44_N42,	 I/O Standard: None,	 Current Strength: Default
// B[50]	=>  Location: MLABCELL_X34_Y44_N51,	 I/O Standard: None,	 Current Strength: Default
// A[51]	=>  Location: MLABCELL_X34_Y44_N30,	 I/O Standard: None,	 Current Strength: Default
// B[51]	=>  Location: MLABCELL_X34_Y44_N27,	 I/O Standard: None,	 Current Strength: Default
// A[52]	=>  Location: MLABCELL_X34_Y45_N39,	 I/O Standard: None,	 Current Strength: Default
// B[52]	=>  Location: LABCELL_X33_Y44_N12,	 I/O Standard: None,	 Current Strength: Default
// A[53]	=>  Location: LABCELL_X33_Y52_N6,	 I/O Standard: None,	 Current Strength: Default
// B[53]	=>  Location: LABCELL_X33_Y51_N30,	 I/O Standard: None,	 Current Strength: Default
// A[72]	=>  Location: LABCELL_X33_Y51_N33,	 I/O Standard: None,	 Current Strength: Default
// B[72]	=>  Location: LABCELL_X33_Y51_N12,	 I/O Standard: None,	 Current Strength: Default
// A[73]	=>  Location: LABCELL_X33_Y51_N15,	 I/O Standard: None,	 Current Strength: Default
// B[73]	=>  Location: LABCELL_X33_Y51_N18,	 I/O Standard: None,	 Current Strength: Default
// A[74]	=>  Location: LABCELL_X33_Y51_N21,	 I/O Standard: None,	 Current Strength: Default
// B[74]	=>  Location: LABCELL_X33_Y51_N24,	 I/O Standard: None,	 Current Strength: Default
// A[75]	=>  Location: LABCELL_X33_Y51_N27,	 I/O Standard: None,	 Current Strength: Default
// B[75]	=>  Location: LABCELL_X33_Y51_N6,	 I/O Standard: None,	 Current Strength: Default
// A[76]	=>  Location: LABCELL_X33_Y51_N9,	 I/O Standard: None,	 Current Strength: Default
// B[76]	=>  Location: LABCELL_X33_Y51_N48,	 I/O Standard: None,	 Current Strength: Default
// A[77]	=>  Location: LABCELL_X33_Y51_N51,	 I/O Standard: None,	 Current Strength: Default
// B[77]	=>  Location: LABCELL_X33_Y51_N54,	 I/O Standard: None,	 Current Strength: Default
// A[78]	=>  Location: LABCELL_X33_Y51_N57,	 I/O Standard: None,	 Current Strength: Default
// B[78]	=>  Location: LABCELL_X33_Y51_N0,	 I/O Standard: None,	 Current Strength: Default
// A[79]	=>  Location: LABCELL_X33_Y51_N3,	 I/O Standard: None,	 Current Strength: Default
// B[79]	=>  Location: LABCELL_X33_Y51_N42,	 I/O Standard: None,	 Current Strength: Default
// A[80]	=>  Location: LABCELL_X33_Y51_N45,	 I/O Standard: None,	 Current Strength: Default
// B[80]	=>  Location: LABCELL_X33_Y51_N36,	 I/O Standard: None,	 Current Strength: Default
// A[81]	=>  Location: LABCELL_X35_Y45_N12,	 I/O Standard: None,	 Current Strength: Default
// B[81]	=>  Location: MLABCELL_X28_Y46_N24,	 I/O Standard: None,	 Current Strength: Default
// A[82]	=>  Location: LABCELL_X35_Y45_N18,	 I/O Standard: None,	 Current Strength: Default
// B[82]	=>  Location: MLABCELL_X28_Y47_N39,	 I/O Standard: None,	 Current Strength: Default
// A[83]	=>  Location: MLABCELL_X34_Y46_N15,	 I/O Standard: None,	 Current Strength: Default
// B[83]	=>  Location: LABCELL_X27_Y46_N39,	 I/O Standard: None,	 Current Strength: Default
// A[84]	=>  Location: LABCELL_X35_Y45_N3,	 I/O Standard: None,	 Current Strength: Default
// B[84]	=>  Location: LABCELL_X27_Y46_N33,	 I/O Standard: None,	 Current Strength: Default
// A[85]	=>  Location: MLABCELL_X34_Y45_N33,	 I/O Standard: None,	 Current Strength: Default
// B[85]	=>  Location: MLABCELL_X28_Y47_N18,	 I/O Standard: None,	 Current Strength: Default
// A[86]	=>  Location: LABCELL_X35_Y45_N45,	 I/O Standard: None,	 Current Strength: Default
// B[86]	=>  Location: LABCELL_X35_Y45_N36,	 I/O Standard: None,	 Current Strength: Default
// A[87]	=>  Location: LABCELL_X27_Y46_N15,	 I/O Standard: None,	 Current Strength: Default
// B[87]	=>  Location: LABCELL_X27_Y46_N21,	 I/O Standard: None,	 Current Strength: Default
// A[88]	=>  Location: LABCELL_X35_Y45_N33,	 I/O Standard: None,	 Current Strength: Default
// B[88]	=>  Location: LABCELL_X27_Y46_N24,	 I/O Standard: None,	 Current Strength: Default
// A[89]	=>  Location: LABCELL_X35_Y45_N24,	 I/O Standard: None,	 Current Strength: Default
// B[89]	=>  Location: LABCELL_X35_Y45_N54,	 I/O Standard: None,	 Current Strength: Default
// A[90]	=>  Location: LABCELL_X36_Y46_N36,	 I/O Standard: None,	 Current Strength: Default
// B[90]	=>  Location: MLABCELL_X28_Y46_N45,	 I/O Standard: None,	 Current Strength: Default
// A[91]	=>  Location: MLABCELL_X28_Y47_N3,	 I/O Standard: None,	 Current Strength: Default
// B[91]	=>  Location: LABCELL_X27_Y49_N51,	 I/O Standard: None,	 Current Strength: Default
// A[92]	=>  Location: MLABCELL_X28_Y46_N15,	 I/O Standard: None,	 Current Strength: Default
// B[92]	=>  Location: MLABCELL_X34_Y46_N3,	 I/O Standard: None,	 Current Strength: Default
// A[93]	=>  Location: MLABCELL_X28_Y48_N12,	 I/O Standard: None,	 Current Strength: Default
// B[93]	=>  Location: LABCELL_X30_Y44_N51,	 I/O Standard: None,	 Current Strength: Default
// A[94]	=>  Location: LABCELL_X27_Y49_N6,	 I/O Standard: None,	 Current Strength: Default
// B[94]	=>  Location: MLABCELL_X28_Y46_N21,	 I/O Standard: None,	 Current Strength: Default
// A[95]	=>  Location: LABCELL_X27_Y48_N15,	 I/O Standard: None,	 Current Strength: Default
// B[95]	=>  Location: LABCELL_X36_Y46_N30,	 I/O Standard: None,	 Current Strength: Default
// A[96]	=>  Location: MLABCELL_X28_Y46_N36,	 I/O Standard: None,	 Current Strength: Default
// B[96]	=>  Location: LABCELL_X35_Y46_N15,	 I/O Standard: None,	 Current Strength: Default
// A[97]	=>  Location: MLABCELL_X28_Y48_N9,	 I/O Standard: None,	 Current Strength: Default
// B[97]	=>  Location: MLABCELL_X28_Y46_N33,	 I/O Standard: None,	 Current Strength: Default
// A[98]	=>  Location: LABCELL_X27_Y48_N57,	 I/O Standard: None,	 Current Strength: Default
// B[98]	=>  Location: LABCELL_X27_Y49_N27,	 I/O Standard: None,	 Current Strength: Default
// A[99]	=>  Location: MLABCELL_X28_Y46_N48,	 I/O Standard: None,	 Current Strength: Default
// B[99]	=>  Location: MLABCELL_X28_Y46_N57,	 I/O Standard: None,	 Current Strength: Default
// A[100]	=>  Location: LABCELL_X29_Y44_N3,	 I/O Standard: None,	 Current Strength: Default
// B[100]	=>  Location: LABCELL_X36_Y46_N0,	 I/O Standard: None,	 Current Strength: Default
// A[101]	=>  Location: MLABCELL_X34_Y46_N33,	 I/O Standard: None,	 Current Strength: Default
// B[101]	=>  Location: LABCELL_X35_Y46_N6,	 I/O Standard: None,	 Current Strength: Default
// A[102]	=>  Location: MLABCELL_X28_Y44_N3,	 I/O Standard: None,	 Current Strength: Default
// B[102]	=>  Location: LABCELL_X27_Y49_N54,	 I/O Standard: None,	 Current Strength: Default
// A[103]	=>  Location: MLABCELL_X28_Y44_N30,	 I/O Standard: None,	 Current Strength: Default
// B[103]	=>  Location: MLABCELL_X28_Y44_N36,	 I/O Standard: None,	 Current Strength: Default
// A[104]	=>  Location: LABCELL_X33_Y44_N9,	 I/O Standard: None,	 Current Strength: Default
// B[104]	=>  Location: MLABCELL_X28_Y46_N3,	 I/O Standard: None,	 Current Strength: Default
// A[105]	=>  Location: LABCELL_X35_Y45_N48,	 I/O Standard: None,	 Current Strength: Default
// B[105]	=>  Location: MLABCELL_X28_Y44_N57,	 I/O Standard: None,	 Current Strength: Default
// A[106]	=>  Location: LABCELL_X36_Y46_N6,	 I/O Standard: None,	 Current Strength: Default
// B[106]	=>  Location: MLABCELL_X28_Y44_N51,	 I/O Standard: None,	 Current Strength: Default
// A[107]	=>  Location: MLABCELL_X34_Y46_N48,	 I/O Standard: None,	 Current Strength: Default
// B[107]	=>  Location: MLABCELL_X34_Y46_N18,	 I/O Standard: None,	 Current Strength: Default
// A[108]	=>  Location: MLABCELL_X28_Y44_N18,	 I/O Standard: None,	 Current Strength: Default
// B[108]	=>  Location: LABCELL_X33_Y44_N48,	 I/O Standard: None,	 Current Strength: Default
// A[109]	=>  Location: MLABCELL_X28_Y44_N15,	 I/O Standard: None,	 Current Strength: Default
// B[109]	=>  Location: MLABCELL_X34_Y46_N6,	 I/O Standard: None,	 Current Strength: Default
// A[110]	=>  Location: LABCELL_X35_Y45_N21,	 I/O Standard: None,	 Current Strength: Default
// B[110]	=>  Location: MLABCELL_X34_Y46_N42,	 I/O Standard: None,	 Current Strength: Default
// A[111]	=>  Location: MLABCELL_X28_Y44_N6,	 I/O Standard: None,	 Current Strength: Default
// B[111]	=>  Location: MLABCELL_X28_Y44_N27,	 I/O Standard: None,	 Current Strength: Default
// A[112]	=>  Location: MLABCELL_X28_Y43_N24,	 I/O Standard: None,	 Current Strength: Default
// B[112]	=>  Location: LABCELL_X33_Y44_N30,	 I/O Standard: None,	 Current Strength: Default
// A[113]	=>  Location: LABCELL_X29_Y44_N18,	 I/O Standard: None,	 Current Strength: Default
// B[113]	=>  Location: LABCELL_X30_Y44_N30,	 I/O Standard: None,	 Current Strength: Default
// A[114]	=>  Location: LABCELL_X29_Y44_N51,	 I/O Standard: None,	 Current Strength: Default
// B[114]	=>  Location: MLABCELL_X28_Y43_N18,	 I/O Standard: None,	 Current Strength: Default
// A[115]	=>  Location: LABCELL_X30_Y44_N39,	 I/O Standard: None,	 Current Strength: Default
// B[115]	=>  Location: LABCELL_X30_Y44_N18,	 I/O Standard: None,	 Current Strength: Default
// A[116]	=>  Location: LABCELL_X29_Y44_N33,	 I/O Standard: None,	 Current Strength: Default
// B[116]	=>  Location: MLABCELL_X34_Y45_N0,	 I/O Standard: None,	 Current Strength: Default
// A[117]	=>  Location: LABCELL_X29_Y44_N15,	 I/O Standard: None,	 Current Strength: Default
// B[117]	=>  Location: MLABCELL_X28_Y43_N36,	 I/O Standard: None,	 Current Strength: Default
// A[118]	=>  Location: LABCELL_X29_Y44_N54,	 I/O Standard: None,	 Current Strength: Default
// B[118]	=>  Location: LABCELL_X23_Y45_N21,	 I/O Standard: None,	 Current Strength: Default
// A[119]	=>  Location: MLABCELL_X28_Y43_N54,	 I/O Standard: None,	 Current Strength: Default
// B[119]	=>  Location: LABCELL_X30_Y44_N15,	 I/O Standard: None,	 Current Strength: Default
// A[120]	=>  Location: MLABCELL_X28_Y43_N15,	 I/O Standard: None,	 Current Strength: Default
// B[120]	=>  Location: LABCELL_X35_Y46_N48,	 I/O Standard: None,	 Current Strength: Default
// A[121]	=>  Location: LABCELL_X29_Y44_N27,	 I/O Standard: None,	 Current Strength: Default
// B[121]	=>  Location: LABCELL_X33_Y44_N36,	 I/O Standard: None,	 Current Strength: Default
// A[122]	=>  Location: MLABCELL_X28_Y43_N6,	 I/O Standard: None,	 Current Strength: Default
// B[122]	=>  Location: LABCELL_X30_Y44_N54,	 I/O Standard: None,	 Current Strength: Default
// A[123]	=>  Location: MLABCELL_X28_Y43_N3,	 I/O Standard: None,	 Current Strength: Default
// B[123]	=>  Location: LABCELL_X30_Y44_N24,	 I/O Standard: None,	 Current Strength: Default
// A[124]	=>  Location: LABCELL_X30_Y41_N12,	 I/O Standard: None,	 Current Strength: Default
// B[124]	=>  Location: LABCELL_X27_Y51_N18,	 I/O Standard: None,	 Current Strength: Default
// A[125]	=>  Location: LABCELL_X24_Y45_N15,	 I/O Standard: None,	 Current Strength: Default
// B[125]	=>  Location: LABCELL_X30_Y41_N54,	 I/O Standard: None,	 Current Strength: Default
// A[126]	=>  Location: LABCELL_X30_Y43_N48,	 I/O Standard: None,	 Current Strength: Default
// B[126]	=>  Location: MLABCELL_X28_Y44_N24,	 I/O Standard: None,	 Current Strength: Default
// A[127]	=>  Location: LABCELL_X33_Y44_N57,	 I/O Standard: None,	 Current Strength: Default
// B[127]	=>  Location: LABCELL_X29_Y43_N27,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult0~69 ;
wire \Mult0~70 ;
wire \Mult0~71 ;
wire \Mult0~954 ;
wire \Mult0~955 ;
wire \Mult0~956 ;
wire \Mult0~957 ;
wire \Mult0~958 ;
wire \Mult0~959 ;
wire \Mult0~960 ;
wire \Mult0~961 ;
wire \Mult0~962 ;
wire \Mult0~963 ;
wire \Mult0~964 ;
wire \Mult0~965 ;
wire \Mult0~966 ;
wire \Mult0~967 ;
wire \Mult0~968 ;
wire \Mult0~969 ;
wire \Mult0~970 ;
wire \Mult0~971 ;
wire \Mult0~972 ;
wire \Mult0~973 ;
wire \Mult0~974 ;
wire \Mult0~975 ;
wire \Mult0~976 ;
wire \Mult0~977 ;
wire \Mult0~978 ;
wire \Mult0~979 ;
wire \Mult0~980 ;
wire \Mult0~981 ;
wire \Mult0~982 ;
wire \Mult0~983 ;
wire \Mult0~984 ;
wire \Mult0~1302 ;
wire \Mult0~1303 ;
wire \Mult0~1304 ;
wire \Mult0~1305 ;
wire \Mult0~1306 ;
wire \Mult0~1307 ;
wire \Mult0~1308 ;
wire \Mult0~1309 ;
wire \Mult0~1310 ;
wire \Mult0~1311 ;
wire \Mult0~1312 ;
wire \Mult0~1313 ;
wire \Mult0~1314 ;
wire \Mult0~1315 ;
wire \Mult0~1316 ;
wire \Mult0~1317 ;
wire \Mult0~1318 ;
wire \Mult0~1319 ;
wire \Mult0~1320 ;
wire \Mult0~1321 ;
wire \Mult0~1322 ;
wire \Mult0~1323 ;
wire \Mult0~1324 ;
wire \Mult0~1325 ;
wire \Mult0~1326 ;
wire \Mult0~1327 ;
wire \Mult0~1328 ;
wire \Mult0~1329 ;
wire \Mult0~1787 ;
wire \Mult0~1788 ;
wire \Mult0~1789 ;
wire \Mult0~1790 ;
wire \Mult0~1791 ;
wire \Mult0~1792 ;
wire \Mult0~1793 ;
wire \Mult0~1794 ;
wire \Mult0~1795 ;
wire \Mult0~1796 ;
wire \Mult0~1797 ;
wire \Mult0~1798 ;
wire \Mult0~1799 ;
wire \Mult0~1800 ;
wire \Mult0~1801 ;
wire \Mult0~1802 ;
wire \Mult0~1803 ;
wire \Mult0~1804 ;
wire \Mult0~1805 ;
wire \Mult0~1806 ;
wire \Mult0~1807 ;
wire \Mult0~1808 ;
wire \Mult0~1809 ;
wire \Mult0~1810 ;
wire \Mult0~1811 ;
wire \Mult0~1812 ;
wire \Mult0~1813 ;
wire \Mult0~1814 ;
wire \Mult0~2603 ;
wire \Mult0~2604 ;
wire \Mult0~2605 ;
wire \Mult0~2606 ;
wire \Mult0~2607 ;
wire \Mult0~2608 ;
wire \Mult0~2609 ;
wire \Mult0~2610 ;
wire \Mult0~2611 ;
wire \Mult0~2612 ;
wire \Mult0~2613 ;
wire \Mult0~2614 ;
wire \Mult0~2615 ;
wire \Mult0~2616 ;
wire \Mult0~2617 ;
wire \Mult0~2618 ;
wire \Mult0~2619 ;
wire \Mult0~2620 ;
wire \Mult0~2621 ;
wire \Mult0~2622 ;
wire \Mult0~2623 ;
wire \Mult0~2624 ;
wire \Mult0~2625 ;
wire \Mult0~2626 ;
wire \Mult0~2627 ;
wire \Mult0~2628 ;
wire \Mult0~2629 ;
wire \Mult0~2630 ;
wire \Mult0~2631 ;
wire \Mult0~2632 ;
wire \Mult0~2633 ;
wire \Mult0~2634 ;
wire \Mult0~2635 ;
wire \Mult0~2636 ;
wire \Mult0~2637 ;
wire \Mult0~2638 ;
wire \Mult0~2639 ;
wire \Mult0~2640 ;
wire \Mult0~2641 ;
wire \Mult0~2642 ;
wire \Mult0~2643 ;
wire \Mult0~2954 ;
wire \Mult0~2955 ;
wire \Mult0~2956 ;
wire \Mult0~2957 ;
wire \Mult0~2958 ;
wire \Mult0~2959 ;
wire \Mult0~2960 ;
wire \Mult0~2961 ;
wire \Mult0~2962 ;
wire \Mult0~2963 ;
wire \Mult0~2964 ;
wire \Mult0~2965 ;
wire \Mult0~2966 ;
wire \Mult0~2967 ;
wire \Mult0~2968 ;
wire \Mult0~2969 ;
wire \Mult0~2970 ;
wire \Mult0~2971 ;
wire \Mult0~2972 ;
wire \Mult0~2973 ;
wire \Mult0~2974 ;
wire \Mult0~2975 ;
wire \Mult0~2976 ;
wire \Mult0~2977 ;
wire \Mult0~2978 ;
wire \Mult0~2979 ;
wire \Mult0~2980 ;
wire \Mult0~2981 ;
wire \Mult0~2982 ;
wire \Mult0~2983 ;
wire \Mult0~2984 ;
wire \Mult0~3391 ;
wire \Mult0~3392 ;
wire \Mult0~3393 ;
wire \Mult0~3394 ;
wire \Mult0~3395 ;
wire \Mult0~3396 ;
wire \Mult0~3397 ;
wire \Mult0~3398 ;
wire \Mult0~3399 ;
wire \Mult0~3400 ;
wire \Mult0~3401 ;
wire \Mult0~3402 ;
wire \Mult0~3403 ;
wire \Mult0~3404 ;
wire \Mult0~3405 ;
wire \Mult0~3406 ;
wire \Mult0~3407 ;
wire \Mult0~3408 ;
wire \Mult0~3409 ;
wire \Mult0~3410 ;
wire \Mult0~3411 ;
wire \Mult0~3412 ;
wire \Mult0~3413 ;
wire \Mult0~3414 ;
wire \Mult0~3415 ;
wire \Mult0~3416 ;
wire \Mult0~3417 ;
wire \Mult0~3418 ;
wire \Mult0~3419 ;
wire \Mult0~3420 ;
wire \Mult0~3421 ;
wire \Mult0~3793 ;
wire \Mult0~3794 ;
wire \Mult0~3795 ;
wire \Mult0~3796 ;
wire \Mult0~3797 ;
wire \Mult0~3798 ;
wire \Mult0~3799 ;
wire \Mult0~3800 ;
wire \Mult0~3801 ;
wire \Mult0~3802 ;
wire \Mult0~4455 ;
wire \Mult0~4456 ;
wire \Mult0~4457 ;
wire \Mult0~4458 ;
wire \Mult0~4459 ;
wire \Mult0~4460 ;
wire \Mult0~4461 ;
wire \Mult0~4462 ;
wire \Mult0~4463 ;
wire \Mult0~4464 ;
wire \Mult0~4465 ;
wire \Mult0~4466 ;
wire \Mult0~4467 ;
wire \Mult0~4468 ;
wire \Mult0~4469 ;
wire \Mult0~4470 ;
wire \Mult0~4471 ;
wire \Mult0~4472 ;
wire \Mult0~4473 ;
wire \Mult0~4474 ;
wire \Mult0~4475 ;
wire \Mult0~4476 ;
wire \Mult0~4477 ;
wire \Mult0~4478 ;
wire \Mult0~4479 ;
wire \Mult0~4480 ;
wire \Mult0~4481 ;
wire \Mult0~4482 ;
wire \Mult0~4483 ;
wire \Mult0~4484 ;
wire \Mult0~4485 ;
wire \Mult0~4486 ;
wire \Mult0~4487 ;
wire \Mult0~4488 ;
wire \Mult0~4489 ;
wire \Mult0~4490 ;
wire \Mult0~4491 ;
wire \Mult0~4492 ;
wire \Mult0~4493 ;
wire \Mult0~4494 ;
wire \Mult0~4495 ;
wire \Mult0~4796 ;
wire \Mult0~4797 ;
wire \Mult0~4798 ;
wire \Mult0~4799 ;
wire \Mult0~4800 ;
wire \Mult0~4801 ;
wire \Mult0~4802 ;
wire \Mult0~4803 ;
wire \Mult0~4804 ;
wire \Mult0~4805 ;
wire \Mult0~4806 ;
wire \Mult0~4807 ;
wire \Mult0~4808 ;
wire \Mult0~4809 ;
wire \Mult0~4810 ;
wire \Mult0~4811 ;
wire \Mult0~4812 ;
wire \Mult0~4813 ;
wire \Mult0~4814 ;
wire \Mult0~4815 ;
wire \Mult0~4816 ;
wire \Mult0~4817 ;
wire \Mult0~4818 ;
wire \Mult0~4819 ;
wire \Mult0~4820 ;
wire \Mult0~4821 ;
wire \Mult0~4822 ;
wire \Mult0~4823 ;
wire \Mult0~4824 ;
wire \Mult0~4825 ;
wire \Mult0~4826 ;
wire \Mult0~4827 ;
wire \Mult0~4828 ;
wire \Mult0~4829 ;
wire \Mult0~4830 ;
wire \Mult0~4831 ;
wire \Mult0~4832 ;
wire \Mult0~4833 ;
wire \Mult0~4834 ;
wire \Mult0~4835 ;
wire \Mult0~4836 ;
wire \Mult0~5114 ;
wire \Mult0~5115 ;
wire \Mult0~5116 ;
wire \Mult0~5117 ;
wire \Mult0~5118 ;
wire \Mult0~5119 ;
wire \Mult0~5120 ;
wire \Mult0~5121 ;
wire \Mult0~5122 ;
wire \Mult0~5123 ;
wire \Mult0~5124 ;
wire \Mult0~5125 ;
wire \Mult0~5126 ;
wire \Mult0~5127 ;
wire \Mult0~5128 ;
wire \Mult0~5432 ;
wire \Mult0~5433 ;
wire \Mult0~5434 ;
wire \Mult0~5435 ;
wire \Mult0~5436 ;
wire \Mult0~5437 ;
wire \Mult0~5438 ;
wire \Mult0~5439 ;
wire \Mult0~5440 ;
wire \Mult0~5441 ;
wire \Mult0~5442 ;
wire \Mult0~5443 ;
wire \Mult0~5444 ;
wire \Mult0~5445 ;
wire \Mult0~5446 ;
wire \Mult0~5447 ;
wire \Mult0~5448 ;
wire \Mult0~5449 ;
wire \Mult0~5450 ;
wire \Mult0~5451 ;
wire \Mult0~5452 ;
wire \Mult0~5453 ;
wire \Mult0~5454 ;
wire \Mult0~5455 ;
wire \Mult0~5456 ;
wire \Mult0~5457 ;
wire \Mult0~5458 ;
wire \Mult0~5459 ;
wire \Mult0~5460 ;
wire \Mult0~5461 ;
wire \Mult0~5462 ;
wire \Mult0~5463 ;
wire \Mult0~5464 ;
wire \Mult0~5465 ;
wire \Mult0~5466 ;
wire \Mult0~5467 ;
wire \Mult0~5468 ;
wire \Mult0~5469 ;
wire \Mult0~5747_resulta ;
wire \Mult0~5748 ;
wire \Mult0~5749 ;
wire \Mult0~5750 ;
wire \Mult0~5751 ;
wire \Mult0~5752 ;
wire \Mult0~5753 ;
wire \Mult0~5754 ;
wire \Mult0~5755 ;
wire \Mult0~5756 ;
wire \Mult0~5757 ;
wire \Mult0~5758 ;
wire \Mult0~5759 ;
wire \Mult0~5760 ;
wire \Mult0~5761 ;
wire \Mult0~5762 ;
wire \Mult0~5763 ;
wire \Mult0~5764 ;
wire \Mult0~5765 ;
wire \Mult0~5766 ;
wire \Mult0~5767 ;
wire \Mult0~5768 ;
wire \Mult0~5769 ;
wire \Mult0~5770 ;
wire \Mult0~5771 ;
wire \Mult0~5772 ;
wire \Mult0~5773 ;
wire \Mult0~5774 ;
wire \Mult0~5775 ;
wire \Mult0~5776 ;
wire \Mult0~5777 ;
wire \Mult0~5778 ;
wire \Mult0~5779 ;
wire \Mult0~5780 ;
wire \Mult0~5781 ;
wire \Mult0~5782 ;
wire \Mult0~5783 ;
wire \Mult0~5784 ;
wire \Mult0~5785 ;
wire \Mult0~5786 ;
wire \Mult0~5787 ;
wire \Mult0~5788 ;
wire \Mult0~5789 ;
wire \Mult0~5790 ;
wire \Mult0~5791 ;
wire \Mult0~5792 ;
wire \Mult0~5793 ;
wire \Mult0~5794 ;
wire \Mult0~5795 ;
wire \Mult0~5796 ;
wire \Mult0~5797 ;
wire \Mult0~5798 ;
wire \Mult0~5799 ;
wire \Mult0~5800 ;
wire \Mult0~5801 ;
wire \Mult0~5802 ;
wire \Mult0~5803 ;
wire \Mult0~5804 ;
wire \Mult0~5805 ;
wire \Mult0~5806 ;
wire \Mult0~5807 ;
wire \Mult0~5808 ;
wire \Mult0~5809 ;
wire \Mult0~5810 ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \A[0]~input0 ;
wire \B[0]~input0 ;
wire \reg_B[0]~feeder_combout ;
wire \Add0~1_sumout ;
wire \B[1]~input0 ;
wire \reg_B[1]~feeder_combout ;
wire \A[1]~input0 ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \A[2]~input0 ;
wire \B[2]~input0 ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \A[3]~input0 ;
wire \B[3]~input0 ;
wire \reg_B[3]~feeder_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \A[4]~input0 ;
wire \B[4]~input0 ;
wire \reg_B[4]~feeder_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \B[5]~input0 ;
wire \A[5]~input0 ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \B[6]~input0 ;
wire \reg_B[6]~feeder_combout ;
wire \A[6]~input0 ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \A[7]~input0 ;
wire \B[7]~input0 ;
wire \reg_B[7]~feeder_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \B[8]~input0 ;
wire \A[8]~input0 ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \B[9]~input0 ;
wire \reg_B[9]~feeder_combout ;
wire \A[9]~input0 ;
wire \reg_A[9]~feeder_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \A[10]~input0 ;
wire \B[10]~input0 ;
wire \reg_B[10]~feeder_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \B[11]~input0 ;
wire \reg_B[11]~feeder_combout ;
wire \A[11]~input0 ;
wire \reg_A[11]~feeder_combout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \A[12]~input0 ;
wire \reg_A[12]~feeder_combout ;
wire \B[12]~input0 ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \A[13]~input0 ;
wire \reg_A[13]~feeder_combout ;
wire \B[13]~input0 ;
wire \reg_B[13]~feeder_combout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \B[14]~input0 ;
wire \A[14]~input0 ;
wire \reg_A[14]~feeder_combout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \B[15]~input0 ;
wire \A[15]~input0 ;
wire \reg_A[15]~feeder_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \A[16]~input0 ;
wire \reg_A[16]~feeder_combout ;
wire \B[16]~input0 ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \B[17]~input0 ;
wire \reg_B[17]~feeder_combout ;
wire \A[17]~input0 ;
wire \reg_A[17]~feeder_combout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \C[0]~input0 ;
wire \C[1]~input0 ;
wire \C[2]~input0 ;
wire \C[3]~input0 ;
wire \C[4]~input0 ;
wire \C[5]~input0 ;
wire \C[6]~input0 ;
wire \C[7]~input0 ;
wire \C[8]~input0 ;
wire \C[9]~input0 ;
wire \C[10]~input0 ;
wire \C[11]~input0 ;
wire \C[12]~input0 ;
wire \C[13]~input0 ;
wire \C[14]~input0 ;
wire \C[15]~input0 ;
wire \C[16]~input0 ;
wire \C[17]~input0 ;
wire \Mult0~8_resulta ;
wire \reg_sum[0]~feeder_combout ;
wire \Mult0~9 ;
wire \reg_sum[1]~feeder_combout ;
wire \Mult0~10 ;
wire \Mult0~11 ;
wire \Mult0~12 ;
wire \Mult0~13 ;
wire \Mult0~14 ;
wire \Mult0~15 ;
wire \reg_sum[7]~feeder_combout ;
wire \Mult0~16 ;
wire \reg_sum[8]~feeder_combout ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \reg_sum[11]~feeder_combout ;
wire \Mult0~20 ;
wire \Mult0~21 ;
wire \reg_sum[13]~feeder_combout ;
wire \Mult0~22 ;
wire \reg_sum[14]~feeder_combout ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \reg_sum[16]~feeder_combout ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \C[18]~input0 ;
wire \C[19]~input0 ;
wire \C[20]~input0 ;
wire \C[21]~input0 ;
wire \C[22]~input0 ;
wire \C[23]~input0 ;
wire \C[24]~input0 ;
wire \C[25]~input0 ;
wire \C[26]~input0 ;
wire \C[27]~input0 ;
wire \C[28]~input0 ;
wire \C[29]~input0 ;
wire \C[30]~input0 ;
wire \C[31]~input0 ;
wire \B[18]~input0 ;
wire \reg_B[18]~feeder_combout ;
wire \A[18]~input0 ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \B[19]~input0 ;
wire \reg_B[19]~feeder_combout ;
wire \A[19]~input0 ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \B[20]~input0 ;
wire \reg_B[20]~feeder_combout ;
wire \A[20]~input0 ;
wire \reg_A[20]~feeder_combout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \A[21]~input0 ;
wire \B[21]~input0 ;
wire \reg_B[21]~feeder_combout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \A[22]~input0 ;
wire \B[22]~input0 ;
wire \reg_B[22]~feeder_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \A[23]~input0 ;
wire \B[23]~input0 ;
wire \reg_B[23]~feeder_combout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \B[24]~input0 ;
wire \A[24]~input0 ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \B[25]~input0 ;
wire \A[25]~input0 ;
wire \reg_A[25]~feeder_combout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \A[26]~input0 ;
wire \reg_A[26]~feeder_combout ;
wire \B[26]~input0 ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \Mult0~921_resulta ;
wire \Mult0~342_sumout ;
wire \Mult0~922 ;
wire \Mult0~27 ;
wire \Mult0~343 ;
wire \Mult0~346_sumout ;
wire \Mult0~28 ;
wire \Mult0~923 ;
wire \Mult0~347 ;
wire \Mult0~350_sumout ;
wire \Mult0~924 ;
wire \Mult0~29 ;
wire \Mult0~351 ;
wire \Mult0~354_sumout ;
wire \Mult0~30 ;
wire \Mult0~925 ;
wire \Mult0~355 ;
wire \Mult0~358_sumout ;
wire \Mult0~926 ;
wire \Mult0~31 ;
wire \Mult0~359 ;
wire \Mult0~362_sumout ;
wire \Mult0~32 ;
wire \Mult0~927 ;
wire \Mult0~363 ;
wire \Mult0~366_sumout ;
wire \Mult0~33 ;
wire \Mult0~928 ;
wire \Mult0~367 ;
wire \Mult0~370_sumout ;
wire \Mult0~929 ;
wire \Mult0~34 ;
wire \Mult0~371 ;
wire \Mult0~374_sumout ;
wire \B[27]~input0 ;
wire \A[27]~input0 ;
wire \Add0~106 ;
wire \Add0~109_sumout ;
wire \A[28]~input0 ;
wire \B[28]~input0 ;
wire \reg_B[28]~feeder_combout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \B[29]~input0 ;
wire \A[29]~input0 ;
wire \reg_A[29]~feeder_combout ;
wire \Add0~114 ;
wire \Add0~117_sumout ;
wire \B[30]~input0 ;
wire \reg_B[30]~feeder_combout ;
wire \A[30]~input0 ;
wire \Add0~118 ;
wire \Add0~121_sumout ;
wire \A[31]~input0 ;
wire \reg_A[31]~feeder_combout ;
wire \B[31]~input0 ;
wire \Add0~122 ;
wire \Add0~125_sumout ;
wire \A[32]~input0 ;
wire \reg_A[32]~feeder_combout ;
wire \B[32]~input0 ;
wire \reg_B[32]~feeder_combout ;
wire \Add0~126 ;
wire \Add0~129_sumout ;
wire \B[33]~input0 ;
wire \reg_B[33]~feeder_combout ;
wire \A[33]~input0 ;
wire \reg_A[33]~feeder_combout ;
wire \Add0~130 ;
wire \Add0~133_sumout ;
wire \B[34]~input0 ;
wire \reg_B[34]~feeder_combout ;
wire \A[34]~input0 ;
wire \Add0~134 ;
wire \Add0~137_sumout ;
wire \A[35]~input0 ;
wire \reg_A[35]~feeder_combout ;
wire \B[35]~input0 ;
wire \reg_B[35]~feeder_combout ;
wire \Add0~138 ;
wire \Add0~141_sumout ;
wire \B[36]~input0 ;
wire \A[36]~input0 ;
wire \Add0~142 ;
wire \Add0~145_sumout ;
wire \B[37]~input0 ;
wire \A[37]~input0 ;
wire \reg_A[37]~feeder_combout ;
wire \Add0~146 ;
wire \Add0~149_sumout ;
wire \B[38]~input0 ;
wire \A[38]~input0 ;
wire \Add0~150 ;
wire \Add0~153_sumout ;
wire \A[39]~input0 ;
wire \reg_A[39]~feeder_combout ;
wire \B[39]~input0 ;
wire \Add0~154 ;
wire \Add0~157_sumout ;
wire \B[40]~input0 ;
wire \reg_B[40]~feeder_combout ;
wire \A[40]~input0 ;
wire \reg_A[40]~feeder_combout ;
wire \Add0~158 ;
wire \Add0~161_sumout ;
wire \A[41]~input0 ;
wire \reg_A[41]~feeder_combout ;
wire \B[41]~input0 ;
wire \Add0~162 ;
wire \Add0~165_sumout ;
wire \A[42]~input0 ;
wire \B[42]~input0 ;
wire \reg_B[42]~feeder_combout ;
wire \Add0~166 ;
wire \Add0~169_sumout ;
wire \A[43]~input0 ;
wire \reg_A[43]~feeder_combout ;
wire \B[43]~input0 ;
wire \reg_B[43]~feeder_combout ;
wire \Add0~170 ;
wire \Add0~173_sumout ;
wire \B[44]~input0 ;
wire \reg_B[44]~feeder_combout ;
wire \A[44]~input0 ;
wire \Add0~174 ;
wire \Add0~177_sumout ;
wire \Mult0~1266_resulta ;
wire \Mult0~930 ;
wire \Mult0~35 ;
wire \Mult0~375 ;
wire \Mult0~1255_sumout ;
wire \Mult0~378_sumout ;
wire \Mult0~1267 ;
wire \Mult0~931 ;
wire \Mult0~36 ;
wire \Mult0~1256 ;
wire \Mult0~1600_sumout ;
wire \Mult0~379 ;
wire \Mult0~382_sumout ;
wire \Mult0~37 ;
wire \Mult0~932 ;
wire \Mult0~1601 ;
wire \Mult0~1604_sumout ;
wire \Mult0~1268 ;
wire \Mult0~383 ;
wire \Mult0~386_sumout ;
wire \Mult0~1269 ;
wire \Mult0~38 ;
wire \Mult0~933 ;
wire \Mult0~1605 ;
wire \Mult0~1608_sumout ;
wire \Mult0~387 ;
wire \Mult0~390_sumout ;
wire \Mult0~1270 ;
wire \Mult0~934 ;
wire \Mult0~39 ;
wire \Mult0~1609 ;
wire \Mult0~1612_sumout ;
wire \Mult0~391 ;
wire \Mult0~394_sumout ;
wire \Mult0~1271 ;
wire \Mult0~935 ;
wire \Mult0~40 ;
wire \Mult0~1613 ;
wire \Mult0~1616_sumout ;
wire \Mult0~395 ;
wire \Mult0~398_sumout ;
wire \Mult0~1272 ;
wire \Mult0~41 ;
wire \Mult0~936 ;
wire \Mult0~1617 ;
wire \Mult0~1620_sumout ;
wire \Mult0~399 ;
wire \Mult0~402_sumout ;
wire \Mult0~1273 ;
wire \Mult0~42 ;
wire \Mult0~937 ;
wire \Mult0~1621 ;
wire \Mult0~1624_sumout ;
wire \Mult0~403 ;
wire \Mult0~406_sumout ;
wire \Mult0~1274 ;
wire \Mult0~938 ;
wire \Mult0~43 ;
wire \Mult0~1625 ;
wire \Mult0~1628_sumout ;
wire \Mult0~407 ;
wire \Mult0~410_sumout ;
wire \Mult0~939 ;
wire \Mult0~2580_resulta ;
wire \Mult0~1629 ;
wire \Mult0~1632_sumout ;
wire \Mult0~1275 ;
wire \Mult0~411 ;
wire \Mult0~414_sumout ;
wire \Mult0~1276 ;
wire \Mult0~940 ;
wire \Mult0~2581 ;
wire \Mult0~1633 ;
wire \Mult0~1636_sumout ;
wire \Mult0~415 ;
wire \Mult0~418_sumout ;
wire \Mult0~1277 ;
wire \Mult0~941 ;
wire \Mult0~2582 ;
wire \Mult0~1637 ;
wire \Mult0~1640_sumout ;
wire \Mult0~419 ;
wire \Mult0~422_sumout ;
wire \Mult0~942 ;
wire \Mult0~2583 ;
wire \Mult0~1641 ;
wire \Mult0~1644_sumout ;
wire \Mult0~1278 ;
wire \Mult0~423 ;
wire \Mult0~426_sumout ;
wire \Mult0~943 ;
wire \Mult0~2584 ;
wire \Mult0~1645 ;
wire \Mult0~1648_sumout ;
wire \Mult0~1279 ;
wire \Mult0~427 ;
wire \Mult0~430_sumout ;
wire \Mult0~944 ;
wire \Mult0~2585 ;
wire \Mult0~1649 ;
wire \Mult0~1652_sumout ;
wire \Mult0~1280 ;
wire \Mult0~431 ;
wire \Mult0~434_sumout ;
wire \Mult0~1281 ;
wire \Mult0~945 ;
wire \Mult0~2586 ;
wire \Mult0~1653 ;
wire \Mult0~1656_sumout ;
wire \Mult0~435 ;
wire \Mult0~438_sumout ;
wire \Mult0~1282 ;
wire \Mult0~946 ;
wire \Mult0~2587 ;
wire \Mult0~1657 ;
wire \Mult0~1660_sumout ;
wire \Mult0~439 ;
wire \Mult0~442_sumout ;
wire \Mult0~1283 ;
wire \Mult0~2588 ;
wire \Mult0~947 ;
wire \Mult0~1661 ;
wire \Mult0~1664_sumout ;
wire \Mult0~443 ;
wire \Mult0~446_sumout ;
wire \B[45]~input0 ;
wire \reg_B[45]~feeder_combout ;
wire \A[45]~input0 ;
wire \reg_A[45]~feeder_combout ;
wire \Add0~178 ;
wire \Add0~253_sumout ;
wire \A[46]~input0 ;
wire \reg_A[46]~feeder_combout ;
wire \B[46]~input0 ;
wire \Add0~254 ;
wire \Add0~257_sumout ;
wire \B[47]~input0 ;
wire \A[47]~input0 ;
wire \Add0~258 ;
wire \Add0~261_sumout ;
wire \B[48]~input0 ;
wire \reg_B[48]~feeder_combout ;
wire \A[48]~input0 ;
wire \Add0~262 ;
wire \Add0~265_sumout ;
wire \B[49]~input0 ;
wire \reg_B[49]~feeder_combout ;
wire \A[49]~input0 ;
wire \reg_A[49]~feeder_combout ;
wire \Add0~266 ;
wire \Add0~269_sumout ;
wire \B[50]~input0 ;
wire \reg_B[50]~feeder_combout ;
wire \A[50]~input0 ;
wire \reg_A[50]~feeder_combout ;
wire \Add0~270 ;
wire \Add0~273_sumout ;
wire \A[51]~input0 ;
wire \B[51]~input0 ;
wire \Add0~274 ;
wire \Add0~277_sumout ;
wire \A[52]~input0 ;
wire \B[52]~input0 ;
wire \Add0~278 ;
wire \Add0~281_sumout ;
wire \B[53]~input0 ;
wire \A[53]~input0 ;
wire \reg_A[53]~feeder_combout ;
wire \Add0~282 ;
wire \Add0~285_sumout ;
wire \Mult0~2921_resulta ;
wire \Mult0~1284 ;
wire \Mult0~1672_sumout ;
wire \Mult0~948 ;
wire \Mult0~2589 ;
wire \Mult0~1665 ;
wire \Mult0~1668_sumout ;
wire \Mult0~447 ;
wire \Mult0~450_sumout ;
wire \Mult0~1285 ;
wire \Mult0~2922 ;
wire \Mult0~1673 ;
wire \Mult0~1680_sumout ;
wire \Mult0~949 ;
wire \Mult0~2590 ;
wire \Mult0~1669 ;
wire \Mult0~1676_sumout ;
wire \Mult0~451 ;
wire \Mult0~454_sumout ;
wire \Mult0~2591 ;
wire \Mult0~950 ;
wire \Mult0~1677 ;
wire \Mult0~1684_sumout ;
wire \Mult0~1286 ;
wire \Mult0~2923 ;
wire \Mult0~1681 ;
wire \Mult0~1688_sumout ;
wire \Mult0~455 ;
wire \Mult0~458_sumout ;
wire \Mult0~1287 ;
wire \Mult0~2924 ;
wire \Mult0~1689 ;
wire \Mult0~1696_sumout ;
wire \Mult0~951 ;
wire \Mult0~2592 ;
wire \Mult0~1685 ;
wire \Mult0~1692_sumout ;
wire \Mult0~459 ;
wire \Mult0~462_sumout ;
wire \Mult0~2925 ;
wire \Mult0~1288 ;
wire \Mult0~1697 ;
wire \Mult0~1704_sumout ;
wire \Mult0~952 ;
wire \Mult0~2593 ;
wire \Mult0~1693 ;
wire \Mult0~1700_sumout ;
wire \Mult0~463 ;
wire \Mult0~466_sumout ;
wire \Mult0~1289 ;
wire \Mult0~2926 ;
wire \Mult0~1705 ;
wire \Mult0~1712_sumout ;
wire \Mult0~953 ;
wire \Mult0~2594 ;
wire \Mult0~1701 ;
wire \Mult0~1708_sumout ;
wire \Mult0~467 ;
wire \Mult0~470_sumout ;
wire \Mult0~2595 ;
wire \Mult0~1709 ;
wire \Mult0~1716_sumout ;
wire \Mult0~2927 ;
wire \Mult0~1290 ;
wire \Mult0~1713 ;
wire \Mult0~1720_sumout ;
wire \Mult0~471 ;
wire \Mult0~474_sumout ;
wire \Mult0~1291 ;
wire \Mult0~2928 ;
wire \Mult0~1721 ;
wire \Mult0~1728_sumout ;
wire \Mult0~2596 ;
wire \Mult0~1717 ;
wire \Mult0~1724_sumout ;
wire \Mult0~475 ;
wire \Mult0~478_sumout ;
wire \Mult0~2597 ;
wire \Mult0~1725 ;
wire \Mult0~1732_sumout ;
wire \Mult0~2929 ;
wire \Mult0~1292 ;
wire \Mult0~1729 ;
wire \Mult0~1736_sumout ;
wire \Mult0~479 ;
wire \Mult0~482_sumout ;
wire \Mult0~2598 ;
wire \Mult0~1733 ;
wire \Mult0~3255_sumout ;
wire \Mult0~2930 ;
wire \Mult0~1293 ;
wire \Mult0~1737 ;
wire \Mult0~3259_sumout ;
wire \Mult0~483 ;
wire \Mult0~1740_sumout ;
wire \B[54]~input0 ;
wire \reg_B[54]~feeder_combout ;
wire \A[54]~input0 ;
wire \reg_A[54]~feeder_combout ;
wire \Add0~286 ;
wire \Add0~181_sumout ;
wire \A[55]~input0 ;
wire \reg_A[55]~feeder_combout ;
wire \B[55]~input0 ;
wire \reg_B[55]~feeder_combout ;
wire \Add0~182 ;
wire \Add0~185_sumout ;
wire \A[56]~input0 ;
wire \reg_A[56]~feeder_combout ;
wire \B[56]~input0 ;
wire \Add0~186 ;
wire \Add0~189_sumout ;
wire \B[57]~input0 ;
wire \reg_B[57]~feeder_combout ;
wire \A[57]~input0 ;
wire \reg_A[57]~feeder_combout ;
wire \Add0~190 ;
wire \Add0~193_sumout ;
wire \A[58]~input0 ;
wire \reg_A[58]~feeder_combout ;
wire \B[58]~input0 ;
wire \Add0~194 ;
wire \Add0~197_sumout ;
wire \A[59]~input0 ;
wire \reg_A[59]~feeder_combout ;
wire \B[59]~input0 ;
wire \Add0~198 ;
wire \Add0~201_sumout ;
wire \B[60]~input0 ;
wire \reg_B[60]~feeder_combout ;
wire \A[60]~input0 ;
wire \Add0~202 ;
wire \Add0~205_sumout ;
wire \A[61]~input0 ;
wire \reg_A[61]~feeder_combout ;
wire \B[61]~input0 ;
wire \reg_B[61]~feeder_combout ;
wire \Add0~206 ;
wire \Add0~209_sumout ;
wire \B[62]~input0 ;
wire \reg_B[62]~feeder_combout ;
wire \A[62]~input0 ;
wire \reg_A[62]~feeder_combout ;
wire \Add0~210 ;
wire \Add0~213_sumout ;
wire \B[63]~input0 ;
wire \reg_B[63]~feeder_combout ;
wire \A[63]~input0 ;
wire \reg_A[63]~feeder_combout ;
wire \Add0~214 ;
wire \Add0~217_sumout ;
wire \A[64]~input0 ;
wire \reg_A[64]~feeder_combout ;
wire \B[64]~input0 ;
wire \reg_B[64]~feeder_combout ;
wire \Add0~218 ;
wire \Add0~221_sumout ;
wire \A[65]~input0 ;
wire \reg_A[65]~feeder_combout ;
wire \B[65]~input0 ;
wire \Add0~222 ;
wire \Add0~225_sumout ;
wire \A[66]~input0 ;
wire \reg_A[66]~feeder_combout ;
wire \B[66]~input0 ;
wire \Add0~226 ;
wire \Add0~229_sumout ;
wire \A[67]~input0 ;
wire \reg_A[67]~feeder_combout ;
wire \B[67]~input0 ;
wire \Add0~230 ;
wire \Add0~233_sumout ;
wire \B[68]~input0 ;
wire \A[68]~input0 ;
wire \reg_A[68]~feeder_combout ;
wire \Add0~234 ;
wire \Add0~237_sumout ;
wire \B[69]~input0 ;
wire \A[69]~input0 ;
wire \reg_A[69]~feeder_combout ;
wire \Add0~238 ;
wire \Add0~241_sumout ;
wire \B[70]~input0 ;
wire \A[70]~input0 ;
wire \Add0~242 ;
wire \Add0~245_sumout ;
wire \B[71]~input0 ;
wire \reg_B[71]~feeder_combout ;
wire \A[71]~input0 ;
wire \reg_A[71]~feeder_combout ;
wire \Add0~246 ;
wire \Add0~249_sumout ;
wire \Mult0~1751_resulta ;
wire \Mult0~486_sumout ;
wire \Mult0~1752 ;
wire \Mult0~2599 ;
wire \Mult0~3256 ;
wire \Mult0~3263_sumout ;
wire \Mult0~2931 ;
wire \Mult0~1294 ;
wire \Mult0~3260 ;
wire \Mult0~3267_sumout ;
wire \Mult0~1741 ;
wire \Mult0~2085_sumout ;
wire \Mult0~487 ;
wire \Mult0~490_sumout ;
wire \Mult0~1295 ;
wire \Mult0~2932 ;
wire \Mult0~3268 ;
wire \Mult0~3275_sumout ;
wire \Mult0~2600 ;
wire \Mult0~3264 ;
wire \Mult0~3271_sumout ;
wire \Mult0~2086 ;
wire \Mult0~2089_sumout ;
wire \Mult0~1753 ;
wire \Mult0~491 ;
wire \Mult0~494_sumout ;
wire \Mult0~1296 ;
wire \Mult0~2933 ;
wire \Mult0~3276 ;
wire \Mult0~3283_sumout ;
wire \Mult0~2601 ;
wire \Mult0~3272 ;
wire \Mult0~3279_sumout ;
wire \Mult0~2090 ;
wire \Mult0~2093_sumout ;
wire \Mult0~1754 ;
wire \Mult0~495 ;
wire \Mult0~498_sumout ;
wire \Mult0~1755 ;
wire \Mult0~2602 ;
wire \Mult0~3280 ;
wire \Mult0~3287_sumout ;
wire \Mult0~1297 ;
wire \Mult0~2934 ;
wire \Mult0~3284 ;
wire \Mult0~3291_sumout ;
wire \Mult0~2094 ;
wire \Mult0~2097_sumout ;
wire \Mult0~499 ;
wire \Mult0~502_sumout ;
wire \Mult0~1756 ;
wire \Mult0~2935 ;
wire \Mult0~1298 ;
wire \Mult0~3292 ;
wire \Mult0~3295_sumout ;
wire \Mult0~2098 ;
wire \Mult0~2101_sumout ;
wire \Mult0~503 ;
wire \Mult0~506_sumout ;
wire \Mult0~1757 ;
wire \Mult0~2936 ;
wire \Mult0~1299 ;
wire \Mult0~3296 ;
wire \Mult0~3299_sumout ;
wire \Mult0~2102 ;
wire \Mult0~2105_sumout ;
wire \Mult0~507 ;
wire \Mult0~510_sumout ;
wire \Mult0~1300 ;
wire \Mult0~2937 ;
wire \Mult0~3300 ;
wire \Mult0~3303_sumout ;
wire \Mult0~2106 ;
wire \Mult0~2109_sumout ;
wire \Mult0~1758 ;
wire \Mult0~511 ;
wire \Mult0~514_sumout ;
wire \Mult0~1759 ;
wire \Mult0~2938 ;
wire \Mult0~1301 ;
wire \Mult0~3304 ;
wire \Mult0~3307_sumout ;
wire \Mult0~2110 ;
wire \Mult0~2113_sumout ;
wire \Mult0~515 ;
wire \Mult0~518_sumout ;
wire \Mult0~1760 ;
wire \Mult0~4432_resulta ;
wire \Mult0~2939 ;
wire \Mult0~3308 ;
wire \Mult0~3311_sumout ;
wire \Mult0~2114 ;
wire \Mult0~2117_sumout ;
wire \Mult0~519 ;
wire \Mult0~522_sumout ;
wire \Mult0~1761 ;
wire \Mult0~2940 ;
wire \Mult0~4433 ;
wire \Mult0~3312 ;
wire \Mult0~3315_sumout ;
wire \Mult0~2118 ;
wire \Mult0~2121_sumout ;
wire \Mult0~523 ;
wire \Mult0~526_sumout ;
wire \Mult0~2941 ;
wire \Mult0~4434 ;
wire \Mult0~3316 ;
wire \Mult0~3319_sumout ;
wire \Mult0~2122 ;
wire \Mult0~2125_sumout ;
wire \Mult0~1762 ;
wire \Mult0~527 ;
wire \Mult0~530_sumout ;
wire \Mult0~4435 ;
wire \Mult0~2942 ;
wire \Mult0~3320 ;
wire \Mult0~3323_sumout ;
wire \Mult0~2126 ;
wire \Mult0~2129_sumout ;
wire \Mult0~1763 ;
wire \Mult0~531 ;
wire \Mult0~534_sumout ;
wire \Mult0~1764 ;
wire \Mult0~2943 ;
wire \Mult0~4436 ;
wire \Mult0~3324 ;
wire \Mult0~3327_sumout ;
wire \Mult0~2130 ;
wire \Mult0~2133_sumout ;
wire \Mult0~535 ;
wire \Mult0~538_sumout ;
wire \Mult0~4437 ;
wire \Mult0~2944 ;
wire \Mult0~3328 ;
wire \Mult0~3331_sumout ;
wire \Mult0~2134 ;
wire \Mult0~2137_sumout ;
wire \Mult0~1765 ;
wire \Mult0~539 ;
wire \Mult0~542_sumout ;
wire \Mult0~1766 ;
wire \Mult0~2945 ;
wire \Mult0~4438 ;
wire \Mult0~3332 ;
wire \Mult0~3335_sumout ;
wire \Mult0~2138 ;
wire \Mult0~2141_sumout ;
wire \Mult0~543 ;
wire \Mult0~546_sumout ;
wire \Mult0~4439 ;
wire \Mult0~2946 ;
wire \Mult0~3336 ;
wire \Mult0~3339_sumout ;
wire \Mult0~2142 ;
wire \Mult0~2145_sumout ;
wire \Mult0~1767 ;
wire \Mult0~547 ;
wire \Mult0~550_sumout ;
wire \Mult0~1768 ;
wire \Mult0~2947 ;
wire \Mult0~4440 ;
wire \Mult0~3340 ;
wire \Mult0~3343_sumout ;
wire \Mult0~2146 ;
wire \Mult0~2149_sumout ;
wire \Mult0~551 ;
wire \Mult0~554_sumout ;
wire \Mult0~1769 ;
wire \B[72]~input0 ;
wire \reg_B[72]~feeder_combout ;
wire \A[72]~input0 ;
wire \Add0~250 ;
wire \Add0~289_sumout ;
wire \A[73]~input0 ;
wire \B[73]~input0 ;
wire \Add0~290 ;
wire \Add0~293_sumout ;
wire \B[74]~input0 ;
wire \A[74]~input0 ;
wire \reg_A[74]~feeder_combout ;
wire \Add0~294 ;
wire \Add0~297_sumout ;
wire \A[75]~input0 ;
wire \B[75]~input0 ;
wire \reg_B[75]~feeder_combout ;
wire \Add0~298 ;
wire \Add0~301_sumout ;
wire \A[76]~input0 ;
wire \B[76]~input0 ;
wire \reg_B[76]~feeder_combout ;
wire \Add0~302 ;
wire \Add0~305_sumout ;
wire \A[77]~input0 ;
wire \reg_A[77]~feeder_combout ;
wire \B[77]~input0 ;
wire \Add0~306 ;
wire \Add0~309_sumout ;
wire \A[78]~input0 ;
wire \reg_A[78]~feeder_combout ;
wire \B[78]~input0 ;
wire \Add0~310 ;
wire \Add0~313_sumout ;
wire \B[79]~input0 ;
wire \reg_B[79]~feeder_combout ;
wire \A[79]~input0 ;
wire \reg_A[79]~feeder_combout ;
wire \Add0~314 ;
wire \Add0~317_sumout ;
wire \B[80]~input0 ;
wire \A[80]~input0 ;
wire \reg_A[80]~feeder_combout ;
wire \Add0~318 ;
wire \Add0~321_sumout ;
wire \Mult0~3358_resulta ;
wire \Mult0~2157_sumout ;
wire \Mult0~2948 ;
wire \Mult0~4441 ;
wire \Mult0~3344 ;
wire \Mult0~3347_sumout ;
wire \Mult0~2150 ;
wire \Mult0~2153_sumout ;
wire \Mult0~555 ;
wire \Mult0~558_sumout ;
wire \Mult0~1770 ;
wire \Mult0~3359 ;
wire \Mult0~2158 ;
wire \Mult0~2165_sumout ;
wire \Mult0~2949 ;
wire \Mult0~4442 ;
wire \Mult0~3348 ;
wire \Mult0~3692_sumout ;
wire \Mult0~2154 ;
wire \Mult0~2161_sumout ;
wire \Mult0~559 ;
wire \Mult0~562_sumout ;
wire \Mult0~3360 ;
wire \Mult0~1771 ;
wire \Mult0~2166 ;
wire \Mult0~2173_sumout ;
wire \Mult0~4443 ;
wire \Mult0~2950 ;
wire \Mult0~3693 ;
wire \Mult0~3696_sumout ;
wire \Mult0~2162 ;
wire \Mult0~2169_sumout ;
wire \Mult0~563 ;
wire \Mult0~566_sumout ;
wire \Mult0~1772 ;
wire \Mult0~3361 ;
wire \Mult0~2174 ;
wire \Mult0~2181_sumout ;
wire \Mult0~2951 ;
wire \Mult0~4444 ;
wire \Mult0~3697 ;
wire \Mult0~3700_sumout ;
wire \Mult0~2170 ;
wire \Mult0~2177_sumout ;
wire \Mult0~567 ;
wire \Mult0~570_sumout ;
wire \Mult0~4445 ;
wire \Mult0~2952 ;
wire \Mult0~3701 ;
wire \Mult0~3704_sumout ;
wire \Mult0~2178 ;
wire \Mult0~2185_sumout ;
wire \Mult0~3362 ;
wire \Mult0~1773 ;
wire \Mult0~2182 ;
wire \Mult0~2189_sumout ;
wire \Mult0~571 ;
wire \Mult0~574_sumout ;
wire \Mult0~4446 ;
wire \Mult0~2953 ;
wire \Mult0~3705 ;
wire \Mult0~3708_sumout ;
wire \Mult0~2186 ;
wire \Mult0~2193_sumout ;
wire \Mult0~1774 ;
wire \Mult0~3363 ;
wire \Mult0~2190 ;
wire \Mult0~2197_sumout ;
wire \Mult0~575 ;
wire \Mult0~578_sumout ;
wire \Mult0~1775 ;
wire \Mult0~3364 ;
wire \Mult0~2198 ;
wire \Mult0~2205_sumout ;
wire \Mult0~4447 ;
wire \Mult0~3709 ;
wire \Mult0~3712_sumout ;
wire \Mult0~2194 ;
wire \Mult0~2201_sumout ;
wire \Mult0~579 ;
wire \Mult0~582_sumout ;
wire \Mult0~1776 ;
wire \Mult0~3365 ;
wire \Mult0~2206 ;
wire \Mult0~2213_sumout ;
wire \Mult0~4448 ;
wire \Mult0~3713 ;
wire \Mult0~3716_sumout ;
wire \Mult0~2202 ;
wire \Mult0~2209_sumout ;
wire \Mult0~583 ;
wire \Mult0~586_sumout ;
wire \Mult0~1777 ;
wire \Mult0~3366 ;
wire \Mult0~2214 ;
wire \Mult0~2221_sumout ;
wire \Mult0~4449 ;
wire \Mult0~3717 ;
wire \Mult0~3720_sumout ;
wire \Mult0~2210 ;
wire \Mult0~2217_sumout ;
wire \Mult0~587 ;
wire \Mult0~590_sumout ;
wire \Mult0~3367 ;
wire \Mult0~1778 ;
wire \Mult0~2222 ;
wire \Mult0~3728_sumout ;
wire \B[81]~input0 ;
wire \A[81]~input0 ;
wire \reg_A[81]~feeder_combout ;
wire \Add0~322 ;
wire \Add0~325_sumout ;
wire \B[82]~input0 ;
wire \reg_B[82]~feeder_combout ;
wire \A[82]~input0 ;
wire \Add0~326 ;
wire \Add0~329_sumout ;
wire \B[83]~input0 ;
wire \reg_B[83]~feeder_combout ;
wire \A[83]~input0 ;
wire \reg_A[83]~feeder_combout ;
wire \Add0~330 ;
wire \Add0~333_sumout ;
wire \A[84]~input0 ;
wire \B[84]~input0 ;
wire \Add0~334 ;
wire \Add0~337_sumout ;
wire \A[85]~input0 ;
wire \reg_A[85]~feeder_combout ;
wire \B[85]~input0 ;
wire \reg_B[85]~feeder_combout ;
wire \Add0~338 ;
wire \Add0~341_sumout ;
wire \B[86]~input0 ;
wire \reg_B[86]~feeder_combout ;
wire \A[86]~input0 ;
wire \reg_A[86]~feeder_combout ;
wire \Add0~342 ;
wire \Add0~345_sumout ;
wire \A[87]~input0 ;
wire \reg_A[87]~feeder_combout ;
wire \B[87]~input0 ;
wire \reg_B[87]~feeder_combout ;
wire \Add0~346 ;
wire \Add0~349_sumout ;
wire \A[88]~input0 ;
wire \reg_A[88]~feeder_combout ;
wire \B[88]~input0 ;
wire \Add0~350 ;
wire \Add0~353_sumout ;
wire \A[89]~input0 ;
wire \reg_A[89]~feeder_combout ;
wire \B[89]~input0 ;
wire \reg_B[89]~feeder_combout ;
wire \Add0~354 ;
wire \Add0~357_sumout ;
wire \B[90]~input0 ;
wire \A[90]~input0 ;
wire \reg_A[90]~feeder_combout ;
wire \Add0~358 ;
wire \Add0~361_sumout ;
wire \A[91]~input0 ;
wire \B[91]~input0 ;
wire \Add0~362 ;
wire \Add0~365_sumout ;
wire \B[92]~input0 ;
wire \reg_B[92]~feeder_combout ;
wire \A[92]~input0 ;
wire \Add0~366 ;
wire \Add0~369_sumout ;
wire \A[93]~input0 ;
wire \reg_A[93]~feeder_combout ;
wire \B[93]~input0 ;
wire \Add0~370 ;
wire \Add0~373_sumout ;
wire \B[94]~input0 ;
wire \A[94]~input0 ;
wire \reg_A[94]~feeder_combout ;
wire \Add0~374 ;
wire \Add0~377_sumout ;
wire \A[95]~input0 ;
wire \reg_A[95]~feeder_combout ;
wire \B[95]~input0 ;
wire \reg_B[95]~feeder_combout ;
wire \Add0~378 ;
wire \Add0~381_sumout ;
wire \B[96]~input0 ;
wire \A[96]~input0 ;
wire \reg_A[96]~feeder_combout ;
wire \Add0~382 ;
wire \Add0~385_sumout ;
wire \A[97]~input0 ;
wire \reg_A[97]~feeder_combout ;
wire \B[97]~input0 ;
wire \reg_B[97]~feeder_combout ;
wire \Add0~386 ;
wire \Add0~389_sumout ;
wire \B[98]~input0 ;
wire \A[98]~input0 ;
wire \reg_A[98]~feeder_combout ;
wire \Add0~390 ;
wire \Add0~393_sumout ;
wire \B[99]~input0 ;
wire \reg_B[99]~feeder_combout ;
wire \A[99]~input0 ;
wire \Add0~394 ;
wire \Add0~397_sumout ;
wire \B[100]~input0 ;
wire \A[100]~input0 ;
wire \reg_A[100]~feeder_combout ;
wire \Add0~398 ;
wire \Add0~401_sumout ;
wire \A[101]~input0 ;
wire \reg_A[101]~feeder_combout ;
wire \B[101]~input0 ;
wire \reg_B[101]~feeder_combout ;
wire \Add0~402 ;
wire \Add0~405_sumout ;
wire \B[102]~input0 ;
wire \reg_B[102]~feeder_combout ;
wire \A[102]~input0 ;
wire \reg_A[102]~feeder_combout ;
wire \Add0~406 ;
wire \Add0~409_sumout ;
wire \B[103]~input0 ;
wire \A[103]~input0 ;
wire \Add0~410 ;
wire \Add0~413_sumout ;
wire \B[104]~input0 ;
wire \reg_B[104]~feeder_combout ;
wire \A[104]~input0 ;
wire \Add0~414 ;
wire \Add0~417_sumout ;
wire \A[105]~input0 ;
wire \B[105]~input0 ;
wire \reg_B[105]~feeder_combout ;
wire \Add0~418 ;
wire \Add0~421_sumout ;
wire \A[106]~input0 ;
wire \reg_A[106]~feeder_combout ;
wire \B[106]~input0 ;
wire \reg_B[106]~feeder_combout ;
wire \Add0~422 ;
wire \Add0~425_sumout ;
wire \A[107]~input0 ;
wire \B[107]~input0 ;
wire \reg_B[107]~feeder_combout ;
wire \Add0~426 ;
wire \Add0~429_sumout ;
wire \Mult0~3739_resulta ;
wire \Mult0~2229_sumout ;
wire \Mult0~4450 ;
wire \Mult0~3721 ;
wire \Mult0~3724_sumout ;
wire \Mult0~2218 ;
wire \Mult0~2225_sumout ;
wire \Mult0~591 ;
wire \Mult0~594_sumout ;
wire \Mult0~1779 ;
wire \Mult0~3368 ;
wire \Mult0~3729 ;
wire \Mult0~4077_sumout ;
wire \Mult0~3740 ;
wire \Mult0~2230 ;
wire \Mult0~2237_sumout ;
wire \Mult0~4451 ;
wire \Mult0~3725 ;
wire \Mult0~4073_sumout ;
wire \Mult0~2226 ;
wire \Mult0~2233_sumout ;
wire \Mult0~595 ;
wire \Mult0~598_sumout ;
wire \Mult0~4452 ;
wire \Mult0~4074 ;
wire \Mult0~4081_sumout ;
wire \Mult0~2234 ;
wire \Mult0~2241_sumout ;
wire \Mult0~3741 ;
wire \Mult0~1780 ;
wire \Mult0~3369 ;
wire \Mult0~4078 ;
wire \Mult0~4085_sumout ;
wire \Mult0~2238 ;
wire \Mult0~2245_sumout ;
wire \Mult0~599 ;
wire \Mult0~602_sumout ;
wire \Mult0~3742 ;
wire \Mult0~3370 ;
wire \Mult0~1781 ;
wire \Mult0~4086 ;
wire \Mult0~4093_sumout ;
wire \Mult0~2246 ;
wire \Mult0~2253_sumout ;
wire \Mult0~4453 ;
wire \Mult0~4082 ;
wire \Mult0~4089_sumout ;
wire \Mult0~2242 ;
wire \Mult0~2249_sumout ;
wire \Mult0~603 ;
wire \Mult0~606_sumout ;
wire \Mult0~4454 ;
wire \Mult0~4090 ;
wire \Mult0~4097_sumout ;
wire \Mult0~2250 ;
wire \Mult0~2257_sumout ;
wire \Mult0~3743 ;
wire \Mult0~3371 ;
wire \Mult0~1782 ;
wire \Mult0~4094 ;
wire \Mult0~4101_sumout ;
wire \Mult0~2254 ;
wire \Mult0~2261_sumout ;
wire \Mult0~607 ;
wire \Mult0~610_sumout ;
wire \Mult0~2258 ;
wire \Mult0~2265_sumout ;
wire \Mult0~3744 ;
wire \Mult0~1783 ;
wire \Mult0~3372 ;
wire \Mult0~4102 ;
wire \Mult0~4105_sumout ;
wire \Mult0~2262 ;
wire \Mult0~2269_sumout ;
wire \Mult0~611 ;
wire \Mult0~614_sumout ;
wire \Mult0~2266 ;
wire \Mult0~2273_sumout ;
wire \Mult0~1784 ;
wire \Mult0~3373 ;
wire \Mult0~4106 ;
wire \Mult0~4109_sumout ;
wire \Mult0~3745 ;
wire \Mult0~2270 ;
wire \Mult0~2277_sumout ;
wire \Mult0~615 ;
wire \Mult0~618_sumout ;
wire \Mult0~1785 ;
wire \Mult0~3374 ;
wire \Mult0~4110 ;
wire \Mult0~4113_sumout ;
wire \Mult0~3746 ;
wire \Mult0~2278 ;
wire \Mult0~2281_sumout ;
wire \Mult0~619 ;
wire \Mult0~622_sumout ;
wire \Mult0~3747 ;
wire \Mult0~3375 ;
wire \Mult0~1786 ;
wire \Mult0~4114 ;
wire \Mult0~4117_sumout ;
wire \Mult0~2282 ;
wire \Mult0~2285_sumout ;
wire \Mult0~623 ;
wire \Mult0~626_sumout ;
wire \Mult0~3376 ;
wire \Mult0~4773_resulta ;
wire \Mult0~4118 ;
wire \Mult0~4121_sumout ;
wire \Mult0~3748 ;
wire \Mult0~2286 ;
wire \Mult0~2289_sumout ;
wire \Mult0~627 ;
wire \Mult0~630_sumout ;
wire \Mult0~3749 ;
wire \Mult0~4774 ;
wire \Mult0~3377 ;
wire \Mult0~4122 ;
wire \Mult0~4125_sumout ;
wire \Mult0~2290 ;
wire \Mult0~2293_sumout ;
wire \Mult0~631 ;
wire \Mult0~634_sumout ;
wire \Mult0~3750 ;
wire \Mult0~3378 ;
wire \Mult0~4775 ;
wire \Mult0~4126 ;
wire \Mult0~4129_sumout ;
wire \Mult0~2294 ;
wire \Mult0~2297_sumout ;
wire \Mult0~635 ;
wire \Mult0~638_sumout ;
wire \Mult0~3751 ;
wire \Mult0~4776 ;
wire \Mult0~3379 ;
wire \Mult0~4130 ;
wire \Mult0~4133_sumout ;
wire \Mult0~2298 ;
wire \Mult0~2301_sumout ;
wire \Mult0~639 ;
wire \Mult0~642_sumout ;
wire \Mult0~3752 ;
wire \Mult0~3380 ;
wire \Mult0~4777 ;
wire \Mult0~4134 ;
wire \Mult0~4137_sumout ;
wire \Mult0~2302 ;
wire \Mult0~2305_sumout ;
wire \Mult0~643 ;
wire \Mult0~646_sumout ;
wire \Mult0~3381 ;
wire \Mult0~4778 ;
wire \Mult0~4138 ;
wire \Mult0~4141_sumout ;
wire \Mult0~3753 ;
wire \Mult0~2306 ;
wire \Mult0~2309_sumout ;
wire \Mult0~647 ;
wire \Mult0~650_sumout ;
wire \Mult0~3754 ;
wire \Mult0~3382 ;
wire \Mult0~4779 ;
wire \Mult0~4142 ;
wire \Mult0~4145_sumout ;
wire \Mult0~2310 ;
wire \Mult0~2313_sumout ;
wire \Mult0~651 ;
wire \Mult0~654_sumout ;
wire \Mult0~3755 ;
wire \Mult0~3383 ;
wire \Mult0~4780 ;
wire \Mult0~4146 ;
wire \Mult0~4149_sumout ;
wire \Mult0~2314 ;
wire \Mult0~2317_sumout ;
wire \Mult0~655 ;
wire \Mult0~658_sumout ;
wire \Mult0~3756 ;
wire \Mult0~4781 ;
wire \Mult0~3384 ;
wire \Mult0~4150 ;
wire \Mult0~4153_sumout ;
wire \Mult0~2318 ;
wire \Mult0~2321_sumout ;
wire \Mult0~659 ;
wire \Mult0~662_sumout ;
wire \Mult0~3757 ;
wire \Mult0~3385 ;
wire \Mult0~4782 ;
wire \Mult0~4154 ;
wire \Mult0~4157_sumout ;
wire \Mult0~2322 ;
wire \Mult0~2325_sumout ;
wire \Mult0~663 ;
wire \Mult0~666_sumout ;
wire \Mult0~3758 ;
wire \Mult0~3386 ;
wire \Mult0~4783 ;
wire \Mult0~4158 ;
wire \Mult0~4161_sumout ;
wire \Mult0~2326 ;
wire \Mult0~2329_sumout ;
wire \Mult0~667 ;
wire \Mult0~670_sumout ;
wire \Mult0~3759 ;
wire \Mult0~3387 ;
wire \Mult0~4784 ;
wire \Mult0~4162 ;
wire \Mult0~4165_sumout ;
wire \Mult0~2330 ;
wire \Mult0~2333_sumout ;
wire \Mult0~671 ;
wire \Mult0~674_sumout ;
wire \Mult0~3760 ;
wire \Mult0~3388 ;
wire \Mult0~4785 ;
wire \Mult0~4166 ;
wire \Mult0~4169_sumout ;
wire \Mult0~2334 ;
wire \Mult0~2337_sumout ;
wire \Mult0~675 ;
wire \Mult0~678_sumout ;
wire \Mult0~3761 ;
wire \Mult0~3389 ;
wire \Mult0~4786 ;
wire \Mult0~4170 ;
wire \Mult0~4173_sumout ;
wire \Mult0~2338 ;
wire \Mult0~2341_sumout ;
wire \Mult0~679 ;
wire \Mult0~682_sumout ;
wire \Mult0~3762 ;
wire \Mult0~3390 ;
wire \Mult0~4787 ;
wire \Mult0~4174 ;
wire \Mult0~4177_sumout ;
wire \Mult0~2342 ;
wire \Mult0~2345_sumout ;
wire \Mult0~683 ;
wire \Mult0~686_sumout ;
wire \Mult0~3763 ;
wire \Mult0~4788 ;
wire \Mult0~4178 ;
wire \Mult0~4181_sumout ;
wire \Mult0~2346 ;
wire \Mult0~2349_sumout ;
wire \Mult0~687 ;
wire \Mult0~690_sumout ;
wire \Mult0~3764 ;
wire \Mult0~4789 ;
wire \Mult0~4182 ;
wire \Mult0~4185_sumout ;
wire \Mult0~2350 ;
wire \Mult0~2353_sumout ;
wire \Mult0~691 ;
wire \Mult0~694_sumout ;
wire \Mult0~3765 ;
wire \Mult0~4790 ;
wire \Mult0~4186 ;
wire \Mult0~4189_sumout ;
wire \Mult0~2354 ;
wire \Mult0~2357_sumout ;
wire \Mult0~695 ;
wire \Mult0~698_sumout ;
wire \Mult0~4791 ;
wire \Mult0~4190 ;
wire \Mult0~4193_sumout ;
wire \Mult0~3766 ;
wire \B[108]~input0 ;
wire \A[108]~input0 ;
wire \reg_A[108]~feeder_combout ;
wire \Add0~430 ;
wire \Add0~433_sumout ;
wire \A[109]~input0 ;
wire \reg_A[109]~feeder_combout ;
wire \B[109]~input0 ;
wire \Add0~434 ;
wire \Add0~437_sumout ;
wire \B[110]~input0 ;
wire \A[110]~input0 ;
wire \Add0~438 ;
wire \Add0~441_sumout ;
wire \B[111]~input0 ;
wire \A[111]~input0 ;
wire \Add0~442 ;
wire \Add0~445_sumout ;
wire \A[112]~input0 ;
wire \B[112]~input0 ;
wire \Add0~446 ;
wire \Add0~449_sumout ;
wire \B[113]~input0 ;
wire \reg_B[113]~feeder_combout ;
wire \A[113]~input0 ;
wire \reg_A[113]~feeder_combout ;
wire \Add0~450 ;
wire \Add0~453_sumout ;
wire \A[114]~input0 ;
wire \reg_A[114]~feeder_combout ;
wire \B[114]~input0 ;
wire \Add0~454 ;
wire \Add0~457_sumout ;
wire \A[115]~input0 ;
wire \B[115]~input0 ;
wire \reg_B[115]~feeder_combout ;
wire \Add0~458 ;
wire \Add0~461_sumout ;
wire \A[116]~input0 ;
wire \B[116]~input0 ;
wire \Add0~462 ;
wire \Add0~465_sumout ;
wire \A[117]~input0 ;
wire \B[117]~input0 ;
wire \reg_B[117]~feeder_combout ;
wire \Add0~466 ;
wire \Add0~469_sumout ;
wire \A[118]~input0 ;
wire \B[118]~input0 ;
wire \Add0~470 ;
wire \Add0~473_sumout ;
wire \A[119]~input0 ;
wire \reg_A[119]~feeder_combout ;
wire \B[119]~input0 ;
wire \reg_B[119]~feeder_combout ;
wire \Add0~474 ;
wire \Add0~477_sumout ;
wire \B[120]~input0 ;
wire \reg_B[120]~feeder_combout ;
wire \A[120]~input0 ;
wire \reg_A[120]~feeder_combout ;
wire \Add0~478 ;
wire \Add0~481_sumout ;
wire \B[121]~input0 ;
wire \A[121]~input0 ;
wire \reg_A[121]~feeder_combout ;
wire \Add0~482 ;
wire \Add0~485_sumout ;
wire \A[122]~input0 ;
wire \reg_A[122]~feeder_combout ;
wire \B[122]~input0 ;
wire \reg_B[122]~feeder_combout ;
wire \Add0~486 ;
wire \Add0~489_sumout ;
wire \A[123]~input0 ;
wire \reg_A[123]~feeder_combout ;
wire \B[123]~input0 ;
wire \Add0~490 ;
wire \Add0~493_sumout ;
wire \A[124]~input0 ;
wire \reg_A[124]~feeder_combout ;
wire \B[124]~input0 ;
wire \reg_B[124]~feeder_combout ;
wire \Add0~494 ;
wire \Add0~497_sumout ;
wire \B[125]~input0 ;
wire \reg_B[125]~feeder_combout ;
wire \A[125]~input0 ;
wire \reg_A[125]~feeder_combout ;
wire \Add0~498 ;
wire \Add0~501_sumout ;
wire \B[126]~input0 ;
wire \reg_B[126]~feeder_combout ;
wire \A[126]~input0 ;
wire \reg_A[126]~feeder_combout ;
wire \Add0~502 ;
wire \Add0~505_sumout ;
wire \A[127]~input0 ;
wire \reg_A[127]~feeder_combout ;
wire \B[127]~input0 ;
wire \reg_B[127]~feeder_combout ;
wire \Add0~506 ;
wire \Add0~509_sumout ;
wire \Add0~510 ;
wire \Add0~513_sumout ;
wire \Mult0~5875 ;
wire \Mult0~5876 ;
wire \Mult0~5877 ;
wire \Mult0~5878 ;
wire \Mult0~5879 ;
wire \Mult0~5880 ;
wire \Mult0~5881 ;
wire \Mult0~5882 ;
wire \Mult0~5883 ;
wire \Mult0~5884 ;
wire \Mult0~5885 ;
wire \Mult0~5886 ;
wire \Mult0~5887 ;
wire \Mult0~5888 ;
wire \Mult0~5889 ;
wire \Mult0~5890 ;
wire \Mult0~5891 ;
wire \Mult0~5892 ;
wire \Mult0~5893 ;
wire \Mult0~5894 ;
wire \Mult0~5895 ;
wire \Mult0~5896 ;
wire \Mult0~5897 ;
wire \Mult0~5898 ;
wire \Mult0~5899 ;
wire \Mult0~5900 ;
wire \Mult0~5901 ;
wire \Mult0~5902 ;
wire \Mult0~5903 ;
wire \Mult0~5904 ;
wire \Mult0~5905 ;
wire \Mult0~5906 ;
wire \Mult0~5907 ;
wire \Mult0~5908 ;
wire \Mult0~5909 ;
wire \Mult0~5910 ;
wire \Mult0~5911 ;
wire \Mult0~5912 ;
wire \Mult0~5913 ;
wire \Mult0~5914 ;
wire \Mult0~5915 ;
wire \Mult0~5916 ;
wire \Mult0~5917 ;
wire \Mult0~5918 ;
wire \Mult0~5919 ;
wire \Mult0~5920 ;
wire \Mult0~5921 ;
wire \Mult0~5922 ;
wire \Mult0~5923 ;
wire \Mult0~5924 ;
wire \Mult0~5925 ;
wire \Mult0~5926 ;
wire \Mult0~5927 ;
wire \Mult0~5928 ;
wire \Mult0~5929 ;
wire \Mult0~5930 ;
wire \Mult0~5931 ;
wire \Mult0~5932 ;
wire \Mult0~5933 ;
wire \Mult0~5934 ;
wire \Mult0~5935 ;
wire \Mult0~5936 ;
wire \Mult0~5937 ;
wire \Mult0~5938 ;
wire \Mult0~mult_h_mult_h_mult_h_mult_hlmac_resulta ;
wire \Mult0~4197_sumout ;
wire \Mult0~2358 ;
wire \Mult0~2361_sumout ;
wire \Mult0~699 ;
wire \Mult0~702_sumout ;
wire \Mult0~3767 ;
wire \Mult0~6080 ;
wire \Mult0~4198 ;
wire \Mult0~4205_sumout ;
wire \Mult0~4792 ;
wire \Mult0~4194 ;
wire \Mult0~4201_sumout ;
wire \Mult0~2362 ;
wire \Mult0~2365_sumout ;
wire \Mult0~703 ;
wire \Mult0~706_sumout ;
wire \Mult0~4793 ;
wire \Mult0~4202 ;
wire \Mult0~4209_sumout ;
wire \Mult0~6081 ;
wire \Mult0~3768 ;
wire \Mult0~4206 ;
wire \Mult0~4213_sumout ;
wire \Mult0~2366 ;
wire \Mult0~2369_sumout ;
wire \Mult0~707 ;
wire \Mult0~710_sumout ;
wire \Mult0~3769 ;
wire \Mult0~6082 ;
wire \Mult0~4214 ;
wire \Mult0~4221_sumout ;
wire \Mult0~4794 ;
wire \Mult0~4210 ;
wire \Mult0~4217_sumout ;
wire \Mult0~2370 ;
wire \Mult0~2373_sumout ;
wire \Mult0~711 ;
wire \Mult0~714_sumout ;
wire \Mult0~6083 ;
wire \Mult0~3770 ;
wire \Mult0~4222 ;
wire \Mult0~4229_sumout ;
wire \Mult0~4795 ;
wire \Mult0~4218 ;
wire \Mult0~4225_sumout ;
wire \Mult0~2374 ;
wire \Mult0~2377_sumout ;
wire \Mult0~715 ;
wire \Mult0~718_sumout ;
wire \Mult0~3771 ;
wire \Mult0~6084 ;
wire \Mult0~4230 ;
wire \Mult0~4233_sumout ;
wire \Mult0~2378 ;
wire \Mult0~2381_sumout ;
wire \Mult0~719 ;
wire \Mult0~722_sumout ;
wire \Mult0~3772 ;
wire \Mult0~6085 ;
wire \Mult0~4234 ;
wire \Mult0~4237_sumout ;
wire \Mult0~2382 ;
wire \Mult0~2385_sumout ;
wire \Mult0~723 ;
wire \Mult0~726_sumout ;
wire \Mult0~3773 ;
wire \Mult0~6086 ;
wire \Mult0~4238 ;
wire \Mult0~4241_sumout ;
wire \Mult0~2386 ;
wire \Mult0~2389_sumout ;
wire \Mult0~727 ;
wire \Mult0~730_sumout ;
wire \Mult0~3774 ;
wire \Mult0~6087 ;
wire \Mult0~4242 ;
wire \Mult0~4245_sumout ;
wire \Mult0~2390 ;
wire \Mult0~2393_sumout ;
wire \Mult0~731 ;
wire \Mult0~734_sumout ;
wire \Mult0~3775 ;
wire \Mult0~6088 ;
wire \Mult0~4246 ;
wire \Mult0~4249_sumout ;
wire \Mult0~2394 ;
wire \Mult0~2397_sumout ;
wire \Mult0~735 ;
wire \Mult0~738_sumout ;
wire \Mult0~3776 ;
wire \Mult0~6089 ;
wire \Mult0~4250 ;
wire \Mult0~4253_sumout ;
wire \Mult0~2398 ;
wire \Mult0~2401_sumout ;
wire \Mult0~739 ;
wire \Mult0~742_sumout ;
wire \Mult0~3777 ;
wire \Mult0~6090 ;
wire \Mult0~4254 ;
wire \Mult0~4257_sumout ;
wire \Mult0~2402 ;
wire \Mult0~2405_sumout ;
wire \Mult0~743 ;
wire \Mult0~746_sumout ;
wire \Mult0~3778 ;
wire \Mult0~6091 ;
wire \Mult0~4258 ;
wire \Mult0~4261_sumout ;
wire \Mult0~2406 ;
wire \Mult0~2409_sumout ;
wire \Mult0~747 ;
wire \Mult0~750_sumout ;
wire \Mult0~3779 ;
wire \Mult0~6092 ;
wire \Mult0~4262 ;
wire \Mult0~4265_sumout ;
wire \Mult0~2410 ;
wire \Mult0~2413_sumout ;
wire \Mult0~751 ;
wire \Mult0~754_sumout ;
wire \Mult0~6093 ;
wire \Mult0~3780 ;
wire \Mult0~4266 ;
wire \Mult0~4269_sumout ;
wire \Mult0~2414 ;
wire \Mult0~2417_sumout ;
wire \Mult0~755 ;
wire \Mult0~758_sumout ;
wire \Mult0~3781 ;
wire \Mult0~6094 ;
wire \Mult0~4270 ;
wire \Mult0~4273_sumout ;
wire \Mult0~2418 ;
wire \Mult0~2421_sumout ;
wire \Mult0~759 ;
wire \Mult0~762_sumout ;
wire \Mult0~3782 ;
wire \Mult0~6095 ;
wire \Mult0~4274 ;
wire \Mult0~4277_sumout ;
wire \Mult0~2422 ;
wire \Mult0~2425_sumout ;
wire \Mult0~763 ;
wire \Mult0~766_sumout ;
wire \Mult0~3783 ;
wire \Mult0~6096 ;
wire \Mult0~4278 ;
wire \Mult0~4281_sumout ;
wire \Mult0~2426 ;
wire \Mult0~2429_sumout ;
wire \Mult0~767 ;
wire \Mult0~770_sumout ;
wire \Mult0~3784 ;
wire \Mult0~6097 ;
wire \Mult0~4282 ;
wire \Mult0~4285_sumout ;
wire \Mult0~2430 ;
wire \Mult0~2433_sumout ;
wire \Mult0~771 ;
wire \Mult0~774_sumout ;
wire \Mult0~3785 ;
wire \Mult0~6098 ;
wire \Mult0~4286 ;
wire \Mult0~4289_sumout ;
wire \Mult0~2434 ;
wire \Mult0~2437_sumout ;
wire \Mult0~775 ;
wire \Mult0~778_sumout ;
wire \Mult0~3786 ;
wire \Mult0~6099 ;
wire \Mult0~4290 ;
wire \Mult0~4293_sumout ;
wire \Mult0~2438 ;
wire \Mult0~2441_sumout ;
wire \Mult0~779 ;
wire \Mult0~782_sumout ;
wire \Mult0~6100 ;
wire \Mult0~3787 ;
wire \Mult0~4294 ;
wire \Mult0~4297_sumout ;
wire \Mult0~2442 ;
wire \Mult0~2445_sumout ;
wire \Mult0~783 ;
wire \Mult0~786_sumout ;
wire \Mult0~3788 ;
wire \Mult0~6101 ;
wire \Mult0~4298 ;
wire \Mult0~4301_sumout ;
wire \Mult0~2446 ;
wire \Mult0~2449_sumout ;
wire \Mult0~787 ;
wire \Mult0~790_sumout ;
wire \Mult0~3789 ;
wire \Mult0~6102 ;
wire \Mult0~4302 ;
wire \Mult0~4305_sumout ;
wire \Mult0~2450 ;
wire \Mult0~2453_sumout ;
wire \Mult0~791 ;
wire \Mult0~794_sumout ;
wire \Mult0~3790 ;
wire \Mult0~6103 ;
wire \Mult0~4306 ;
wire \Mult0~4309_sumout ;
wire \Mult0~2454 ;
wire \Mult0~2457_sumout ;
wire \Mult0~795 ;
wire \Mult0~798_sumout ;
wire \Mult0~3791 ;
wire \Mult0~6104 ;
wire \Mult0~4310 ;
wire \Mult0~4313_sumout ;
wire \Mult0~2458 ;
wire \Mult0~2461_sumout ;
wire \Mult0~799 ;
wire \Mult0~802_sumout ;
wire \Mult0~6105 ;
wire \Mult0~3792 ;
wire \Mult0~4314 ;
wire \Mult0~4317_sumout ;
wire \Mult0~2462 ;
wire \Mult0~2465_sumout ;
wire \Mult0~803 ;
wire \Mult0~806_sumout ;
wire \Mult0~6106 ;
wire \Mult0~5406_resulta ;
wire \Mult0~4318 ;
wire \Mult0~4321_sumout ;
wire \Mult0~2466 ;
wire \Mult0~2469_sumout ;
wire \Mult0~807 ;
wire \Mult0~810_sumout ;
wire \Mult0~5407 ;
wire \Mult0~6107 ;
wire \Mult0~4322 ;
wire \Mult0~4325_sumout ;
wire \Mult0~2470 ;
wire \Mult0~2473_sumout ;
wire \Mult0~811 ;
wire \Mult0~814_sumout ;
wire \Mult0~6108 ;
wire \Mult0~5408 ;
wire \Mult0~4326 ;
wire \Mult0~4329_sumout ;
wire \Mult0~2474 ;
wire \Mult0~2477_sumout ;
wire \Mult0~815 ;
wire \Mult0~818_sumout ;
wire \Mult0~5409 ;
wire \Mult0~6109 ;
wire \Mult0~4330 ;
wire \Mult0~4333_sumout ;
wire \Mult0~2478 ;
wire \Mult0~2481_sumout ;
wire \Mult0~819 ;
wire \Mult0~822_sumout ;
wire \Mult0~5410 ;
wire \Mult0~6110 ;
wire \Mult0~4334 ;
wire \Mult0~4337_sumout ;
wire \Mult0~2482 ;
wire \Mult0~2485_sumout ;
wire \Mult0~823 ;
wire \Mult0~826_sumout ;
wire \Mult0~6111 ;
wire \Mult0~5411 ;
wire \Mult0~4338 ;
wire \Mult0~4341_sumout ;
wire \Mult0~2486 ;
wire \Mult0~2489_sumout ;
wire \Mult0~827 ;
wire \Mult0~830_sumout ;
wire \Mult0~6112 ;
wire \Mult0~5412 ;
wire \Mult0~4342 ;
wire \Mult0~4345_sumout ;
wire \Mult0~2490 ;
wire \Mult0~2493_sumout ;
wire \Mult0~831 ;
wire \Mult0~834_sumout ;
wire \Mult0~6113 ;
wire \Mult0~5413 ;
wire \Mult0~4346 ;
wire \Mult0~4349_sumout ;
wire \Mult0~2494 ;
wire \Mult0~2497_sumout ;
wire \Mult0~835 ;
wire \Mult0~838_sumout ;
wire \Mult0~5414 ;
wire \Mult0~6114 ;
wire \Mult0~4350 ;
wire \Mult0~4353_sumout ;
wire \Mult0~2498 ;
wire \Mult0~2501_sumout ;
wire \Mult0~839 ;
wire \Mult0~842_sumout ;
wire \Mult0~5415 ;
wire \Mult0~6115 ;
wire \Mult0~4354 ;
wire \Mult0~4357_sumout ;
wire \Mult0~2502 ;
wire \Mult0~2505_sumout ;
wire \Mult0~843 ;
wire \Mult0~846_sumout ;
wire \Mult0~5416 ;
wire \Mult0~6116 ;
wire \Mult0~4358 ;
wire \Mult0~4361_sumout ;
wire \Mult0~2506 ;
wire \Mult0~2509_sumout ;
wire \Mult0~847 ;
wire \Mult0~850_sumout ;
wire \Mult0~5417 ;
wire \Mult0~6117 ;
wire \Mult0~4362 ;
wire \Mult0~4365_sumout ;
wire \Mult0~2510 ;
wire \Mult0~2513_sumout ;
wire \Mult0~851 ;
wire \Mult0~854_sumout ;
wire \Mult0~6118 ;
wire \Mult0~5418 ;
wire \Mult0~4366 ;
wire \Mult0~4369_sumout ;
wire \Mult0~2514 ;
wire \Mult0~2517_sumout ;
wire \Mult0~855 ;
wire \Mult0~858_sumout ;
wire \Mult0~6119 ;
wire \Mult0~5419 ;
wire \Mult0~4370 ;
wire \Mult0~4373_sumout ;
wire \Mult0~2518 ;
wire \Mult0~2521_sumout ;
wire \Mult0~859 ;
wire \Mult0~862_sumout ;
wire \Mult0~6120 ;
wire \Mult0~5420 ;
wire \Mult0~4374 ;
wire \Mult0~4377_sumout ;
wire \Mult0~2522 ;
wire \Mult0~2525_sumout ;
wire \Mult0~863 ;
wire \Mult0~866_sumout ;
wire \Mult0~5421 ;
wire \Mult0~6121 ;
wire \Mult0~4378 ;
wire \Mult0~4381_sumout ;
wire \Mult0~2526 ;
wire \Mult0~2529_sumout ;
wire \Mult0~867 ;
wire \Mult0~870_sumout ;
wire \Mult0~6122 ;
wire \Mult0~5422 ;
wire \Mult0~4382 ;
wire \Mult0~4385_sumout ;
wire \Mult0~2530 ;
wire \Mult0~2533_sumout ;
wire \Mult0~871 ;
wire \Mult0~874_sumout ;
wire \Mult0~5423 ;
wire \Mult0~6123 ;
wire \Mult0~4386 ;
wire \Mult0~4389_sumout ;
wire \Mult0~2534 ;
wire \Mult0~2537_sumout ;
wire \Mult0~875 ;
wire \Mult0~878_sumout ;
wire \Mult0~6124 ;
wire \Mult0~5424 ;
wire \Mult0~4390 ;
wire \Mult0~4393_sumout ;
wire \Mult0~2538 ;
wire \Mult0~2541_sumout ;
wire \Mult0~879 ;
wire \Mult0~882_sumout ;
wire \Mult0~5425 ;
wire \Mult0~6125 ;
wire \Mult0~4394 ;
wire \Mult0~4397_sumout ;
wire \Mult0~2542 ;
wire \Mult0~2545_sumout ;
wire \Mult0~883 ;
wire \Mult0~886_sumout ;
wire \Mult0~5426 ;
wire \Mult0~6126 ;
wire \Mult0~4398 ;
wire \Mult0~4401_sumout ;
wire \Mult0~2546 ;
wire \Mult0~2549_sumout ;
wire \Mult0~887 ;
wire \Mult0~890_sumout ;
wire \Mult0~6127 ;
wire \Mult0~5427 ;
wire \Mult0~4402 ;
wire \Mult0~4405_sumout ;
wire \Mult0~2550 ;
wire \Mult0~2553_sumout ;
wire \Mult0~891 ;
wire \Mult0~894_sumout ;
wire \Mult0~5428 ;
wire \Mult0~4406 ;
wire \Mult0~4409_sumout ;
wire \Mult0~2554 ;
wire \Mult0~2557_sumout ;
wire \Mult0~895 ;
wire \Mult0~898_sumout ;
wire \Mult0~5429 ;
wire \Mult0~4410 ;
wire \Mult0~4413_sumout ;
wire \Mult0~2558 ;
wire \Mult0~2561_sumout ;
wire \Mult0~899 ;
wire \Mult0~902_sumout ;
wire \Mult0~5430 ;
wire \Mult0~4414 ;
wire \Mult0~4417_sumout ;
wire \Mult0~2562 ;
wire \Mult0~2565_sumout ;
wire \Mult0~903 ;
wire \Mult0~906_sumout ;
wire \Mult0~5431 ;
wire \Mult0~4418 ;
wire \Mult0~4421_sumout ;
wire \Mult0~2566 ;
wire \Mult0~2569_sumout ;
wire \Mult0~907 ;
wire \Mult0~910_sumout ;
wire \reg_sum[161]~0_combout ;
wire \reg_sum[161]~feeder_combout ;
wire \reg_sum[162]~1_combout ;
wire \reg_sum[163]~2_combout ;
wire \reg_sum[164]~3_combout ;
wire \reg_sum[165]~4_combout ;
wire \reg_sum[166]~5_combout ;
wire \reg_sum[167]~6_combout ;
wire \reg_sum[168]~7_combout ;
wire \reg_sum[169]~8_combout ;
wire \reg_sum[170]~9_combout ;
wire \reg_sum[171]~10_combout ;
wire \reg_sum[172]~11_combout ;
wire \reg_sum[173]~12_combout ;
wire \reg_sum[174]~13_combout ;
wire \reg_sum[175]~14_combout ;
wire \reg_sum[176]~15_combout ;
wire \reg_sum[177]~16_combout ;
wire \reg_sum[178]~17_combout ;
wire \reg_sum[179]~18_combout ;
wire \reg_sum[180]~19_combout ;
wire \reg_sum[181]~20_combout ;
wire \reg_sum[182]~21_combout ;
wire \reg_sum[183]~22_combout ;
wire \reg_sum[184]~23_combout ;
wire \reg_sum[185]~24_combout ;
wire \reg_sum[186]~25_combout ;
wire \reg_sum[187]~26_combout ;
wire \reg_sum[188]~27_combout ;
wire \reg_sum[189]~28_combout ;
wire \reg_sum[190]~29_combout ;
wire \reg_sum[191]~30_combout ;
wire \reg_sum[192]~31_combout ;
wire \reg_sum[193]~32_combout ;
wire \reg_sum[194]~33_combout ;
wire \reg_sum[195]~34_combout ;
wire \reg_sum[196]~35_combout ;
wire \reg_sum[197]~36_combout ;
wire \reg_sum[198]~37_combout ;
wire \reg_sum[199]~38_combout ;
wire \reg_sum[200]~39_combout ;
wire \reg_sum[201]~40_combout ;
wire \reg_sum[202]~41_combout ;
wire \reg_sum[203]~42_combout ;
wire \reg_sum[204]~43_combout ;
wire \reg_sum[205]~44_combout ;
wire \reg_sum[206]~45_combout ;
wire \reg_sum[207]~46_combout ;
wire \reg_sum[208]~47_combout ;
wire \reg_sum[209]~48_combout ;
wire \reg_sum[210]~49_combout ;
wire \reg_sum[211]~50_combout ;
wire \reg_sum[212]~51_combout ;
wire \reg_sum[213]~52_combout ;
wire \reg_sum[214]~53_combout ;
wire \reg_sum[215]~54_combout ;
wire \reg_sum[216]~55_combout ;
wire \reg_sum[217]~56_combout ;
wire \reg_sum[218]~57_combout ;
wire \reg_sum[219]~58_combout ;
wire \reg_sum[220]~59_combout ;
wire \reg_sum[221]~60_combout ;
wire \reg_sum[222]~61_combout ;
wire \reg_sum[223]~62_combout ;
wire \reg_sum[224]~63_combout ;
wire \reg_sum[225]~64_combout ;
wire \reg_sum[226]~65_combout ;
wire \reg_sum[227]~66_combout ;
wire \reg_sum[228]~67_combout ;
wire \reg_sum[229]~68_combout ;
wire \reg_sum[230]~69_combout ;
wire \reg_sum[231]~70_combout ;
wire \reg_sum[232]~71_combout ;
wire \reg_sum[233]~72_combout ;
wire \reg_sum[234]~73_combout ;
wire \reg_sum[235]~74_combout ;
wire \reg_sum[236]~75_combout ;
wire \reg_sum[237]~76_combout ;
wire \reg_sum[238]~77_combout ;
wire \reg_sum[239]~78_combout ;
wire \reg_sum[240]~79_combout ;
wire \reg_sum[241]~80_combout ;
wire \reg_sum[242]~81_combout ;
wire \reg_sum[243]~82_combout ;
wire \reg_sum[244]~83_combout ;
wire \reg_sum[245]~84_combout ;
wire \reg_sum[246]~85_combout ;
wire \reg_sum[247]~86_combout ;
wire \reg_sum[248]~87_combout ;
wire \reg_sum[249]~88_combout ;
wire \reg_sum[250]~89_combout ;
wire \reg_sum[251]~90_combout ;
wire \reg_sum[252]~91_combout ;
wire \reg_sum[253]~92_combout ;
wire \reg_sum[254]~93_combout ;
wire \reg_sum[255]~94_combout ;
wire \reg_sum[256]~95_combout ;
wire \reg_sum[257]~96_combout ;
wire [257:0] reg_sum;
wire [127:0] reg_A;
wire [127:0] reg_B;

wire [63:0] \Mult0~8_RESULTA_bus ;
wire [63:0] \Mult0~921_RESULTA_bus ;
wire [63:0] \Mult0~1266_RESULTA_bus ;
wire [63:0] \Mult0~1751_RESULTA_bus ;
wire [63:0] \Mult0~2580_RESULTA_bus ;
wire [63:0] \Mult0~2921_RESULTA_bus ;
wire [63:0] \Mult0~3358_RESULTA_bus ;
wire [63:0] \Mult0~3739_RESULTA_bus ;
wire [63:0] \Mult0~4432_RESULTA_bus ;
wire [63:0] \Mult0~4773_RESULTA_bus ;
wire [63:0] \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus ;
wire [63:0] \Mult0~5406_RESULTA_bus ;
wire [63:0] \Mult0~5747_RESULTA_bus ;
wire [63:0] \Mult0~5747_CHAINOUT_bus ;

assign \Mult0~8_resulta  = \Mult0~8_RESULTA_bus [0];
assign \Mult0~9  = \Mult0~8_RESULTA_bus [1];
assign \Mult0~10  = \Mult0~8_RESULTA_bus [2];
assign \Mult0~11  = \Mult0~8_RESULTA_bus [3];
assign \Mult0~12  = \Mult0~8_RESULTA_bus [4];
assign \Mult0~13  = \Mult0~8_RESULTA_bus [5];
assign \Mult0~14  = \Mult0~8_RESULTA_bus [6];
assign \Mult0~15  = \Mult0~8_RESULTA_bus [7];
assign \Mult0~16  = \Mult0~8_RESULTA_bus [8];
assign \Mult0~17  = \Mult0~8_RESULTA_bus [9];
assign \Mult0~18  = \Mult0~8_RESULTA_bus [10];
assign \Mult0~19  = \Mult0~8_RESULTA_bus [11];
assign \Mult0~20  = \Mult0~8_RESULTA_bus [12];
assign \Mult0~21  = \Mult0~8_RESULTA_bus [13];
assign \Mult0~22  = \Mult0~8_RESULTA_bus [14];
assign \Mult0~23  = \Mult0~8_RESULTA_bus [15];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [16];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [17];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [18];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [19];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [20];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [21];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [22];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [23];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [24];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [25];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [26];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [27];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [28];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [29];
assign \Mult0~38  = \Mult0~8_RESULTA_bus [30];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~56  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~57  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~58  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~59  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~60  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~61  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~62  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~63  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~64  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~65  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~66  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~67  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~68  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~69  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~70  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~71  = \Mult0~8_RESULTA_bus [63];

assign \Mult0~921_resulta  = \Mult0~921_RESULTA_bus [0];
assign \Mult0~922  = \Mult0~921_RESULTA_bus [1];
assign \Mult0~923  = \Mult0~921_RESULTA_bus [2];
assign \Mult0~924  = \Mult0~921_RESULTA_bus [3];
assign \Mult0~925  = \Mult0~921_RESULTA_bus [4];
assign \Mult0~926  = \Mult0~921_RESULTA_bus [5];
assign \Mult0~927  = \Mult0~921_RESULTA_bus [6];
assign \Mult0~928  = \Mult0~921_RESULTA_bus [7];
assign \Mult0~929  = \Mult0~921_RESULTA_bus [8];
assign \Mult0~930  = \Mult0~921_RESULTA_bus [9];
assign \Mult0~931  = \Mult0~921_RESULTA_bus [10];
assign \Mult0~932  = \Mult0~921_RESULTA_bus [11];
assign \Mult0~933  = \Mult0~921_RESULTA_bus [12];
assign \Mult0~934  = \Mult0~921_RESULTA_bus [13];
assign \Mult0~935  = \Mult0~921_RESULTA_bus [14];
assign \Mult0~936  = \Mult0~921_RESULTA_bus [15];
assign \Mult0~937  = \Mult0~921_RESULTA_bus [16];
assign \Mult0~938  = \Mult0~921_RESULTA_bus [17];
assign \Mult0~939  = \Mult0~921_RESULTA_bus [18];
assign \Mult0~940  = \Mult0~921_RESULTA_bus [19];
assign \Mult0~941  = \Mult0~921_RESULTA_bus [20];
assign \Mult0~942  = \Mult0~921_RESULTA_bus [21];
assign \Mult0~943  = \Mult0~921_RESULTA_bus [22];
assign \Mult0~944  = \Mult0~921_RESULTA_bus [23];
assign \Mult0~945  = \Mult0~921_RESULTA_bus [24];
assign \Mult0~946  = \Mult0~921_RESULTA_bus [25];
assign \Mult0~947  = \Mult0~921_RESULTA_bus [26];
assign \Mult0~948  = \Mult0~921_RESULTA_bus [27];
assign \Mult0~949  = \Mult0~921_RESULTA_bus [28];
assign \Mult0~950  = \Mult0~921_RESULTA_bus [29];
assign \Mult0~951  = \Mult0~921_RESULTA_bus [30];
assign \Mult0~952  = \Mult0~921_RESULTA_bus [31];
assign \Mult0~953  = \Mult0~921_RESULTA_bus [32];
assign \Mult0~954  = \Mult0~921_RESULTA_bus [33];
assign \Mult0~955  = \Mult0~921_RESULTA_bus [34];
assign \Mult0~956  = \Mult0~921_RESULTA_bus [35];
assign \Mult0~957  = \Mult0~921_RESULTA_bus [36];
assign \Mult0~958  = \Mult0~921_RESULTA_bus [37];
assign \Mult0~959  = \Mult0~921_RESULTA_bus [38];
assign \Mult0~960  = \Mult0~921_RESULTA_bus [39];
assign \Mult0~961  = \Mult0~921_RESULTA_bus [40];
assign \Mult0~962  = \Mult0~921_RESULTA_bus [41];
assign \Mult0~963  = \Mult0~921_RESULTA_bus [42];
assign \Mult0~964  = \Mult0~921_RESULTA_bus [43];
assign \Mult0~965  = \Mult0~921_RESULTA_bus [44];
assign \Mult0~966  = \Mult0~921_RESULTA_bus [45];
assign \Mult0~967  = \Mult0~921_RESULTA_bus [46];
assign \Mult0~968  = \Mult0~921_RESULTA_bus [47];
assign \Mult0~969  = \Mult0~921_RESULTA_bus [48];
assign \Mult0~970  = \Mult0~921_RESULTA_bus [49];
assign \Mult0~971  = \Mult0~921_RESULTA_bus [50];
assign \Mult0~972  = \Mult0~921_RESULTA_bus [51];
assign \Mult0~973  = \Mult0~921_RESULTA_bus [52];
assign \Mult0~974  = \Mult0~921_RESULTA_bus [53];
assign \Mult0~975  = \Mult0~921_RESULTA_bus [54];
assign \Mult0~976  = \Mult0~921_RESULTA_bus [55];
assign \Mult0~977  = \Mult0~921_RESULTA_bus [56];
assign \Mult0~978  = \Mult0~921_RESULTA_bus [57];
assign \Mult0~979  = \Mult0~921_RESULTA_bus [58];
assign \Mult0~980  = \Mult0~921_RESULTA_bus [59];
assign \Mult0~981  = \Mult0~921_RESULTA_bus [60];
assign \Mult0~982  = \Mult0~921_RESULTA_bus [61];
assign \Mult0~983  = \Mult0~921_RESULTA_bus [62];
assign \Mult0~984  = \Mult0~921_RESULTA_bus [63];

assign \Mult0~1266_resulta  = \Mult0~1266_RESULTA_bus [0];
assign \Mult0~1267  = \Mult0~1266_RESULTA_bus [1];
assign \Mult0~1268  = \Mult0~1266_RESULTA_bus [2];
assign \Mult0~1269  = \Mult0~1266_RESULTA_bus [3];
assign \Mult0~1270  = \Mult0~1266_RESULTA_bus [4];
assign \Mult0~1271  = \Mult0~1266_RESULTA_bus [5];
assign \Mult0~1272  = \Mult0~1266_RESULTA_bus [6];
assign \Mult0~1273  = \Mult0~1266_RESULTA_bus [7];
assign \Mult0~1274  = \Mult0~1266_RESULTA_bus [8];
assign \Mult0~1275  = \Mult0~1266_RESULTA_bus [9];
assign \Mult0~1276  = \Mult0~1266_RESULTA_bus [10];
assign \Mult0~1277  = \Mult0~1266_RESULTA_bus [11];
assign \Mult0~1278  = \Mult0~1266_RESULTA_bus [12];
assign \Mult0~1279  = \Mult0~1266_RESULTA_bus [13];
assign \Mult0~1280  = \Mult0~1266_RESULTA_bus [14];
assign \Mult0~1281  = \Mult0~1266_RESULTA_bus [15];
assign \Mult0~1282  = \Mult0~1266_RESULTA_bus [16];
assign \Mult0~1283  = \Mult0~1266_RESULTA_bus [17];
assign \Mult0~1284  = \Mult0~1266_RESULTA_bus [18];
assign \Mult0~1285  = \Mult0~1266_RESULTA_bus [19];
assign \Mult0~1286  = \Mult0~1266_RESULTA_bus [20];
assign \Mult0~1287  = \Mult0~1266_RESULTA_bus [21];
assign \Mult0~1288  = \Mult0~1266_RESULTA_bus [22];
assign \Mult0~1289  = \Mult0~1266_RESULTA_bus [23];
assign \Mult0~1290  = \Mult0~1266_RESULTA_bus [24];
assign \Mult0~1291  = \Mult0~1266_RESULTA_bus [25];
assign \Mult0~1292  = \Mult0~1266_RESULTA_bus [26];
assign \Mult0~1293  = \Mult0~1266_RESULTA_bus [27];
assign \Mult0~1294  = \Mult0~1266_RESULTA_bus [28];
assign \Mult0~1295  = \Mult0~1266_RESULTA_bus [29];
assign \Mult0~1296  = \Mult0~1266_RESULTA_bus [30];
assign \Mult0~1297  = \Mult0~1266_RESULTA_bus [31];
assign \Mult0~1298  = \Mult0~1266_RESULTA_bus [32];
assign \Mult0~1299  = \Mult0~1266_RESULTA_bus [33];
assign \Mult0~1300  = \Mult0~1266_RESULTA_bus [34];
assign \Mult0~1301  = \Mult0~1266_RESULTA_bus [35];
assign \Mult0~1302  = \Mult0~1266_RESULTA_bus [36];
assign \Mult0~1303  = \Mult0~1266_RESULTA_bus [37];
assign \Mult0~1304  = \Mult0~1266_RESULTA_bus [38];
assign \Mult0~1305  = \Mult0~1266_RESULTA_bus [39];
assign \Mult0~1306  = \Mult0~1266_RESULTA_bus [40];
assign \Mult0~1307  = \Mult0~1266_RESULTA_bus [41];
assign \Mult0~1308  = \Mult0~1266_RESULTA_bus [42];
assign \Mult0~1309  = \Mult0~1266_RESULTA_bus [43];
assign \Mult0~1310  = \Mult0~1266_RESULTA_bus [44];
assign \Mult0~1311  = \Mult0~1266_RESULTA_bus [45];
assign \Mult0~1312  = \Mult0~1266_RESULTA_bus [46];
assign \Mult0~1313  = \Mult0~1266_RESULTA_bus [47];
assign \Mult0~1314  = \Mult0~1266_RESULTA_bus [48];
assign \Mult0~1315  = \Mult0~1266_RESULTA_bus [49];
assign \Mult0~1316  = \Mult0~1266_RESULTA_bus [50];
assign \Mult0~1317  = \Mult0~1266_RESULTA_bus [51];
assign \Mult0~1318  = \Mult0~1266_RESULTA_bus [52];
assign \Mult0~1319  = \Mult0~1266_RESULTA_bus [53];
assign \Mult0~1320  = \Mult0~1266_RESULTA_bus [54];
assign \Mult0~1321  = \Mult0~1266_RESULTA_bus [55];
assign \Mult0~1322  = \Mult0~1266_RESULTA_bus [56];
assign \Mult0~1323  = \Mult0~1266_RESULTA_bus [57];
assign \Mult0~1324  = \Mult0~1266_RESULTA_bus [58];
assign \Mult0~1325  = \Mult0~1266_RESULTA_bus [59];
assign \Mult0~1326  = \Mult0~1266_RESULTA_bus [60];
assign \Mult0~1327  = \Mult0~1266_RESULTA_bus [61];
assign \Mult0~1328  = \Mult0~1266_RESULTA_bus [62];
assign \Mult0~1329  = \Mult0~1266_RESULTA_bus [63];

assign \Mult0~1751_resulta  = \Mult0~1751_RESULTA_bus [0];
assign \Mult0~1752  = \Mult0~1751_RESULTA_bus [1];
assign \Mult0~1753  = \Mult0~1751_RESULTA_bus [2];
assign \Mult0~1754  = \Mult0~1751_RESULTA_bus [3];
assign \Mult0~1755  = \Mult0~1751_RESULTA_bus [4];
assign \Mult0~1756  = \Mult0~1751_RESULTA_bus [5];
assign \Mult0~1757  = \Mult0~1751_RESULTA_bus [6];
assign \Mult0~1758  = \Mult0~1751_RESULTA_bus [7];
assign \Mult0~1759  = \Mult0~1751_RESULTA_bus [8];
assign \Mult0~1760  = \Mult0~1751_RESULTA_bus [9];
assign \Mult0~1761  = \Mult0~1751_RESULTA_bus [10];
assign \Mult0~1762  = \Mult0~1751_RESULTA_bus [11];
assign \Mult0~1763  = \Mult0~1751_RESULTA_bus [12];
assign \Mult0~1764  = \Mult0~1751_RESULTA_bus [13];
assign \Mult0~1765  = \Mult0~1751_RESULTA_bus [14];
assign \Mult0~1766  = \Mult0~1751_RESULTA_bus [15];
assign \Mult0~1767  = \Mult0~1751_RESULTA_bus [16];
assign \Mult0~1768  = \Mult0~1751_RESULTA_bus [17];
assign \Mult0~1769  = \Mult0~1751_RESULTA_bus [18];
assign \Mult0~1770  = \Mult0~1751_RESULTA_bus [19];
assign \Mult0~1771  = \Mult0~1751_RESULTA_bus [20];
assign \Mult0~1772  = \Mult0~1751_RESULTA_bus [21];
assign \Mult0~1773  = \Mult0~1751_RESULTA_bus [22];
assign \Mult0~1774  = \Mult0~1751_RESULTA_bus [23];
assign \Mult0~1775  = \Mult0~1751_RESULTA_bus [24];
assign \Mult0~1776  = \Mult0~1751_RESULTA_bus [25];
assign \Mult0~1777  = \Mult0~1751_RESULTA_bus [26];
assign \Mult0~1778  = \Mult0~1751_RESULTA_bus [27];
assign \Mult0~1779  = \Mult0~1751_RESULTA_bus [28];
assign \Mult0~1780  = \Mult0~1751_RESULTA_bus [29];
assign \Mult0~1781  = \Mult0~1751_RESULTA_bus [30];
assign \Mult0~1782  = \Mult0~1751_RESULTA_bus [31];
assign \Mult0~1783  = \Mult0~1751_RESULTA_bus [32];
assign \Mult0~1784  = \Mult0~1751_RESULTA_bus [33];
assign \Mult0~1785  = \Mult0~1751_RESULTA_bus [34];
assign \Mult0~1786  = \Mult0~1751_RESULTA_bus [35];
assign \Mult0~1787  = \Mult0~1751_RESULTA_bus [36];
assign \Mult0~1788  = \Mult0~1751_RESULTA_bus [37];
assign \Mult0~1789  = \Mult0~1751_RESULTA_bus [38];
assign \Mult0~1790  = \Mult0~1751_RESULTA_bus [39];
assign \Mult0~1791  = \Mult0~1751_RESULTA_bus [40];
assign \Mult0~1792  = \Mult0~1751_RESULTA_bus [41];
assign \Mult0~1793  = \Mult0~1751_RESULTA_bus [42];
assign \Mult0~1794  = \Mult0~1751_RESULTA_bus [43];
assign \Mult0~1795  = \Mult0~1751_RESULTA_bus [44];
assign \Mult0~1796  = \Mult0~1751_RESULTA_bus [45];
assign \Mult0~1797  = \Mult0~1751_RESULTA_bus [46];
assign \Mult0~1798  = \Mult0~1751_RESULTA_bus [47];
assign \Mult0~1799  = \Mult0~1751_RESULTA_bus [48];
assign \Mult0~1800  = \Mult0~1751_RESULTA_bus [49];
assign \Mult0~1801  = \Mult0~1751_RESULTA_bus [50];
assign \Mult0~1802  = \Mult0~1751_RESULTA_bus [51];
assign \Mult0~1803  = \Mult0~1751_RESULTA_bus [52];
assign \Mult0~1804  = \Mult0~1751_RESULTA_bus [53];
assign \Mult0~1805  = \Mult0~1751_RESULTA_bus [54];
assign \Mult0~1806  = \Mult0~1751_RESULTA_bus [55];
assign \Mult0~1807  = \Mult0~1751_RESULTA_bus [56];
assign \Mult0~1808  = \Mult0~1751_RESULTA_bus [57];
assign \Mult0~1809  = \Mult0~1751_RESULTA_bus [58];
assign \Mult0~1810  = \Mult0~1751_RESULTA_bus [59];
assign \Mult0~1811  = \Mult0~1751_RESULTA_bus [60];
assign \Mult0~1812  = \Mult0~1751_RESULTA_bus [61];
assign \Mult0~1813  = \Mult0~1751_RESULTA_bus [62];
assign \Mult0~1814  = \Mult0~1751_RESULTA_bus [63];

assign \Mult0~2580_resulta  = \Mult0~2580_RESULTA_bus [0];
assign \Mult0~2581  = \Mult0~2580_RESULTA_bus [1];
assign \Mult0~2582  = \Mult0~2580_RESULTA_bus [2];
assign \Mult0~2583  = \Mult0~2580_RESULTA_bus [3];
assign \Mult0~2584  = \Mult0~2580_RESULTA_bus [4];
assign \Mult0~2585  = \Mult0~2580_RESULTA_bus [5];
assign \Mult0~2586  = \Mult0~2580_RESULTA_bus [6];
assign \Mult0~2587  = \Mult0~2580_RESULTA_bus [7];
assign \Mult0~2588  = \Mult0~2580_RESULTA_bus [8];
assign \Mult0~2589  = \Mult0~2580_RESULTA_bus [9];
assign \Mult0~2590  = \Mult0~2580_RESULTA_bus [10];
assign \Mult0~2591  = \Mult0~2580_RESULTA_bus [11];
assign \Mult0~2592  = \Mult0~2580_RESULTA_bus [12];
assign \Mult0~2593  = \Mult0~2580_RESULTA_bus [13];
assign \Mult0~2594  = \Mult0~2580_RESULTA_bus [14];
assign \Mult0~2595  = \Mult0~2580_RESULTA_bus [15];
assign \Mult0~2596  = \Mult0~2580_RESULTA_bus [16];
assign \Mult0~2597  = \Mult0~2580_RESULTA_bus [17];
assign \Mult0~2598  = \Mult0~2580_RESULTA_bus [18];
assign \Mult0~2599  = \Mult0~2580_RESULTA_bus [19];
assign \Mult0~2600  = \Mult0~2580_RESULTA_bus [20];
assign \Mult0~2601  = \Mult0~2580_RESULTA_bus [21];
assign \Mult0~2602  = \Mult0~2580_RESULTA_bus [22];
assign \Mult0~2603  = \Mult0~2580_RESULTA_bus [23];
assign \Mult0~2604  = \Mult0~2580_RESULTA_bus [24];
assign \Mult0~2605  = \Mult0~2580_RESULTA_bus [25];
assign \Mult0~2606  = \Mult0~2580_RESULTA_bus [26];
assign \Mult0~2607  = \Mult0~2580_RESULTA_bus [27];
assign \Mult0~2608  = \Mult0~2580_RESULTA_bus [28];
assign \Mult0~2609  = \Mult0~2580_RESULTA_bus [29];
assign \Mult0~2610  = \Mult0~2580_RESULTA_bus [30];
assign \Mult0~2611  = \Mult0~2580_RESULTA_bus [31];
assign \Mult0~2612  = \Mult0~2580_RESULTA_bus [32];
assign \Mult0~2613  = \Mult0~2580_RESULTA_bus [33];
assign \Mult0~2614  = \Mult0~2580_RESULTA_bus [34];
assign \Mult0~2615  = \Mult0~2580_RESULTA_bus [35];
assign \Mult0~2616  = \Mult0~2580_RESULTA_bus [36];
assign \Mult0~2617  = \Mult0~2580_RESULTA_bus [37];
assign \Mult0~2618  = \Mult0~2580_RESULTA_bus [38];
assign \Mult0~2619  = \Mult0~2580_RESULTA_bus [39];
assign \Mult0~2620  = \Mult0~2580_RESULTA_bus [40];
assign \Mult0~2621  = \Mult0~2580_RESULTA_bus [41];
assign \Mult0~2622  = \Mult0~2580_RESULTA_bus [42];
assign \Mult0~2623  = \Mult0~2580_RESULTA_bus [43];
assign \Mult0~2624  = \Mult0~2580_RESULTA_bus [44];
assign \Mult0~2625  = \Mult0~2580_RESULTA_bus [45];
assign \Mult0~2626  = \Mult0~2580_RESULTA_bus [46];
assign \Mult0~2627  = \Mult0~2580_RESULTA_bus [47];
assign \Mult0~2628  = \Mult0~2580_RESULTA_bus [48];
assign \Mult0~2629  = \Mult0~2580_RESULTA_bus [49];
assign \Mult0~2630  = \Mult0~2580_RESULTA_bus [50];
assign \Mult0~2631  = \Mult0~2580_RESULTA_bus [51];
assign \Mult0~2632  = \Mult0~2580_RESULTA_bus [52];
assign \Mult0~2633  = \Mult0~2580_RESULTA_bus [53];
assign \Mult0~2634  = \Mult0~2580_RESULTA_bus [54];
assign \Mult0~2635  = \Mult0~2580_RESULTA_bus [55];
assign \Mult0~2636  = \Mult0~2580_RESULTA_bus [56];
assign \Mult0~2637  = \Mult0~2580_RESULTA_bus [57];
assign \Mult0~2638  = \Mult0~2580_RESULTA_bus [58];
assign \Mult0~2639  = \Mult0~2580_RESULTA_bus [59];
assign \Mult0~2640  = \Mult0~2580_RESULTA_bus [60];
assign \Mult0~2641  = \Mult0~2580_RESULTA_bus [61];
assign \Mult0~2642  = \Mult0~2580_RESULTA_bus [62];
assign \Mult0~2643  = \Mult0~2580_RESULTA_bus [63];

assign \Mult0~2921_resulta  = \Mult0~2921_RESULTA_bus [0];
assign \Mult0~2922  = \Mult0~2921_RESULTA_bus [1];
assign \Mult0~2923  = \Mult0~2921_RESULTA_bus [2];
assign \Mult0~2924  = \Mult0~2921_RESULTA_bus [3];
assign \Mult0~2925  = \Mult0~2921_RESULTA_bus [4];
assign \Mult0~2926  = \Mult0~2921_RESULTA_bus [5];
assign \Mult0~2927  = \Mult0~2921_RESULTA_bus [6];
assign \Mult0~2928  = \Mult0~2921_RESULTA_bus [7];
assign \Mult0~2929  = \Mult0~2921_RESULTA_bus [8];
assign \Mult0~2930  = \Mult0~2921_RESULTA_bus [9];
assign \Mult0~2931  = \Mult0~2921_RESULTA_bus [10];
assign \Mult0~2932  = \Mult0~2921_RESULTA_bus [11];
assign \Mult0~2933  = \Mult0~2921_RESULTA_bus [12];
assign \Mult0~2934  = \Mult0~2921_RESULTA_bus [13];
assign \Mult0~2935  = \Mult0~2921_RESULTA_bus [14];
assign \Mult0~2936  = \Mult0~2921_RESULTA_bus [15];
assign \Mult0~2937  = \Mult0~2921_RESULTA_bus [16];
assign \Mult0~2938  = \Mult0~2921_RESULTA_bus [17];
assign \Mult0~2939  = \Mult0~2921_RESULTA_bus [18];
assign \Mult0~2940  = \Mult0~2921_RESULTA_bus [19];
assign \Mult0~2941  = \Mult0~2921_RESULTA_bus [20];
assign \Mult0~2942  = \Mult0~2921_RESULTA_bus [21];
assign \Mult0~2943  = \Mult0~2921_RESULTA_bus [22];
assign \Mult0~2944  = \Mult0~2921_RESULTA_bus [23];
assign \Mult0~2945  = \Mult0~2921_RESULTA_bus [24];
assign \Mult0~2946  = \Mult0~2921_RESULTA_bus [25];
assign \Mult0~2947  = \Mult0~2921_RESULTA_bus [26];
assign \Mult0~2948  = \Mult0~2921_RESULTA_bus [27];
assign \Mult0~2949  = \Mult0~2921_RESULTA_bus [28];
assign \Mult0~2950  = \Mult0~2921_RESULTA_bus [29];
assign \Mult0~2951  = \Mult0~2921_RESULTA_bus [30];
assign \Mult0~2952  = \Mult0~2921_RESULTA_bus [31];
assign \Mult0~2953  = \Mult0~2921_RESULTA_bus [32];
assign \Mult0~2954  = \Mult0~2921_RESULTA_bus [33];
assign \Mult0~2955  = \Mult0~2921_RESULTA_bus [34];
assign \Mult0~2956  = \Mult0~2921_RESULTA_bus [35];
assign \Mult0~2957  = \Mult0~2921_RESULTA_bus [36];
assign \Mult0~2958  = \Mult0~2921_RESULTA_bus [37];
assign \Mult0~2959  = \Mult0~2921_RESULTA_bus [38];
assign \Mult0~2960  = \Mult0~2921_RESULTA_bus [39];
assign \Mult0~2961  = \Mult0~2921_RESULTA_bus [40];
assign \Mult0~2962  = \Mult0~2921_RESULTA_bus [41];
assign \Mult0~2963  = \Mult0~2921_RESULTA_bus [42];
assign \Mult0~2964  = \Mult0~2921_RESULTA_bus [43];
assign \Mult0~2965  = \Mult0~2921_RESULTA_bus [44];
assign \Mult0~2966  = \Mult0~2921_RESULTA_bus [45];
assign \Mult0~2967  = \Mult0~2921_RESULTA_bus [46];
assign \Mult0~2968  = \Mult0~2921_RESULTA_bus [47];
assign \Mult0~2969  = \Mult0~2921_RESULTA_bus [48];
assign \Mult0~2970  = \Mult0~2921_RESULTA_bus [49];
assign \Mult0~2971  = \Mult0~2921_RESULTA_bus [50];
assign \Mult0~2972  = \Mult0~2921_RESULTA_bus [51];
assign \Mult0~2973  = \Mult0~2921_RESULTA_bus [52];
assign \Mult0~2974  = \Mult0~2921_RESULTA_bus [53];
assign \Mult0~2975  = \Mult0~2921_RESULTA_bus [54];
assign \Mult0~2976  = \Mult0~2921_RESULTA_bus [55];
assign \Mult0~2977  = \Mult0~2921_RESULTA_bus [56];
assign \Mult0~2978  = \Mult0~2921_RESULTA_bus [57];
assign \Mult0~2979  = \Mult0~2921_RESULTA_bus [58];
assign \Mult0~2980  = \Mult0~2921_RESULTA_bus [59];
assign \Mult0~2981  = \Mult0~2921_RESULTA_bus [60];
assign \Mult0~2982  = \Mult0~2921_RESULTA_bus [61];
assign \Mult0~2983  = \Mult0~2921_RESULTA_bus [62];
assign \Mult0~2984  = \Mult0~2921_RESULTA_bus [63];

assign \Mult0~3358_resulta  = \Mult0~3358_RESULTA_bus [0];
assign \Mult0~3359  = \Mult0~3358_RESULTA_bus [1];
assign \Mult0~3360  = \Mult0~3358_RESULTA_bus [2];
assign \Mult0~3361  = \Mult0~3358_RESULTA_bus [3];
assign \Mult0~3362  = \Mult0~3358_RESULTA_bus [4];
assign \Mult0~3363  = \Mult0~3358_RESULTA_bus [5];
assign \Mult0~3364  = \Mult0~3358_RESULTA_bus [6];
assign \Mult0~3365  = \Mult0~3358_RESULTA_bus [7];
assign \Mult0~3366  = \Mult0~3358_RESULTA_bus [8];
assign \Mult0~3367  = \Mult0~3358_RESULTA_bus [9];
assign \Mult0~3368  = \Mult0~3358_RESULTA_bus [10];
assign \Mult0~3369  = \Mult0~3358_RESULTA_bus [11];
assign \Mult0~3370  = \Mult0~3358_RESULTA_bus [12];
assign \Mult0~3371  = \Mult0~3358_RESULTA_bus [13];
assign \Mult0~3372  = \Mult0~3358_RESULTA_bus [14];
assign \Mult0~3373  = \Mult0~3358_RESULTA_bus [15];
assign \Mult0~3374  = \Mult0~3358_RESULTA_bus [16];
assign \Mult0~3375  = \Mult0~3358_RESULTA_bus [17];
assign \Mult0~3376  = \Mult0~3358_RESULTA_bus [18];
assign \Mult0~3377  = \Mult0~3358_RESULTA_bus [19];
assign \Mult0~3378  = \Mult0~3358_RESULTA_bus [20];
assign \Mult0~3379  = \Mult0~3358_RESULTA_bus [21];
assign \Mult0~3380  = \Mult0~3358_RESULTA_bus [22];
assign \Mult0~3381  = \Mult0~3358_RESULTA_bus [23];
assign \Mult0~3382  = \Mult0~3358_RESULTA_bus [24];
assign \Mult0~3383  = \Mult0~3358_RESULTA_bus [25];
assign \Mult0~3384  = \Mult0~3358_RESULTA_bus [26];
assign \Mult0~3385  = \Mult0~3358_RESULTA_bus [27];
assign \Mult0~3386  = \Mult0~3358_RESULTA_bus [28];
assign \Mult0~3387  = \Mult0~3358_RESULTA_bus [29];
assign \Mult0~3388  = \Mult0~3358_RESULTA_bus [30];
assign \Mult0~3389  = \Mult0~3358_RESULTA_bus [31];
assign \Mult0~3390  = \Mult0~3358_RESULTA_bus [32];
assign \Mult0~3391  = \Mult0~3358_RESULTA_bus [33];
assign \Mult0~3392  = \Mult0~3358_RESULTA_bus [34];
assign \Mult0~3393  = \Mult0~3358_RESULTA_bus [35];
assign \Mult0~3394  = \Mult0~3358_RESULTA_bus [36];
assign \Mult0~3395  = \Mult0~3358_RESULTA_bus [37];
assign \Mult0~3396  = \Mult0~3358_RESULTA_bus [38];
assign \Mult0~3397  = \Mult0~3358_RESULTA_bus [39];
assign \Mult0~3398  = \Mult0~3358_RESULTA_bus [40];
assign \Mult0~3399  = \Mult0~3358_RESULTA_bus [41];
assign \Mult0~3400  = \Mult0~3358_RESULTA_bus [42];
assign \Mult0~3401  = \Mult0~3358_RESULTA_bus [43];
assign \Mult0~3402  = \Mult0~3358_RESULTA_bus [44];
assign \Mult0~3403  = \Mult0~3358_RESULTA_bus [45];
assign \Mult0~3404  = \Mult0~3358_RESULTA_bus [46];
assign \Mult0~3405  = \Mult0~3358_RESULTA_bus [47];
assign \Mult0~3406  = \Mult0~3358_RESULTA_bus [48];
assign \Mult0~3407  = \Mult0~3358_RESULTA_bus [49];
assign \Mult0~3408  = \Mult0~3358_RESULTA_bus [50];
assign \Mult0~3409  = \Mult0~3358_RESULTA_bus [51];
assign \Mult0~3410  = \Mult0~3358_RESULTA_bus [52];
assign \Mult0~3411  = \Mult0~3358_RESULTA_bus [53];
assign \Mult0~3412  = \Mult0~3358_RESULTA_bus [54];
assign \Mult0~3413  = \Mult0~3358_RESULTA_bus [55];
assign \Mult0~3414  = \Mult0~3358_RESULTA_bus [56];
assign \Mult0~3415  = \Mult0~3358_RESULTA_bus [57];
assign \Mult0~3416  = \Mult0~3358_RESULTA_bus [58];
assign \Mult0~3417  = \Mult0~3358_RESULTA_bus [59];
assign \Mult0~3418  = \Mult0~3358_RESULTA_bus [60];
assign \Mult0~3419  = \Mult0~3358_RESULTA_bus [61];
assign \Mult0~3420  = \Mult0~3358_RESULTA_bus [62];
assign \Mult0~3421  = \Mult0~3358_RESULTA_bus [63];

assign \Mult0~3739_resulta  = \Mult0~3739_RESULTA_bus [0];
assign \Mult0~3740  = \Mult0~3739_RESULTA_bus [1];
assign \Mult0~3741  = \Mult0~3739_RESULTA_bus [2];
assign \Mult0~3742  = \Mult0~3739_RESULTA_bus [3];
assign \Mult0~3743  = \Mult0~3739_RESULTA_bus [4];
assign \Mult0~3744  = \Mult0~3739_RESULTA_bus [5];
assign \Mult0~3745  = \Mult0~3739_RESULTA_bus [6];
assign \Mult0~3746  = \Mult0~3739_RESULTA_bus [7];
assign \Mult0~3747  = \Mult0~3739_RESULTA_bus [8];
assign \Mult0~3748  = \Mult0~3739_RESULTA_bus [9];
assign \Mult0~3749  = \Mult0~3739_RESULTA_bus [10];
assign \Mult0~3750  = \Mult0~3739_RESULTA_bus [11];
assign \Mult0~3751  = \Mult0~3739_RESULTA_bus [12];
assign \Mult0~3752  = \Mult0~3739_RESULTA_bus [13];
assign \Mult0~3753  = \Mult0~3739_RESULTA_bus [14];
assign \Mult0~3754  = \Mult0~3739_RESULTA_bus [15];
assign \Mult0~3755  = \Mult0~3739_RESULTA_bus [16];
assign \Mult0~3756  = \Mult0~3739_RESULTA_bus [17];
assign \Mult0~3757  = \Mult0~3739_RESULTA_bus [18];
assign \Mult0~3758  = \Mult0~3739_RESULTA_bus [19];
assign \Mult0~3759  = \Mult0~3739_RESULTA_bus [20];
assign \Mult0~3760  = \Mult0~3739_RESULTA_bus [21];
assign \Mult0~3761  = \Mult0~3739_RESULTA_bus [22];
assign \Mult0~3762  = \Mult0~3739_RESULTA_bus [23];
assign \Mult0~3763  = \Mult0~3739_RESULTA_bus [24];
assign \Mult0~3764  = \Mult0~3739_RESULTA_bus [25];
assign \Mult0~3765  = \Mult0~3739_RESULTA_bus [26];
assign \Mult0~3766  = \Mult0~3739_RESULTA_bus [27];
assign \Mult0~3767  = \Mult0~3739_RESULTA_bus [28];
assign \Mult0~3768  = \Mult0~3739_RESULTA_bus [29];
assign \Mult0~3769  = \Mult0~3739_RESULTA_bus [30];
assign \Mult0~3770  = \Mult0~3739_RESULTA_bus [31];
assign \Mult0~3771  = \Mult0~3739_RESULTA_bus [32];
assign \Mult0~3772  = \Mult0~3739_RESULTA_bus [33];
assign \Mult0~3773  = \Mult0~3739_RESULTA_bus [34];
assign \Mult0~3774  = \Mult0~3739_RESULTA_bus [35];
assign \Mult0~3775  = \Mult0~3739_RESULTA_bus [36];
assign \Mult0~3776  = \Mult0~3739_RESULTA_bus [37];
assign \Mult0~3777  = \Mult0~3739_RESULTA_bus [38];
assign \Mult0~3778  = \Mult0~3739_RESULTA_bus [39];
assign \Mult0~3779  = \Mult0~3739_RESULTA_bus [40];
assign \Mult0~3780  = \Mult0~3739_RESULTA_bus [41];
assign \Mult0~3781  = \Mult0~3739_RESULTA_bus [42];
assign \Mult0~3782  = \Mult0~3739_RESULTA_bus [43];
assign \Mult0~3783  = \Mult0~3739_RESULTA_bus [44];
assign \Mult0~3784  = \Mult0~3739_RESULTA_bus [45];
assign \Mult0~3785  = \Mult0~3739_RESULTA_bus [46];
assign \Mult0~3786  = \Mult0~3739_RESULTA_bus [47];
assign \Mult0~3787  = \Mult0~3739_RESULTA_bus [48];
assign \Mult0~3788  = \Mult0~3739_RESULTA_bus [49];
assign \Mult0~3789  = \Mult0~3739_RESULTA_bus [50];
assign \Mult0~3790  = \Mult0~3739_RESULTA_bus [51];
assign \Mult0~3791  = \Mult0~3739_RESULTA_bus [52];
assign \Mult0~3792  = \Mult0~3739_RESULTA_bus [53];
assign \Mult0~3793  = \Mult0~3739_RESULTA_bus [54];
assign \Mult0~3794  = \Mult0~3739_RESULTA_bus [55];
assign \Mult0~3795  = \Mult0~3739_RESULTA_bus [56];
assign \Mult0~3796  = \Mult0~3739_RESULTA_bus [57];
assign \Mult0~3797  = \Mult0~3739_RESULTA_bus [58];
assign \Mult0~3798  = \Mult0~3739_RESULTA_bus [59];
assign \Mult0~3799  = \Mult0~3739_RESULTA_bus [60];
assign \Mult0~3800  = \Mult0~3739_RESULTA_bus [61];
assign \Mult0~3801  = \Mult0~3739_RESULTA_bus [62];
assign \Mult0~3802  = \Mult0~3739_RESULTA_bus [63];

assign \Mult0~4432_resulta  = \Mult0~4432_RESULTA_bus [0];
assign \Mult0~4433  = \Mult0~4432_RESULTA_bus [1];
assign \Mult0~4434  = \Mult0~4432_RESULTA_bus [2];
assign \Mult0~4435  = \Mult0~4432_RESULTA_bus [3];
assign \Mult0~4436  = \Mult0~4432_RESULTA_bus [4];
assign \Mult0~4437  = \Mult0~4432_RESULTA_bus [5];
assign \Mult0~4438  = \Mult0~4432_RESULTA_bus [6];
assign \Mult0~4439  = \Mult0~4432_RESULTA_bus [7];
assign \Mult0~4440  = \Mult0~4432_RESULTA_bus [8];
assign \Mult0~4441  = \Mult0~4432_RESULTA_bus [9];
assign \Mult0~4442  = \Mult0~4432_RESULTA_bus [10];
assign \Mult0~4443  = \Mult0~4432_RESULTA_bus [11];
assign \Mult0~4444  = \Mult0~4432_RESULTA_bus [12];
assign \Mult0~4445  = \Mult0~4432_RESULTA_bus [13];
assign \Mult0~4446  = \Mult0~4432_RESULTA_bus [14];
assign \Mult0~4447  = \Mult0~4432_RESULTA_bus [15];
assign \Mult0~4448  = \Mult0~4432_RESULTA_bus [16];
assign \Mult0~4449  = \Mult0~4432_RESULTA_bus [17];
assign \Mult0~4450  = \Mult0~4432_RESULTA_bus [18];
assign \Mult0~4451  = \Mult0~4432_RESULTA_bus [19];
assign \Mult0~4452  = \Mult0~4432_RESULTA_bus [20];
assign \Mult0~4453  = \Mult0~4432_RESULTA_bus [21];
assign \Mult0~4454  = \Mult0~4432_RESULTA_bus [22];
assign \Mult0~4455  = \Mult0~4432_RESULTA_bus [23];
assign \Mult0~4456  = \Mult0~4432_RESULTA_bus [24];
assign \Mult0~4457  = \Mult0~4432_RESULTA_bus [25];
assign \Mult0~4458  = \Mult0~4432_RESULTA_bus [26];
assign \Mult0~4459  = \Mult0~4432_RESULTA_bus [27];
assign \Mult0~4460  = \Mult0~4432_RESULTA_bus [28];
assign \Mult0~4461  = \Mult0~4432_RESULTA_bus [29];
assign \Mult0~4462  = \Mult0~4432_RESULTA_bus [30];
assign \Mult0~4463  = \Mult0~4432_RESULTA_bus [31];
assign \Mult0~4464  = \Mult0~4432_RESULTA_bus [32];
assign \Mult0~4465  = \Mult0~4432_RESULTA_bus [33];
assign \Mult0~4466  = \Mult0~4432_RESULTA_bus [34];
assign \Mult0~4467  = \Mult0~4432_RESULTA_bus [35];
assign \Mult0~4468  = \Mult0~4432_RESULTA_bus [36];
assign \Mult0~4469  = \Mult0~4432_RESULTA_bus [37];
assign \Mult0~4470  = \Mult0~4432_RESULTA_bus [38];
assign \Mult0~4471  = \Mult0~4432_RESULTA_bus [39];
assign \Mult0~4472  = \Mult0~4432_RESULTA_bus [40];
assign \Mult0~4473  = \Mult0~4432_RESULTA_bus [41];
assign \Mult0~4474  = \Mult0~4432_RESULTA_bus [42];
assign \Mult0~4475  = \Mult0~4432_RESULTA_bus [43];
assign \Mult0~4476  = \Mult0~4432_RESULTA_bus [44];
assign \Mult0~4477  = \Mult0~4432_RESULTA_bus [45];
assign \Mult0~4478  = \Mult0~4432_RESULTA_bus [46];
assign \Mult0~4479  = \Mult0~4432_RESULTA_bus [47];
assign \Mult0~4480  = \Mult0~4432_RESULTA_bus [48];
assign \Mult0~4481  = \Mult0~4432_RESULTA_bus [49];
assign \Mult0~4482  = \Mult0~4432_RESULTA_bus [50];
assign \Mult0~4483  = \Mult0~4432_RESULTA_bus [51];
assign \Mult0~4484  = \Mult0~4432_RESULTA_bus [52];
assign \Mult0~4485  = \Mult0~4432_RESULTA_bus [53];
assign \Mult0~4486  = \Mult0~4432_RESULTA_bus [54];
assign \Mult0~4487  = \Mult0~4432_RESULTA_bus [55];
assign \Mult0~4488  = \Mult0~4432_RESULTA_bus [56];
assign \Mult0~4489  = \Mult0~4432_RESULTA_bus [57];
assign \Mult0~4490  = \Mult0~4432_RESULTA_bus [58];
assign \Mult0~4491  = \Mult0~4432_RESULTA_bus [59];
assign \Mult0~4492  = \Mult0~4432_RESULTA_bus [60];
assign \Mult0~4493  = \Mult0~4432_RESULTA_bus [61];
assign \Mult0~4494  = \Mult0~4432_RESULTA_bus [62];
assign \Mult0~4495  = \Mult0~4432_RESULTA_bus [63];

assign \Mult0~4773_resulta  = \Mult0~4773_RESULTA_bus [0];
assign \Mult0~4774  = \Mult0~4773_RESULTA_bus [1];
assign \Mult0~4775  = \Mult0~4773_RESULTA_bus [2];
assign \Mult0~4776  = \Mult0~4773_RESULTA_bus [3];
assign \Mult0~4777  = \Mult0~4773_RESULTA_bus [4];
assign \Mult0~4778  = \Mult0~4773_RESULTA_bus [5];
assign \Mult0~4779  = \Mult0~4773_RESULTA_bus [6];
assign \Mult0~4780  = \Mult0~4773_RESULTA_bus [7];
assign \Mult0~4781  = \Mult0~4773_RESULTA_bus [8];
assign \Mult0~4782  = \Mult0~4773_RESULTA_bus [9];
assign \Mult0~4783  = \Mult0~4773_RESULTA_bus [10];
assign \Mult0~4784  = \Mult0~4773_RESULTA_bus [11];
assign \Mult0~4785  = \Mult0~4773_RESULTA_bus [12];
assign \Mult0~4786  = \Mult0~4773_RESULTA_bus [13];
assign \Mult0~4787  = \Mult0~4773_RESULTA_bus [14];
assign \Mult0~4788  = \Mult0~4773_RESULTA_bus [15];
assign \Mult0~4789  = \Mult0~4773_RESULTA_bus [16];
assign \Mult0~4790  = \Mult0~4773_RESULTA_bus [17];
assign \Mult0~4791  = \Mult0~4773_RESULTA_bus [18];
assign \Mult0~4792  = \Mult0~4773_RESULTA_bus [19];
assign \Mult0~4793  = \Mult0~4773_RESULTA_bus [20];
assign \Mult0~4794  = \Mult0~4773_RESULTA_bus [21];
assign \Mult0~4795  = \Mult0~4773_RESULTA_bus [22];
assign \Mult0~4796  = \Mult0~4773_RESULTA_bus [23];
assign \Mult0~4797  = \Mult0~4773_RESULTA_bus [24];
assign \Mult0~4798  = \Mult0~4773_RESULTA_bus [25];
assign \Mult0~4799  = \Mult0~4773_RESULTA_bus [26];
assign \Mult0~4800  = \Mult0~4773_RESULTA_bus [27];
assign \Mult0~4801  = \Mult0~4773_RESULTA_bus [28];
assign \Mult0~4802  = \Mult0~4773_RESULTA_bus [29];
assign \Mult0~4803  = \Mult0~4773_RESULTA_bus [30];
assign \Mult0~4804  = \Mult0~4773_RESULTA_bus [31];
assign \Mult0~4805  = \Mult0~4773_RESULTA_bus [32];
assign \Mult0~4806  = \Mult0~4773_RESULTA_bus [33];
assign \Mult0~4807  = \Mult0~4773_RESULTA_bus [34];
assign \Mult0~4808  = \Mult0~4773_RESULTA_bus [35];
assign \Mult0~4809  = \Mult0~4773_RESULTA_bus [36];
assign \Mult0~4810  = \Mult0~4773_RESULTA_bus [37];
assign \Mult0~4811  = \Mult0~4773_RESULTA_bus [38];
assign \Mult0~4812  = \Mult0~4773_RESULTA_bus [39];
assign \Mult0~4813  = \Mult0~4773_RESULTA_bus [40];
assign \Mult0~4814  = \Mult0~4773_RESULTA_bus [41];
assign \Mult0~4815  = \Mult0~4773_RESULTA_bus [42];
assign \Mult0~4816  = \Mult0~4773_RESULTA_bus [43];
assign \Mult0~4817  = \Mult0~4773_RESULTA_bus [44];
assign \Mult0~4818  = \Mult0~4773_RESULTA_bus [45];
assign \Mult0~4819  = \Mult0~4773_RESULTA_bus [46];
assign \Mult0~4820  = \Mult0~4773_RESULTA_bus [47];
assign \Mult0~4821  = \Mult0~4773_RESULTA_bus [48];
assign \Mult0~4822  = \Mult0~4773_RESULTA_bus [49];
assign \Mult0~4823  = \Mult0~4773_RESULTA_bus [50];
assign \Mult0~4824  = \Mult0~4773_RESULTA_bus [51];
assign \Mult0~4825  = \Mult0~4773_RESULTA_bus [52];
assign \Mult0~4826  = \Mult0~4773_RESULTA_bus [53];
assign \Mult0~4827  = \Mult0~4773_RESULTA_bus [54];
assign \Mult0~4828  = \Mult0~4773_RESULTA_bus [55];
assign \Mult0~4829  = \Mult0~4773_RESULTA_bus [56];
assign \Mult0~4830  = \Mult0~4773_RESULTA_bus [57];
assign \Mult0~4831  = \Mult0~4773_RESULTA_bus [58];
assign \Mult0~4832  = \Mult0~4773_RESULTA_bus [59];
assign \Mult0~4833  = \Mult0~4773_RESULTA_bus [60];
assign \Mult0~4834  = \Mult0~4773_RESULTA_bus [61];
assign \Mult0~4835  = \Mult0~4773_RESULTA_bus [62];
assign \Mult0~4836  = \Mult0~4773_RESULTA_bus [63];

assign \Mult0~mult_h_mult_h_mult_h_mult_hlmac_resulta  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [0];
assign \Mult0~6080  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [1];
assign \Mult0~6081  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [2];
assign \Mult0~6082  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [3];
assign \Mult0~6083  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [4];
assign \Mult0~6084  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [5];
assign \Mult0~6085  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [6];
assign \Mult0~6086  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [7];
assign \Mult0~6087  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [8];
assign \Mult0~6088  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [9];
assign \Mult0~6089  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [10];
assign \Mult0~6090  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [11];
assign \Mult0~6091  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [12];
assign \Mult0~6092  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [13];
assign \Mult0~6093  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [14];
assign \Mult0~6094  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [15];
assign \Mult0~6095  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [16];
assign \Mult0~6096  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [17];
assign \Mult0~6097  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [18];
assign \Mult0~6098  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [19];
assign \Mult0~6099  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [20];
assign \Mult0~6100  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [21];
assign \Mult0~6101  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [22];
assign \Mult0~6102  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [23];
assign \Mult0~6103  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [24];
assign \Mult0~6104  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [25];
assign \Mult0~6105  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [26];
assign \Mult0~6106  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [27];
assign \Mult0~6107  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [28];
assign \Mult0~6108  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [29];
assign \Mult0~6109  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [30];
assign \Mult0~6110  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [31];
assign \Mult0~6111  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [32];
assign \Mult0~6112  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [33];
assign \Mult0~6113  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [34];
assign \Mult0~6114  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [35];
assign \Mult0~6115  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [36];
assign \Mult0~6116  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [37];
assign \Mult0~6117  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [38];
assign \Mult0~6118  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [39];
assign \Mult0~6119  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [40];
assign \Mult0~6120  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [41];
assign \Mult0~6121  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [42];
assign \Mult0~6122  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [43];
assign \Mult0~6123  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [44];
assign \Mult0~6124  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [45];
assign \Mult0~6125  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [46];
assign \Mult0~6126  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [47];
assign \Mult0~6127  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [48];
assign \Mult0~5114  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [49];
assign \Mult0~5115  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [50];
assign \Mult0~5116  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [51];
assign \Mult0~5117  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [52];
assign \Mult0~5118  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [53];
assign \Mult0~5119  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [54];
assign \Mult0~5120  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [55];
assign \Mult0~5121  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [56];
assign \Mult0~5122  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [57];
assign \Mult0~5123  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [58];
assign \Mult0~5124  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [59];
assign \Mult0~5125  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [60];
assign \Mult0~5126  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [61];
assign \Mult0~5127  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [62];
assign \Mult0~5128  = \Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus [63];

assign \Mult0~5406_resulta  = \Mult0~5406_RESULTA_bus [0];
assign \Mult0~5407  = \Mult0~5406_RESULTA_bus [1];
assign \Mult0~5408  = \Mult0~5406_RESULTA_bus [2];
assign \Mult0~5409  = \Mult0~5406_RESULTA_bus [3];
assign \Mult0~5410  = \Mult0~5406_RESULTA_bus [4];
assign \Mult0~5411  = \Mult0~5406_RESULTA_bus [5];
assign \Mult0~5412  = \Mult0~5406_RESULTA_bus [6];
assign \Mult0~5413  = \Mult0~5406_RESULTA_bus [7];
assign \Mult0~5414  = \Mult0~5406_RESULTA_bus [8];
assign \Mult0~5415  = \Mult0~5406_RESULTA_bus [9];
assign \Mult0~5416  = \Mult0~5406_RESULTA_bus [10];
assign \Mult0~5417  = \Mult0~5406_RESULTA_bus [11];
assign \Mult0~5418  = \Mult0~5406_RESULTA_bus [12];
assign \Mult0~5419  = \Mult0~5406_RESULTA_bus [13];
assign \Mult0~5420  = \Mult0~5406_RESULTA_bus [14];
assign \Mult0~5421  = \Mult0~5406_RESULTA_bus [15];
assign \Mult0~5422  = \Mult0~5406_RESULTA_bus [16];
assign \Mult0~5423  = \Mult0~5406_RESULTA_bus [17];
assign \Mult0~5424  = \Mult0~5406_RESULTA_bus [18];
assign \Mult0~5425  = \Mult0~5406_RESULTA_bus [19];
assign \Mult0~5426  = \Mult0~5406_RESULTA_bus [20];
assign \Mult0~5427  = \Mult0~5406_RESULTA_bus [21];
assign \Mult0~5428  = \Mult0~5406_RESULTA_bus [22];
assign \Mult0~5429  = \Mult0~5406_RESULTA_bus [23];
assign \Mult0~5430  = \Mult0~5406_RESULTA_bus [24];
assign \Mult0~5431  = \Mult0~5406_RESULTA_bus [25];
assign \Mult0~5432  = \Mult0~5406_RESULTA_bus [26];
assign \Mult0~5433  = \Mult0~5406_RESULTA_bus [27];
assign \Mult0~5434  = \Mult0~5406_RESULTA_bus [28];
assign \Mult0~5435  = \Mult0~5406_RESULTA_bus [29];
assign \Mult0~5436  = \Mult0~5406_RESULTA_bus [30];
assign \Mult0~5437  = \Mult0~5406_RESULTA_bus [31];
assign \Mult0~5438  = \Mult0~5406_RESULTA_bus [32];
assign \Mult0~5439  = \Mult0~5406_RESULTA_bus [33];
assign \Mult0~5440  = \Mult0~5406_RESULTA_bus [34];
assign \Mult0~5441  = \Mult0~5406_RESULTA_bus [35];
assign \Mult0~5442  = \Mult0~5406_RESULTA_bus [36];
assign \Mult0~5443  = \Mult0~5406_RESULTA_bus [37];
assign \Mult0~5444  = \Mult0~5406_RESULTA_bus [38];
assign \Mult0~5445  = \Mult0~5406_RESULTA_bus [39];
assign \Mult0~5446  = \Mult0~5406_RESULTA_bus [40];
assign \Mult0~5447  = \Mult0~5406_RESULTA_bus [41];
assign \Mult0~5448  = \Mult0~5406_RESULTA_bus [42];
assign \Mult0~5449  = \Mult0~5406_RESULTA_bus [43];
assign \Mult0~5450  = \Mult0~5406_RESULTA_bus [44];
assign \Mult0~5451  = \Mult0~5406_RESULTA_bus [45];
assign \Mult0~5452  = \Mult0~5406_RESULTA_bus [46];
assign \Mult0~5453  = \Mult0~5406_RESULTA_bus [47];
assign \Mult0~5454  = \Mult0~5406_RESULTA_bus [48];
assign \Mult0~5455  = \Mult0~5406_RESULTA_bus [49];
assign \Mult0~5456  = \Mult0~5406_RESULTA_bus [50];
assign \Mult0~5457  = \Mult0~5406_RESULTA_bus [51];
assign \Mult0~5458  = \Mult0~5406_RESULTA_bus [52];
assign \Mult0~5459  = \Mult0~5406_RESULTA_bus [53];
assign \Mult0~5460  = \Mult0~5406_RESULTA_bus [54];
assign \Mult0~5461  = \Mult0~5406_RESULTA_bus [55];
assign \Mult0~5462  = \Mult0~5406_RESULTA_bus [56];
assign \Mult0~5463  = \Mult0~5406_RESULTA_bus [57];
assign \Mult0~5464  = \Mult0~5406_RESULTA_bus [58];
assign \Mult0~5465  = \Mult0~5406_RESULTA_bus [59];
assign \Mult0~5466  = \Mult0~5406_RESULTA_bus [60];
assign \Mult0~5467  = \Mult0~5406_RESULTA_bus [61];
assign \Mult0~5468  = \Mult0~5406_RESULTA_bus [62];
assign \Mult0~5469  = \Mult0~5406_RESULTA_bus [63];

assign \Mult0~5747_resulta  = \Mult0~5747_RESULTA_bus [0];
assign \Mult0~5748  = \Mult0~5747_RESULTA_bus [1];
assign \Mult0~5749  = \Mult0~5747_RESULTA_bus [2];
assign \Mult0~5750  = \Mult0~5747_RESULTA_bus [3];
assign \Mult0~5751  = \Mult0~5747_RESULTA_bus [4];
assign \Mult0~5752  = \Mult0~5747_RESULTA_bus [5];
assign \Mult0~5753  = \Mult0~5747_RESULTA_bus [6];
assign \Mult0~5754  = \Mult0~5747_RESULTA_bus [7];
assign \Mult0~5755  = \Mult0~5747_RESULTA_bus [8];
assign \Mult0~5756  = \Mult0~5747_RESULTA_bus [9];
assign \Mult0~5757  = \Mult0~5747_RESULTA_bus [10];
assign \Mult0~5758  = \Mult0~5747_RESULTA_bus [11];
assign \Mult0~5759  = \Mult0~5747_RESULTA_bus [12];
assign \Mult0~5760  = \Mult0~5747_RESULTA_bus [13];
assign \Mult0~5761  = \Mult0~5747_RESULTA_bus [14];
assign \Mult0~5762  = \Mult0~5747_RESULTA_bus [15];
assign \Mult0~5763  = \Mult0~5747_RESULTA_bus [16];
assign \Mult0~5764  = \Mult0~5747_RESULTA_bus [17];
assign \Mult0~5765  = \Mult0~5747_RESULTA_bus [18];
assign \Mult0~5766  = \Mult0~5747_RESULTA_bus [19];
assign \Mult0~5767  = \Mult0~5747_RESULTA_bus [20];
assign \Mult0~5768  = \Mult0~5747_RESULTA_bus [21];
assign \Mult0~5769  = \Mult0~5747_RESULTA_bus [22];
assign \Mult0~5770  = \Mult0~5747_RESULTA_bus [23];
assign \Mult0~5771  = \Mult0~5747_RESULTA_bus [24];
assign \Mult0~5772  = \Mult0~5747_RESULTA_bus [25];
assign \Mult0~5773  = \Mult0~5747_RESULTA_bus [26];
assign \Mult0~5774  = \Mult0~5747_RESULTA_bus [27];
assign \Mult0~5775  = \Mult0~5747_RESULTA_bus [28];
assign \Mult0~5776  = \Mult0~5747_RESULTA_bus [29];
assign \Mult0~5777  = \Mult0~5747_RESULTA_bus [30];
assign \Mult0~5778  = \Mult0~5747_RESULTA_bus [31];
assign \Mult0~5779  = \Mult0~5747_RESULTA_bus [32];
assign \Mult0~5780  = \Mult0~5747_RESULTA_bus [33];
assign \Mult0~5781  = \Mult0~5747_RESULTA_bus [34];
assign \Mult0~5782  = \Mult0~5747_RESULTA_bus [35];
assign \Mult0~5783  = \Mult0~5747_RESULTA_bus [36];
assign \Mult0~5784  = \Mult0~5747_RESULTA_bus [37];
assign \Mult0~5785  = \Mult0~5747_RESULTA_bus [38];
assign \Mult0~5786  = \Mult0~5747_RESULTA_bus [39];
assign \Mult0~5787  = \Mult0~5747_RESULTA_bus [40];
assign \Mult0~5788  = \Mult0~5747_RESULTA_bus [41];
assign \Mult0~5789  = \Mult0~5747_RESULTA_bus [42];
assign \Mult0~5790  = \Mult0~5747_RESULTA_bus [43];
assign \Mult0~5791  = \Mult0~5747_RESULTA_bus [44];
assign \Mult0~5792  = \Mult0~5747_RESULTA_bus [45];
assign \Mult0~5793  = \Mult0~5747_RESULTA_bus [46];
assign \Mult0~5794  = \Mult0~5747_RESULTA_bus [47];
assign \Mult0~5795  = \Mult0~5747_RESULTA_bus [48];
assign \Mult0~5796  = \Mult0~5747_RESULTA_bus [49];
assign \Mult0~5797  = \Mult0~5747_RESULTA_bus [50];
assign \Mult0~5798  = \Mult0~5747_RESULTA_bus [51];
assign \Mult0~5799  = \Mult0~5747_RESULTA_bus [52];
assign \Mult0~5800  = \Mult0~5747_RESULTA_bus [53];
assign \Mult0~5801  = \Mult0~5747_RESULTA_bus [54];
assign \Mult0~5802  = \Mult0~5747_RESULTA_bus [55];
assign \Mult0~5803  = \Mult0~5747_RESULTA_bus [56];
assign \Mult0~5804  = \Mult0~5747_RESULTA_bus [57];
assign \Mult0~5805  = \Mult0~5747_RESULTA_bus [58];
assign \Mult0~5806  = \Mult0~5747_RESULTA_bus [59];
assign \Mult0~5807  = \Mult0~5747_RESULTA_bus [60];
assign \Mult0~5808  = \Mult0~5747_RESULTA_bus [61];
assign \Mult0~5809  = \Mult0~5747_RESULTA_bus [62];
assign \Mult0~5810  = \Mult0~5747_RESULTA_bus [63];

assign \Mult0~5875  = \Mult0~5747_CHAINOUT_bus [0];
assign \Mult0~5876  = \Mult0~5747_CHAINOUT_bus [1];
assign \Mult0~5877  = \Mult0~5747_CHAINOUT_bus [2];
assign \Mult0~5878  = \Mult0~5747_CHAINOUT_bus [3];
assign \Mult0~5879  = \Mult0~5747_CHAINOUT_bus [4];
assign \Mult0~5880  = \Mult0~5747_CHAINOUT_bus [5];
assign \Mult0~5881  = \Mult0~5747_CHAINOUT_bus [6];
assign \Mult0~5882  = \Mult0~5747_CHAINOUT_bus [7];
assign \Mult0~5883  = \Mult0~5747_CHAINOUT_bus [8];
assign \Mult0~5884  = \Mult0~5747_CHAINOUT_bus [9];
assign \Mult0~5885  = \Mult0~5747_CHAINOUT_bus [10];
assign \Mult0~5886  = \Mult0~5747_CHAINOUT_bus [11];
assign \Mult0~5887  = \Mult0~5747_CHAINOUT_bus [12];
assign \Mult0~5888  = \Mult0~5747_CHAINOUT_bus [13];
assign \Mult0~5889  = \Mult0~5747_CHAINOUT_bus [14];
assign \Mult0~5890  = \Mult0~5747_CHAINOUT_bus [15];
assign \Mult0~5891  = \Mult0~5747_CHAINOUT_bus [16];
assign \Mult0~5892  = \Mult0~5747_CHAINOUT_bus [17];
assign \Mult0~5893  = \Mult0~5747_CHAINOUT_bus [18];
assign \Mult0~5894  = \Mult0~5747_CHAINOUT_bus [19];
assign \Mult0~5895  = \Mult0~5747_CHAINOUT_bus [20];
assign \Mult0~5896  = \Mult0~5747_CHAINOUT_bus [21];
assign \Mult0~5897  = \Mult0~5747_CHAINOUT_bus [22];
assign \Mult0~5898  = \Mult0~5747_CHAINOUT_bus [23];
assign \Mult0~5899  = \Mult0~5747_CHAINOUT_bus [24];
assign \Mult0~5900  = \Mult0~5747_CHAINOUT_bus [25];
assign \Mult0~5901  = \Mult0~5747_CHAINOUT_bus [26];
assign \Mult0~5902  = \Mult0~5747_CHAINOUT_bus [27];
assign \Mult0~5903  = \Mult0~5747_CHAINOUT_bus [28];
assign \Mult0~5904  = \Mult0~5747_CHAINOUT_bus [29];
assign \Mult0~5905  = \Mult0~5747_CHAINOUT_bus [30];
assign \Mult0~5906  = \Mult0~5747_CHAINOUT_bus [31];
assign \Mult0~5907  = \Mult0~5747_CHAINOUT_bus [32];
assign \Mult0~5908  = \Mult0~5747_CHAINOUT_bus [33];
assign \Mult0~5909  = \Mult0~5747_CHAINOUT_bus [34];
assign \Mult0~5910  = \Mult0~5747_CHAINOUT_bus [35];
assign \Mult0~5911  = \Mult0~5747_CHAINOUT_bus [36];
assign \Mult0~5912  = \Mult0~5747_CHAINOUT_bus [37];
assign \Mult0~5913  = \Mult0~5747_CHAINOUT_bus [38];
assign \Mult0~5914  = \Mult0~5747_CHAINOUT_bus [39];
assign \Mult0~5915  = \Mult0~5747_CHAINOUT_bus [40];
assign \Mult0~5916  = \Mult0~5747_CHAINOUT_bus [41];
assign \Mult0~5917  = \Mult0~5747_CHAINOUT_bus [42];
assign \Mult0~5918  = \Mult0~5747_CHAINOUT_bus [43];
assign \Mult0~5919  = \Mult0~5747_CHAINOUT_bus [44];
assign \Mult0~5920  = \Mult0~5747_CHAINOUT_bus [45];
assign \Mult0~5921  = \Mult0~5747_CHAINOUT_bus [46];
assign \Mult0~5922  = \Mult0~5747_CHAINOUT_bus [47];
assign \Mult0~5923  = \Mult0~5747_CHAINOUT_bus [48];
assign \Mult0~5924  = \Mult0~5747_CHAINOUT_bus [49];
assign \Mult0~5925  = \Mult0~5747_CHAINOUT_bus [50];
assign \Mult0~5926  = \Mult0~5747_CHAINOUT_bus [51];
assign \Mult0~5927  = \Mult0~5747_CHAINOUT_bus [52];
assign \Mult0~5928  = \Mult0~5747_CHAINOUT_bus [53];
assign \Mult0~5929  = \Mult0~5747_CHAINOUT_bus [54];
assign \Mult0~5930  = \Mult0~5747_CHAINOUT_bus [55];
assign \Mult0~5931  = \Mult0~5747_CHAINOUT_bus [56];
assign \Mult0~5932  = \Mult0~5747_CHAINOUT_bus [57];
assign \Mult0~5933  = \Mult0~5747_CHAINOUT_bus [58];
assign \Mult0~5934  = \Mult0~5747_CHAINOUT_bus [59];
assign \Mult0~5935  = \Mult0~5747_CHAINOUT_bus [60];
assign \Mult0~5936  = \Mult0~5747_CHAINOUT_bus [61];
assign \Mult0~5937  = \Mult0~5747_CHAINOUT_bus [62];
assign \Mult0~5938  = \Mult0~5747_CHAINOUT_bus [63];

// Location: MLABCELL_X28_Y53_N3
cyclonev_io_obuf \sum[0]~output (
	.i(reg_sum[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[0]),
	.obar());
// synopsys translate_off
defparam \sum[0]~output .bus_hold = "false";
defparam \sum[0]~output .open_drain_output = "false";
defparam \sum[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N36
cyclonev_io_obuf \sum[1]~output (
	.i(reg_sum[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[1]),
	.obar());
// synopsys translate_off
defparam \sum[1]~output .bus_hold = "false";
defparam \sum[1]~output .open_drain_output = "false";
defparam \sum[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N3
cyclonev_io_obuf \sum[2]~output (
	.i(reg_sum[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[2]),
	.obar());
// synopsys translate_off
defparam \sum[2]~output .bus_hold = "false";
defparam \sum[2]~output .open_drain_output = "false";
defparam \sum[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N9
cyclonev_io_obuf \sum[3]~output (
	.i(reg_sum[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[3]),
	.obar());
// synopsys translate_off
defparam \sum[3]~output .bus_hold = "false";
defparam \sum[3]~output .open_drain_output = "false";
defparam \sum[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N12
cyclonev_io_obuf \sum[4]~output (
	.i(reg_sum[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[4]),
	.obar());
// synopsys translate_off
defparam \sum[4]~output .bus_hold = "false";
defparam \sum[4]~output .open_drain_output = "false";
defparam \sum[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N21
cyclonev_io_obuf \sum[5]~output (
	.i(reg_sum[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[5]),
	.obar());
// synopsys translate_off
defparam \sum[5]~output .bus_hold = "false";
defparam \sum[5]~output .open_drain_output = "false";
defparam \sum[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N24
cyclonev_io_obuf \sum[6]~output (
	.i(reg_sum[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[6]),
	.obar());
// synopsys translate_off
defparam \sum[6]~output .bus_hold = "false";
defparam \sum[6]~output .open_drain_output = "false";
defparam \sum[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N33
cyclonev_io_obuf \sum[7]~output (
	.i(reg_sum[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[7]),
	.obar());
// synopsys translate_off
defparam \sum[7]~output .bus_hold = "false";
defparam \sum[7]~output .open_drain_output = "false";
defparam \sum[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N3
cyclonev_io_obuf \sum[8]~output (
	.i(reg_sum[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[8]),
	.obar());
// synopsys translate_off
defparam \sum[8]~output .bus_hold = "false";
defparam \sum[8]~output .open_drain_output = "false";
defparam \sum[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N0
cyclonev_io_obuf \sum[9]~output (
	.i(reg_sum[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[9]),
	.obar());
// synopsys translate_off
defparam \sum[9]~output .bus_hold = "false";
defparam \sum[9]~output .open_drain_output = "false";
defparam \sum[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N3
cyclonev_io_obuf \sum[10]~output (
	.i(reg_sum[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[10]),
	.obar());
// synopsys translate_off
defparam \sum[10]~output .bus_hold = "false";
defparam \sum[10]~output .open_drain_output = "false";
defparam \sum[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N39
cyclonev_io_obuf \sum[11]~output (
	.i(reg_sum[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[11]),
	.obar());
// synopsys translate_off
defparam \sum[11]~output .bus_hold = "false";
defparam \sum[11]~output .open_drain_output = "false";
defparam \sum[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N12
cyclonev_io_obuf \sum[12]~output (
	.i(reg_sum[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[12]),
	.obar());
// synopsys translate_off
defparam \sum[12]~output .bus_hold = "false";
defparam \sum[12]~output .open_drain_output = "false";
defparam \sum[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N30
cyclonev_io_obuf \sum[13]~output (
	.i(reg_sum[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[13]),
	.obar());
// synopsys translate_off
defparam \sum[13]~output .bus_hold = "false";
defparam \sum[13]~output .open_drain_output = "false";
defparam \sum[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N0
cyclonev_io_obuf \sum[14]~output (
	.i(reg_sum[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[14]),
	.obar());
// synopsys translate_off
defparam \sum[14]~output .bus_hold = "false";
defparam \sum[14]~output .open_drain_output = "false";
defparam \sum[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N45
cyclonev_io_obuf \sum[15]~output (
	.i(reg_sum[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[15]),
	.obar());
// synopsys translate_off
defparam \sum[15]~output .bus_hold = "false";
defparam \sum[15]~output .open_drain_output = "false";
defparam \sum[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N0
cyclonev_io_obuf \sum[16]~output (
	.i(reg_sum[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[16]),
	.obar());
// synopsys translate_off
defparam \sum[16]~output .bus_hold = "false";
defparam \sum[16]~output .open_drain_output = "false";
defparam \sum[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N51
cyclonev_io_obuf \sum[17]~output (
	.i(reg_sum[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[17]),
	.obar());
// synopsys translate_off
defparam \sum[17]~output .bus_hold = "false";
defparam \sum[17]~output .open_drain_output = "false";
defparam \sum[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N6
cyclonev_io_obuf \sum[18]~output (
	.i(reg_sum[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[18]),
	.obar());
// synopsys translate_off
defparam \sum[18]~output .bus_hold = "false";
defparam \sum[18]~output .open_drain_output = "false";
defparam \sum[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N0
cyclonev_io_obuf \sum[19]~output (
	.i(reg_sum[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[19]),
	.obar());
// synopsys translate_off
defparam \sum[19]~output .bus_hold = "false";
defparam \sum[19]~output .open_drain_output = "false";
defparam \sum[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N9
cyclonev_io_obuf \sum[20]~output (
	.i(reg_sum[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[20]),
	.obar());
// synopsys translate_off
defparam \sum[20]~output .bus_hold = "false";
defparam \sum[20]~output .open_drain_output = "false";
defparam \sum[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N12
cyclonev_io_obuf \sum[21]~output (
	.i(reg_sum[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[21]),
	.obar());
// synopsys translate_off
defparam \sum[21]~output .bus_hold = "false";
defparam \sum[21]~output .open_drain_output = "false";
defparam \sum[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N21
cyclonev_io_obuf \sum[22]~output (
	.i(reg_sum[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[22]),
	.obar());
// synopsys translate_off
defparam \sum[22]~output .bus_hold = "false";
defparam \sum[22]~output .open_drain_output = "false";
defparam \sum[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N24
cyclonev_io_obuf \sum[23]~output (
	.i(reg_sum[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[23]),
	.obar());
// synopsys translate_off
defparam \sum[23]~output .bus_hold = "false";
defparam \sum[23]~output .open_drain_output = "false";
defparam \sum[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N33
cyclonev_io_obuf \sum[24]~output (
	.i(reg_sum[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[24]),
	.obar());
// synopsys translate_off
defparam \sum[24]~output .bus_hold = "false";
defparam \sum[24]~output .open_drain_output = "false";
defparam \sum[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N36
cyclonev_io_obuf \sum[25]~output (
	.i(reg_sum[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[25]),
	.obar());
// synopsys translate_off
defparam \sum[25]~output .bus_hold = "false";
defparam \sum[25]~output .open_drain_output = "false";
defparam \sum[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y51_N45
cyclonev_io_obuf \sum[26]~output (
	.i(reg_sum[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[26]),
	.obar());
// synopsys translate_off
defparam \sum[26]~output .bus_hold = "false";
defparam \sum[26]~output .open_drain_output = "false";
defparam \sum[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N9
cyclonev_io_obuf \sum[27]~output (
	.i(reg_sum[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[27]),
	.obar());
// synopsys translate_off
defparam \sum[27]~output .bus_hold = "false";
defparam \sum[27]~output .open_drain_output = "false";
defparam \sum[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N15
cyclonev_io_obuf \sum[28]~output (
	.i(reg_sum[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[28]),
	.obar());
// synopsys translate_off
defparam \sum[28]~output .bus_hold = "false";
defparam \sum[28]~output .open_drain_output = "false";
defparam \sum[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N21
cyclonev_io_obuf \sum[29]~output (
	.i(reg_sum[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[29]),
	.obar());
// synopsys translate_off
defparam \sum[29]~output .bus_hold = "false";
defparam \sum[29]~output .open_drain_output = "false";
defparam \sum[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N27
cyclonev_io_obuf \sum[30]~output (
	.i(reg_sum[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[30]),
	.obar());
// synopsys translate_off
defparam \sum[30]~output .bus_hold = "false";
defparam \sum[30]~output .open_drain_output = "false";
defparam \sum[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N30
cyclonev_io_obuf \sum[31]~output (
	.i(reg_sum[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[31]),
	.obar());
// synopsys translate_off
defparam \sum[31]~output .bus_hold = "false";
defparam \sum[31]~output .open_drain_output = "false";
defparam \sum[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N39
cyclonev_io_obuf \sum[32]~output (
	.i(reg_sum[32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[32]),
	.obar());
// synopsys translate_off
defparam \sum[32]~output .bus_hold = "false";
defparam \sum[32]~output .open_drain_output = "false";
defparam \sum[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y50_N0
cyclonev_io_obuf \sum[33]~output (
	.i(reg_sum[33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[33]),
	.obar());
// synopsys translate_off
defparam \sum[33]~output .bus_hold = "false";
defparam \sum[33]~output .open_drain_output = "false";
defparam \sum[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N45
cyclonev_io_obuf \sum[34]~output (
	.i(reg_sum[34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[34]),
	.obar());
// synopsys translate_off
defparam \sum[34]~output .bus_hold = "false";
defparam \sum[34]~output .open_drain_output = "false";
defparam \sum[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y50_N9
cyclonev_io_obuf \sum[35]~output (
	.i(reg_sum[35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[35]),
	.obar());
// synopsys translate_off
defparam \sum[35]~output .bus_hold = "false";
defparam \sum[35]~output .open_drain_output = "false";
defparam \sum[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N48
cyclonev_io_obuf \sum[36]~output (
	.i(reg_sum[36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[36]),
	.obar());
// synopsys translate_off
defparam \sum[36]~output .bus_hold = "false";
defparam \sum[36]~output .open_drain_output = "false";
defparam \sum[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y50_N12
cyclonev_io_obuf \sum[37]~output (
	.i(reg_sum[37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[37]),
	.obar());
// synopsys translate_off
defparam \sum[37]~output .bus_hold = "false";
defparam \sum[37]~output .open_drain_output = "false";
defparam \sum[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N3
cyclonev_io_obuf \sum[38]~output (
	.i(reg_sum[38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[38]),
	.obar());
// synopsys translate_off
defparam \sum[38]~output .bus_hold = "false";
defparam \sum[38]~output .open_drain_output = "false";
defparam \sum[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N3
cyclonev_io_obuf \sum[39]~output (
	.i(reg_sum[39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[39]),
	.obar());
// synopsys translate_off
defparam \sum[39]~output .bus_hold = "false";
defparam \sum[39]~output .open_drain_output = "false";
defparam \sum[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N6
cyclonev_io_obuf \sum[40]~output (
	.i(reg_sum[40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[40]),
	.obar());
// synopsys translate_off
defparam \sum[40]~output .bus_hold = "false";
defparam \sum[40]~output .open_drain_output = "false";
defparam \sum[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N15
cyclonev_io_obuf \sum[41]~output (
	.i(reg_sum[41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[41]),
	.obar());
// synopsys translate_off
defparam \sum[41]~output .bus_hold = "false";
defparam \sum[41]~output .open_drain_output = "false";
defparam \sum[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N21
cyclonev_io_obuf \sum[42]~output (
	.i(reg_sum[42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[42]),
	.obar());
// synopsys translate_off
defparam \sum[42]~output .bus_hold = "false";
defparam \sum[42]~output .open_drain_output = "false";
defparam \sum[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N27
cyclonev_io_obuf \sum[43]~output (
	.i(reg_sum[43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[43]),
	.obar());
// synopsys translate_off
defparam \sum[43]~output .bus_hold = "false";
defparam \sum[43]~output .open_drain_output = "false";
defparam \sum[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N6
cyclonev_io_obuf \sum[44]~output (
	.i(reg_sum[44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[44]),
	.obar());
// synopsys translate_off
defparam \sum[44]~output .bus_hold = "false";
defparam \sum[44]~output .open_drain_output = "false";
defparam \sum[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N15
cyclonev_io_obuf \sum[45]~output (
	.i(reg_sum[45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[45]),
	.obar());
// synopsys translate_off
defparam \sum[45]~output .bus_hold = "false";
defparam \sum[45]~output .open_drain_output = "false";
defparam \sum[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N30
cyclonev_io_obuf \sum[46]~output (
	.i(reg_sum[46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[46]),
	.obar());
// synopsys translate_off
defparam \sum[46]~output .bus_hold = "false";
defparam \sum[46]~output .open_drain_output = "false";
defparam \sum[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N24
cyclonev_io_obuf \sum[47]~output (
	.i(reg_sum[47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[47]),
	.obar());
// synopsys translate_off
defparam \sum[47]~output .bus_hold = "false";
defparam \sum[47]~output .open_drain_output = "false";
defparam \sum[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N30
cyclonev_io_obuf \sum[48]~output (
	.i(reg_sum[48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[48]),
	.obar());
// synopsys translate_off
defparam \sum[48]~output .bus_hold = "false";
defparam \sum[48]~output .open_drain_output = "false";
defparam \sum[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N36
cyclonev_io_obuf \sum[49]~output (
	.i(reg_sum[49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[49]),
	.obar());
// synopsys translate_off
defparam \sum[49]~output .bus_hold = "false";
defparam \sum[49]~output .open_drain_output = "false";
defparam \sum[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N42
cyclonev_io_obuf \sum[50]~output (
	.i(reg_sum[50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[50]),
	.obar());
// synopsys translate_off
defparam \sum[50]~output .bus_hold = "false";
defparam \sum[50]~output .open_drain_output = "false";
defparam \sum[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N39
cyclonev_io_obuf \sum[51]~output (
	.i(reg_sum[51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[51]),
	.obar());
// synopsys translate_off
defparam \sum[51]~output .bus_hold = "false";
defparam \sum[51]~output .open_drain_output = "false";
defparam \sum[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N51
cyclonev_io_obuf \sum[52]~output (
	.i(reg_sum[52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[52]),
	.obar());
// synopsys translate_off
defparam \sum[52]~output .bus_hold = "false";
defparam \sum[52]~output .open_drain_output = "false";
defparam \sum[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y48_N57
cyclonev_io_obuf \sum[53]~output (
	.i(reg_sum[53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[53]),
	.obar());
// synopsys translate_off
defparam \sum[53]~output .bus_hold = "false";
defparam \sum[53]~output .open_drain_output = "false";
defparam \sum[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N42
cyclonev_io_obuf \sum[54]~output (
	.i(reg_sum[54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[54]),
	.obar());
// synopsys translate_off
defparam \sum[54]~output .bus_hold = "false";
defparam \sum[54]~output .open_drain_output = "false";
defparam \sum[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N51
cyclonev_io_obuf \sum[55]~output (
	.i(reg_sum[55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[55]),
	.obar());
// synopsys translate_off
defparam \sum[55]~output .bus_hold = "false";
defparam \sum[55]~output .open_drain_output = "false";
defparam \sum[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N54
cyclonev_io_obuf \sum[56]~output (
	.i(reg_sum[56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[56]),
	.obar());
// synopsys translate_off
defparam \sum[56]~output .bus_hold = "false";
defparam \sum[56]~output .open_drain_output = "false";
defparam \sum[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N0
cyclonev_io_obuf \sum[57]~output (
	.i(reg_sum[57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[57]),
	.obar());
// synopsys translate_off
defparam \sum[57]~output .bus_hold = "false";
defparam \sum[57]~output .open_drain_output = "false";
defparam \sum[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N0
cyclonev_io_obuf \sum[58]~output (
	.i(reg_sum[58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[58]),
	.obar());
// synopsys translate_off
defparam \sum[58]~output .bus_hold = "false";
defparam \sum[58]~output .open_drain_output = "false";
defparam \sum[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N9
cyclonev_io_obuf \sum[59]~output (
	.i(reg_sum[59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[59]),
	.obar());
// synopsys translate_off
defparam \sum[59]~output .bus_hold = "false";
defparam \sum[59]~output .open_drain_output = "false";
defparam \sum[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N15
cyclonev_io_obuf \sum[60]~output (
	.i(reg_sum[60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[60]),
	.obar());
// synopsys translate_off
defparam \sum[60]~output .bus_hold = "false";
defparam \sum[60]~output .open_drain_output = "false";
defparam \sum[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N18
cyclonev_io_obuf \sum[61]~output (
	.i(reg_sum[61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[61]),
	.obar());
// synopsys translate_off
defparam \sum[61]~output .bus_hold = "false";
defparam \sum[61]~output .open_drain_output = "false";
defparam \sum[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N27
cyclonev_io_obuf \sum[62]~output (
	.i(reg_sum[62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[62]),
	.obar());
// synopsys translate_off
defparam \sum[62]~output .bus_hold = "false";
defparam \sum[62]~output .open_drain_output = "false";
defparam \sum[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N9
cyclonev_io_obuf \sum[63]~output (
	.i(reg_sum[63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[63]),
	.obar());
// synopsys translate_off
defparam \sum[63]~output .bus_hold = "false";
defparam \sum[63]~output .open_drain_output = "false";
defparam \sum[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N15
cyclonev_io_obuf \sum[64]~output (
	.i(reg_sum[64]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[64]),
	.obar());
// synopsys translate_off
defparam \sum[64]~output .bus_hold = "false";
defparam \sum[64]~output .open_drain_output = "false";
defparam \sum[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N30
cyclonev_io_obuf \sum[65]~output (
	.i(reg_sum[65]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[65]),
	.obar());
// synopsys translate_off
defparam \sum[65]~output .bus_hold = "false";
defparam \sum[65]~output .open_drain_output = "false";
defparam \sum[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N39
cyclonev_io_obuf \sum[66]~output (
	.i(reg_sum[66]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[66]),
	.obar());
// synopsys translate_off
defparam \sum[66]~output .bus_hold = "false";
defparam \sum[66]~output .open_drain_output = "false";
defparam \sum[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y43_N0
cyclonev_io_obuf \sum[67]~output (
	.i(reg_sum[67]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[67]),
	.obar());
// synopsys translate_off
defparam \sum[67]~output .bus_hold = "false";
defparam \sum[67]~output .open_drain_output = "false";
defparam \sum[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N18
cyclonev_io_obuf \sum[68]~output (
	.i(reg_sum[68]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[68]),
	.obar());
// synopsys translate_off
defparam \sum[68]~output .bus_hold = "false";
defparam \sum[68]~output .open_drain_output = "false";
defparam \sum[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y43_N9
cyclonev_io_obuf \sum[69]~output (
	.i(reg_sum[69]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[69]),
	.obar());
// synopsys translate_off
defparam \sum[69]~output .bus_hold = "false";
defparam \sum[69]~output .open_drain_output = "false";
defparam \sum[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N27
cyclonev_io_obuf \sum[70]~output (
	.i(reg_sum[70]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[70]),
	.obar());
// synopsys translate_off
defparam \sum[70]~output .bus_hold = "false";
defparam \sum[70]~output .open_drain_output = "false";
defparam \sum[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N30
cyclonev_io_obuf \sum[71]~output (
	.i(reg_sum[71]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[71]),
	.obar());
// synopsys translate_off
defparam \sum[71]~output .bus_hold = "false";
defparam \sum[71]~output .open_drain_output = "false";
defparam \sum[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N45
cyclonev_io_obuf \sum[72]~output (
	.i(reg_sum[72]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[72]),
	.obar());
// synopsys translate_off
defparam \sum[72]~output .bus_hold = "false";
defparam \sum[72]~output .open_drain_output = "false";
defparam \sum[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N36
cyclonev_io_obuf \sum[73]~output (
	.i(reg_sum[73]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[73]),
	.obar());
// synopsys translate_off
defparam \sum[73]~output .bus_hold = "false";
defparam \sum[73]~output .open_drain_output = "false";
defparam \sum[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N0
cyclonev_io_obuf \sum[74]~output (
	.i(reg_sum[74]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[74]),
	.obar());
// synopsys translate_off
defparam \sum[74]~output .bus_hold = "false";
defparam \sum[74]~output .open_drain_output = "false";
defparam \sum[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N48
cyclonev_io_obuf \sum[75]~output (
	.i(reg_sum[75]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[75]),
	.obar());
// synopsys translate_off
defparam \sum[75]~output .bus_hold = "false";
defparam \sum[75]~output .open_drain_output = "false";
defparam \sum[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N45
cyclonev_io_obuf \sum[76]~output (
	.i(reg_sum[76]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[76]),
	.obar());
// synopsys translate_off
defparam \sum[76]~output .bus_hold = "false";
defparam \sum[76]~output .open_drain_output = "false";
defparam \sum[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N9
cyclonev_io_obuf \sum[77]~output (
	.i(reg_sum[77]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[77]),
	.obar());
// synopsys translate_off
defparam \sum[77]~output .bus_hold = "false";
defparam \sum[77]~output .open_drain_output = "false";
defparam \sum[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N18
cyclonev_io_obuf \sum[78]~output (
	.i(reg_sum[78]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[78]),
	.obar());
// synopsys translate_off
defparam \sum[78]~output .bus_hold = "false";
defparam \sum[78]~output .open_drain_output = "false";
defparam \sum[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N27
cyclonev_io_obuf \sum[79]~output (
	.i(reg_sum[79]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[79]),
	.obar());
// synopsys translate_off
defparam \sum[79]~output .bus_hold = "false";
defparam \sum[79]~output .open_drain_output = "false";
defparam \sum[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N51
cyclonev_io_obuf \sum[80]~output (
	.i(reg_sum[80]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[80]),
	.obar());
// synopsys translate_off
defparam \sum[80]~output .bus_hold = "false";
defparam \sum[80]~output .open_drain_output = "false";
defparam \sum[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N39
cyclonev_io_obuf \sum[81]~output (
	.i(reg_sum[81]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[81]),
	.obar());
// synopsys translate_off
defparam \sum[81]~output .bus_hold = "false";
defparam \sum[81]~output .open_drain_output = "false";
defparam \sum[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N45
cyclonev_io_obuf \sum[82]~output (
	.i(reg_sum[82]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[82]),
	.obar());
// synopsys translate_off
defparam \sum[82]~output .bus_hold = "false";
defparam \sum[82]~output .open_drain_output = "false";
defparam \sum[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N51
cyclonev_io_obuf \sum[83]~output (
	.i(reg_sum[83]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[83]),
	.obar());
// synopsys translate_off
defparam \sum[83]~output .bus_hold = "false";
defparam \sum[83]~output .open_drain_output = "false";
defparam \sum[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N3
cyclonev_io_obuf \sum[84]~output (
	.i(reg_sum[84]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[84]),
	.obar());
// synopsys translate_off
defparam \sum[84]~output .bus_hold = "false";
defparam \sum[84]~output .open_drain_output = "false";
defparam \sum[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y42_N3
cyclonev_io_obuf \sum[85]~output (
	.i(reg_sum[85]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[85]),
	.obar());
// synopsys translate_off
defparam \sum[85]~output .bus_hold = "false";
defparam \sum[85]~output .open_drain_output = "false";
defparam \sum[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y42_N3
cyclonev_io_obuf \sum[86]~output (
	.i(reg_sum[86]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[86]),
	.obar());
// synopsys translate_off
defparam \sum[86]~output .bus_hold = "false";
defparam \sum[86]~output .open_drain_output = "false";
defparam \sum[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y42_N9
cyclonev_io_obuf \sum[87]~output (
	.i(reg_sum[87]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[87]),
	.obar());
// synopsys translate_off
defparam \sum[87]~output .bus_hold = "false";
defparam \sum[87]~output .open_drain_output = "false";
defparam \sum[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N0
cyclonev_io_obuf \sum[88]~output (
	.i(reg_sum[88]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[88]),
	.obar());
// synopsys translate_off
defparam \sum[88]~output .bus_hold = "false";
defparam \sum[88]~output .open_drain_output = "false";
defparam \sum[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y40_N0
cyclonev_io_obuf \sum[89]~output (
	.i(reg_sum[89]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[89]),
	.obar());
// synopsys translate_off
defparam \sum[89]~output .bus_hold = "false";
defparam \sum[89]~output .open_drain_output = "false";
defparam \sum[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N9
cyclonev_io_obuf \sum[90]~output (
	.i(reg_sum[90]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[90]),
	.obar());
// synopsys translate_off
defparam \sum[90]~output .bus_hold = "false";
defparam \sum[90]~output .open_drain_output = "false";
defparam \sum[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y46_N3
cyclonev_io_obuf \sum[91]~output (
	.i(reg_sum[91]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[91]),
	.obar());
// synopsys translate_off
defparam \sum[91]~output .bus_hold = "false";
defparam \sum[91]~output .open_drain_output = "false";
defparam \sum[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y46_N6
cyclonev_io_obuf \sum[92]~output (
	.i(reg_sum[92]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[92]),
	.obar());
// synopsys translate_off
defparam \sum[92]~output .bus_hold = "false";
defparam \sum[92]~output .open_drain_output = "false";
defparam \sum[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y44_N54
cyclonev_io_obuf \sum[93]~output (
	.i(reg_sum[93]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[93]),
	.obar());
// synopsys translate_off
defparam \sum[93]~output .bus_hold = "false";
defparam \sum[93]~output .open_drain_output = "false";
defparam \sum[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N9
cyclonev_io_obuf \sum[94]~output (
	.i(reg_sum[94]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[94]),
	.obar());
// synopsys translate_off
defparam \sum[94]~output .bus_hold = "false";
defparam \sum[94]~output .open_drain_output = "false";
defparam \sum[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N12
cyclonev_io_obuf \sum[95]~output (
	.i(reg_sum[95]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[95]),
	.obar());
// synopsys translate_off
defparam \sum[95]~output .bus_hold = "false";
defparam \sum[95]~output .open_drain_output = "false";
defparam \sum[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N21
cyclonev_io_obuf \sum[96]~output (
	.i(reg_sum[96]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[96]),
	.obar());
// synopsys translate_off
defparam \sum[96]~output .bus_hold = "false";
defparam \sum[96]~output .open_drain_output = "false";
defparam \sum[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y42_N6
cyclonev_io_obuf \sum[97]~output (
	.i(reg_sum[97]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[97]),
	.obar());
// synopsys translate_off
defparam \sum[97]~output .bus_hold = "false";
defparam \sum[97]~output .open_drain_output = "false";
defparam \sum[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N27
cyclonev_io_obuf \sum[98]~output (
	.i(reg_sum[98]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[98]),
	.obar());
// synopsys translate_off
defparam \sum[98]~output .bus_hold = "false";
defparam \sum[98]~output .open_drain_output = "false";
defparam \sum[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N30
cyclonev_io_obuf \sum[99]~output (
	.i(reg_sum[99]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[99]),
	.obar());
// synopsys translate_off
defparam \sum[99]~output .bus_hold = "false";
defparam \sum[99]~output .open_drain_output = "false";
defparam \sum[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N39
cyclonev_io_obuf \sum[100]~output (
	.i(reg_sum[100]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[100]),
	.obar());
// synopsys translate_off
defparam \sum[100]~output .bus_hold = "false";
defparam \sum[100]~output .open_drain_output = "false";
defparam \sum[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N42
cyclonev_io_obuf \sum[101]~output (
	.i(reg_sum[101]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[101]),
	.obar());
// synopsys translate_off
defparam \sum[101]~output .bus_hold = "false";
defparam \sum[101]~output .open_drain_output = "false";
defparam \sum[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X15_Y42_N12
cyclonev_io_obuf \sum[102]~output (
	.i(reg_sum[102]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[102]),
	.obar());
// synopsys translate_off
defparam \sum[102]~output .bus_hold = "false";
defparam \sum[102]~output .open_drain_output = "false";
defparam \sum[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y42_N48
cyclonev_io_obuf \sum[103]~output (
	.i(reg_sum[103]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[103]),
	.obar());
// synopsys translate_off
defparam \sum[103]~output .bus_hold = "false";
defparam \sum[103]~output .open_drain_output = "false";
defparam \sum[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N15
cyclonev_io_obuf \sum[104]~output (
	.i(reg_sum[104]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[104]),
	.obar());
// synopsys translate_off
defparam \sum[104]~output .bus_hold = "false";
defparam \sum[104]~output .open_drain_output = "false";
defparam \sum[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N18
cyclonev_io_obuf \sum[105]~output (
	.i(reg_sum[105]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[105]),
	.obar());
// synopsys translate_off
defparam \sum[105]~output .bus_hold = "false";
defparam \sum[105]~output .open_drain_output = "false";
defparam \sum[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y43_N57
cyclonev_io_obuf \sum[106]~output (
	.i(reg_sum[106]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[106]),
	.obar());
// synopsys translate_off
defparam \sum[106]~output .bus_hold = "false";
defparam \sum[106]~output .open_drain_output = "false";
defparam \sum[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y43_N0
cyclonev_io_obuf \sum[107]~output (
	.i(reg_sum[107]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[107]),
	.obar());
// synopsys translate_off
defparam \sum[107]~output .bus_hold = "false";
defparam \sum[107]~output .open_drain_output = "false";
defparam \sum[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y43_N15
cyclonev_io_obuf \sum[108]~output (
	.i(reg_sum[108]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[108]),
	.obar());
// synopsys translate_off
defparam \sum[108]~output .bus_hold = "false";
defparam \sum[108]~output .open_drain_output = "false";
defparam \sum[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y43_N18
cyclonev_io_obuf \sum[109]~output (
	.i(reg_sum[109]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[109]),
	.obar());
// synopsys translate_off
defparam \sum[109]~output .bus_hold = "false";
defparam \sum[109]~output .open_drain_output = "false";
defparam \sum[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y43_N27
cyclonev_io_obuf \sum[110]~output (
	.i(reg_sum[110]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[110]),
	.obar());
// synopsys translate_off
defparam \sum[110]~output .bus_hold = "false";
defparam \sum[110]~output .open_drain_output = "false";
defparam \sum[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y43_N30
cyclonev_io_obuf \sum[111]~output (
	.i(reg_sum[111]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[111]),
	.obar());
// synopsys translate_off
defparam \sum[111]~output .bus_hold = "false";
defparam \sum[111]~output .open_drain_output = "false";
defparam \sum[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y43_N39
cyclonev_io_obuf \sum[112]~output (
	.i(reg_sum[112]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[112]),
	.obar());
// synopsys translate_off
defparam \sum[112]~output .bus_hold = "false";
defparam \sum[112]~output .open_drain_output = "false";
defparam \sum[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y43_N42
cyclonev_io_obuf \sum[113]~output (
	.i(reg_sum[113]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[113]),
	.obar());
// synopsys translate_off
defparam \sum[113]~output .bus_hold = "false";
defparam \sum[113]~output .open_drain_output = "false";
defparam \sum[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N0
cyclonev_io_obuf \sum[114]~output (
	.i(reg_sum[114]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[114]),
	.obar());
// synopsys translate_off
defparam \sum[114]~output .bus_hold = "false";
defparam \sum[114]~output .open_drain_output = "false";
defparam \sum[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N3
cyclonev_io_obuf \sum[115]~output (
	.i(reg_sum[115]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[115]),
	.obar());
// synopsys translate_off
defparam \sum[115]~output .bus_hold = "false";
defparam \sum[115]~output .open_drain_output = "false";
defparam \sum[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N15
cyclonev_io_obuf \sum[116]~output (
	.i(reg_sum[116]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[116]),
	.obar());
// synopsys translate_off
defparam \sum[116]~output .bus_hold = "false";
defparam \sum[116]~output .open_drain_output = "false";
defparam \sum[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N3
cyclonev_io_obuf \sum[117]~output (
	.i(reg_sum[117]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[117]),
	.obar());
// synopsys translate_off
defparam \sum[117]~output .bus_hold = "false";
defparam \sum[117]~output .open_drain_output = "false";
defparam \sum[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N18
cyclonev_io_obuf \sum[118]~output (
	.i(reg_sum[118]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[118]),
	.obar());
// synopsys translate_off
defparam \sum[118]~output .bus_hold = "false";
defparam \sum[118]~output .open_drain_output = "false";
defparam \sum[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N9
cyclonev_io_obuf \sum[119]~output (
	.i(reg_sum[119]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[119]),
	.obar());
// synopsys translate_off
defparam \sum[119]~output .bus_hold = "false";
defparam \sum[119]~output .open_drain_output = "false";
defparam \sum[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N12
cyclonev_io_obuf \sum[120]~output (
	.i(reg_sum[120]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[120]),
	.obar());
// synopsys translate_off
defparam \sum[120]~output .bus_hold = "false";
defparam \sum[120]~output .open_drain_output = "false";
defparam \sum[120]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y41_N9
cyclonev_io_obuf \sum[121]~output (
	.i(reg_sum[121]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[121]),
	.obar());
// synopsys translate_off
defparam \sum[121]~output .bus_hold = "false";
defparam \sum[121]~output .open_drain_output = "false";
defparam \sum[121]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N18
cyclonev_io_obuf \sum[122]~output (
	.i(reg_sum[122]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[122]),
	.obar());
// synopsys translate_off
defparam \sum[122]~output .bus_hold = "false";
defparam \sum[122]~output .open_drain_output = "false";
defparam \sum[122]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N27
cyclonev_io_obuf \sum[123]~output (
	.i(reg_sum[123]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[123]),
	.obar());
// synopsys translate_off
defparam \sum[123]~output .bus_hold = "false";
defparam \sum[123]~output .open_drain_output = "false";
defparam \sum[123]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N24
cyclonev_io_obuf \sum[124]~output (
	.i(reg_sum[124]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[124]),
	.obar());
// synopsys translate_off
defparam \sum[124]~output .bus_hold = "false";
defparam \sum[124]~output .open_drain_output = "false";
defparam \sum[124]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N0
cyclonev_io_obuf \sum[125]~output (
	.i(reg_sum[125]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[125]),
	.obar());
// synopsys translate_off
defparam \sum[125]~output .bus_hold = "false";
defparam \sum[125]~output .open_drain_output = "false";
defparam \sum[125]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N6
cyclonev_io_obuf \sum[126]~output (
	.i(reg_sum[126]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[126]),
	.obar());
// synopsys translate_off
defparam \sum[126]~output .bus_hold = "false";
defparam \sum[126]~output .open_drain_output = "false";
defparam \sum[126]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N12
cyclonev_io_obuf \sum[127]~output (
	.i(reg_sum[127]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[127]),
	.obar());
// synopsys translate_off
defparam \sum[127]~output .bus_hold = "false";
defparam \sum[127]~output .open_drain_output = "false";
defparam \sum[127]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N30
cyclonev_io_obuf \sum[128]~output (
	.i(reg_sum[128]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[128]),
	.obar());
// synopsys translate_off
defparam \sum[128]~output .bus_hold = "false";
defparam \sum[128]~output .open_drain_output = "false";
defparam \sum[128]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N39
cyclonev_io_obuf \sum[129]~output (
	.i(reg_sum[129]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[129]),
	.obar());
// synopsys translate_off
defparam \sum[129]~output .bus_hold = "false";
defparam \sum[129]~output .open_drain_output = "false";
defparam \sum[129]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N42
cyclonev_io_obuf \sum[130]~output (
	.i(reg_sum[130]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[130]),
	.obar());
// synopsys translate_off
defparam \sum[130]~output .bus_hold = "false";
defparam \sum[130]~output .open_drain_output = "false";
defparam \sum[130]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N51
cyclonev_io_obuf \sum[131]~output (
	.i(reg_sum[131]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[131]),
	.obar());
// synopsys translate_off
defparam \sum[131]~output .bus_hold = "false";
defparam \sum[131]~output .open_drain_output = "false";
defparam \sum[131]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N54
cyclonev_io_obuf \sum[132]~output (
	.i(reg_sum[132]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[132]),
	.obar());
// synopsys translate_off
defparam \sum[132]~output .bus_hold = "false";
defparam \sum[132]~output .open_drain_output = "false";
defparam \sum[132]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N6
cyclonev_io_obuf \sum[133]~output (
	.i(reg_sum[133]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[133]),
	.obar());
// synopsys translate_off
defparam \sum[133]~output .bus_hold = "false";
defparam \sum[133]~output .open_drain_output = "false";
defparam \sum[133]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N18
cyclonev_io_obuf \sum[134]~output (
	.i(reg_sum[134]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[134]),
	.obar());
// synopsys translate_off
defparam \sum[134]~output .bus_hold = "false";
defparam \sum[134]~output .open_drain_output = "false";
defparam \sum[134]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N30
cyclonev_io_obuf \sum[135]~output (
	.i(reg_sum[135]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[135]),
	.obar());
// synopsys translate_off
defparam \sum[135]~output .bus_hold = "false";
defparam \sum[135]~output .open_drain_output = "false";
defparam \sum[135]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N36
cyclonev_io_obuf \sum[136]~output (
	.i(reg_sum[136]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[136]),
	.obar());
// synopsys translate_off
defparam \sum[136]~output .bus_hold = "false";
defparam \sum[136]~output .open_drain_output = "false";
defparam \sum[136]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N42
cyclonev_io_obuf \sum[137]~output (
	.i(reg_sum[137]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[137]),
	.obar());
// synopsys translate_off
defparam \sum[137]~output .bus_hold = "false";
defparam \sum[137]~output .open_drain_output = "false";
defparam \sum[137]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N27
cyclonev_io_obuf \sum[138]~output (
	.i(reg_sum[138]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[138]),
	.obar());
// synopsys translate_off
defparam \sum[138]~output .bus_hold = "false";
defparam \sum[138]~output .open_drain_output = "false";
defparam \sum[138]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N27
cyclonev_io_obuf \sum[139]~output (
	.i(reg_sum[139]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[139]),
	.obar());
// synopsys translate_off
defparam \sum[139]~output .bus_hold = "false";
defparam \sum[139]~output .open_drain_output = "false";
defparam \sum[139]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N48
cyclonev_io_obuf \sum[140]~output (
	.i(reg_sum[140]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[140]),
	.obar());
// synopsys translate_off
defparam \sum[140]~output .bus_hold = "false";
defparam \sum[140]~output .open_drain_output = "false";
defparam \sum[140]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N21
cyclonev_io_obuf \sum[141]~output (
	.i(reg_sum[141]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[141]),
	.obar());
// synopsys translate_off
defparam \sum[141]~output .bus_hold = "false";
defparam \sum[141]~output .open_drain_output = "false";
defparam \sum[141]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N33
cyclonev_io_obuf \sum[142]~output (
	.i(reg_sum[142]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[142]),
	.obar());
// synopsys translate_off
defparam \sum[142]~output .bus_hold = "false";
defparam \sum[142]~output .open_drain_output = "false";
defparam \sum[142]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N33
cyclonev_io_obuf \sum[143]~output (
	.i(reg_sum[143]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[143]),
	.obar());
// synopsys translate_off
defparam \sum[143]~output .bus_hold = "false";
defparam \sum[143]~output .open_drain_output = "false";
defparam \sum[143]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N39
cyclonev_io_obuf \sum[144]~output (
	.i(reg_sum[144]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[144]),
	.obar());
// synopsys translate_off
defparam \sum[144]~output .bus_hold = "false";
defparam \sum[144]~output .open_drain_output = "false";
defparam \sum[144]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N42
cyclonev_io_obuf \sum[145]~output (
	.i(reg_sum[145]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[145]),
	.obar());
// synopsys translate_off
defparam \sum[145]~output .bus_hold = "false";
defparam \sum[145]~output .open_drain_output = "false";
defparam \sum[145]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N36
cyclonev_io_obuf \sum[146]~output (
	.i(reg_sum[146]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[146]),
	.obar());
// synopsys translate_off
defparam \sum[146]~output .bus_hold = "false";
defparam \sum[146]~output .open_drain_output = "false";
defparam \sum[146]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N48
cyclonev_io_obuf \sum[147]~output (
	.i(reg_sum[147]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[147]),
	.obar());
// synopsys translate_off
defparam \sum[147]~output .bus_hold = "false";
defparam \sum[147]~output .open_drain_output = "false";
defparam \sum[147]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N45
cyclonev_io_obuf \sum[148]~output (
	.i(reg_sum[148]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[148]),
	.obar());
// synopsys translate_off
defparam \sum[148]~output .bus_hold = "false";
defparam \sum[148]~output .open_drain_output = "false";
defparam \sum[148]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N54
cyclonev_io_obuf \sum[149]~output (
	.i(reg_sum[149]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[149]),
	.obar());
// synopsys translate_off
defparam \sum[149]~output .bus_hold = "false";
defparam \sum[149]~output .open_drain_output = "false";
defparam \sum[149]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N57
cyclonev_io_obuf \sum[150]~output (
	.i(reg_sum[150]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[150]),
	.obar());
// synopsys translate_off
defparam \sum[150]~output .bus_hold = "false";
defparam \sum[150]~output .open_drain_output = "false";
defparam \sum[150]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N12
cyclonev_io_obuf \sum[151]~output (
	.i(reg_sum[151]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[151]),
	.obar());
// synopsys translate_off
defparam \sum[151]~output .bus_hold = "false";
defparam \sum[151]~output .open_drain_output = "false";
defparam \sum[151]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y42_N0
cyclonev_io_obuf \sum[152]~output (
	.i(reg_sum[152]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[152]),
	.obar());
// synopsys translate_off
defparam \sum[152]~output .bus_hold = "false";
defparam \sum[152]~output .open_drain_output = "false";
defparam \sum[152]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N3
cyclonev_io_obuf \sum[153]~output (
	.i(reg_sum[153]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[153]),
	.obar());
// synopsys translate_off
defparam \sum[153]~output .bus_hold = "false";
defparam \sum[153]~output .open_drain_output = "false";
defparam \sum[153]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N0
cyclonev_io_obuf \sum[154]~output (
	.i(reg_sum[154]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[154]),
	.obar());
// synopsys translate_off
defparam \sum[154]~output .bus_hold = "false";
defparam \sum[154]~output .open_drain_output = "false";
defparam \sum[154]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N9
cyclonev_io_obuf \sum[155]~output (
	.i(reg_sum[155]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[155]),
	.obar());
// synopsys translate_off
defparam \sum[155]~output .bus_hold = "false";
defparam \sum[155]~output .open_drain_output = "false";
defparam \sum[155]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y42_N15
cyclonev_io_obuf \sum[156]~output (
	.i(reg_sum[156]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[156]),
	.obar());
// synopsys translate_off
defparam \sum[156]~output .bus_hold = "false";
defparam \sum[156]~output .open_drain_output = "false";
defparam \sum[156]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N15
cyclonev_io_obuf \sum[157]~output (
	.i(reg_sum[157]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[157]),
	.obar());
// synopsys translate_off
defparam \sum[157]~output .bus_hold = "false";
defparam \sum[157]~output .open_drain_output = "false";
defparam \sum[157]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N18
cyclonev_io_obuf \sum[158]~output (
	.i(reg_sum[158]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[158]),
	.obar());
// synopsys translate_off
defparam \sum[158]~output .bus_hold = "false";
defparam \sum[158]~output .open_drain_output = "false";
defparam \sum[158]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X16_Y39_N6
cyclonev_io_obuf \sum[159]~output (
	.i(reg_sum[159]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[159]),
	.obar());
// synopsys translate_off
defparam \sum[159]~output .bus_hold = "false";
defparam \sum[159]~output .open_drain_output = "false";
defparam \sum[159]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y42_N3
cyclonev_io_obuf \sum[160]~output (
	.i(reg_sum[160]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[160]),
	.obar());
// synopsys translate_off
defparam \sum[160]~output .bus_hold = "false";
defparam \sum[160]~output .open_drain_output = "false";
defparam \sum[160]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y44_N0
cyclonev_io_obuf \sum[161]~output (
	.i(reg_sum[161]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[161]),
	.obar());
// synopsys translate_off
defparam \sum[161]~output .bus_hold = "false";
defparam \sum[161]~output .open_drain_output = "false";
defparam \sum[161]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y44_N6
cyclonev_io_obuf \sum[162]~output (
	.i(reg_sum[162]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[162]),
	.obar());
// synopsys translate_off
defparam \sum[162]~output .bus_hold = "false";
defparam \sum[162]~output .open_drain_output = "false";
defparam \sum[162]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y44_N15
cyclonev_io_obuf \sum[163]~output (
	.i(reg_sum[163]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[163]),
	.obar());
// synopsys translate_off
defparam \sum[163]~output .bus_hold = "false";
defparam \sum[163]~output .open_drain_output = "false";
defparam \sum[163]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y44_N18
cyclonev_io_obuf \sum[164]~output (
	.i(reg_sum[164]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[164]),
	.obar());
// synopsys translate_off
defparam \sum[164]~output .bus_hold = "false";
defparam \sum[164]~output .open_drain_output = "false";
defparam \sum[164]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X59_Y46_N3
cyclonev_io_obuf \sum[165]~output (
	.i(reg_sum[165]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[165]),
	.obar());
// synopsys translate_off
defparam \sum[165]~output .bus_hold = "false";
defparam \sum[165]~output .open_drain_output = "false";
defparam \sum[165]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y44_N24
cyclonev_io_obuf \sum[166]~output (
	.i(reg_sum[166]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[166]),
	.obar());
// synopsys translate_off
defparam \sum[166]~output .bus_hold = "false";
defparam \sum[166]~output .open_drain_output = "false";
defparam \sum[166]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X11_Y38_N3
cyclonev_io_obuf \sum[167]~output (
	.i(reg_sum[167]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[167]),
	.obar());
// synopsys translate_off
defparam \sum[167]~output .bus_hold = "false";
defparam \sum[167]~output .open_drain_output = "false";
defparam \sum[167]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y44_N33
cyclonev_io_obuf \sum[168]~output (
	.i(reg_sum[168]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[168]),
	.obar());
// synopsys translate_off
defparam \sum[168]~output .bus_hold = "false";
defparam \sum[168]~output .open_drain_output = "false";
defparam \sum[168]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N27
cyclonev_io_obuf \sum[169]~output (
	.i(reg_sum[169]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[169]),
	.obar());
// synopsys translate_off
defparam \sum[169]~output .bus_hold = "false";
defparam \sum[169]~output .open_drain_output = "false";
defparam \sum[169]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X56_Y44_N36
cyclonev_io_obuf \sum[170]~output (
	.i(reg_sum[170]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[170]),
	.obar());
// synopsys translate_off
defparam \sum[170]~output .bus_hold = "false";
defparam \sum[170]~output .open_drain_output = "false";
defparam \sum[170]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X77_Y62_N0
cyclonev_io_obuf \sum[171]~output (
	.i(reg_sum[171]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[171]),
	.obar());
// synopsys translate_off
defparam \sum[171]~output .bus_hold = "false";
defparam \sum[171]~output .open_drain_output = "false";
defparam \sum[171]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X77_Y62_N9
cyclonev_io_obuf \sum[172]~output (
	.i(reg_sum[172]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[172]),
	.obar());
// synopsys translate_off
defparam \sum[172]~output .bus_hold = "false";
defparam \sum[172]~output .open_drain_output = "false";
defparam \sum[172]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N0
cyclonev_io_obuf \sum[173]~output (
	.i(reg_sum[173]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[173]),
	.obar());
// synopsys translate_off
defparam \sum[173]~output .bus_hold = "false";
defparam \sum[173]~output .open_drain_output = "false";
defparam \sum[173]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N9
cyclonev_io_obuf \sum[174]~output (
	.i(reg_sum[174]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[174]),
	.obar());
// synopsys translate_off
defparam \sum[174]~output .bus_hold = "false";
defparam \sum[174]~output .open_drain_output = "false";
defparam \sum[174]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N12
cyclonev_io_obuf \sum[175]~output (
	.i(reg_sum[175]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[175]),
	.obar());
// synopsys translate_off
defparam \sum[175]~output .bus_hold = "false";
defparam \sum[175]~output .open_drain_output = "false";
defparam \sum[175]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N3
cyclonev_io_obuf \sum[176]~output (
	.i(reg_sum[176]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[176]),
	.obar());
// synopsys translate_off
defparam \sum[176]~output .bus_hold = "false";
defparam \sum[176]~output .open_drain_output = "false";
defparam \sum[176]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N18
cyclonev_io_obuf \sum[177]~output (
	.i(reg_sum[177]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[177]),
	.obar());
// synopsys translate_off
defparam \sum[177]~output .bus_hold = "false";
defparam \sum[177]~output .open_drain_output = "false";
defparam \sum[177]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y71_N0
cyclonev_io_obuf \sum[178]~output (
	.i(reg_sum[178]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[178]),
	.obar());
// synopsys translate_off
defparam \sum[178]~output .bus_hold = "false";
defparam \sum[178]~output .open_drain_output = "false";
defparam \sum[178]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N24
cyclonev_io_obuf \sum[179]~output (
	.i(reg_sum[179]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[179]),
	.obar());
// synopsys translate_off
defparam \sum[179]~output .bus_hold = "false";
defparam \sum[179]~output .open_drain_output = "false";
defparam \sum[179]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y71_N6
cyclonev_io_obuf \sum[180]~output (
	.i(reg_sum[180]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[180]),
	.obar());
// synopsys translate_off
defparam \sum[180]~output .bus_hold = "false";
defparam \sum[180]~output .open_drain_output = "false";
defparam \sum[180]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N30
cyclonev_io_obuf \sum[181]~output (
	.i(reg_sum[181]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[181]),
	.obar());
// synopsys translate_off
defparam \sum[181]~output .bus_hold = "false";
defparam \sum[181]~output .open_drain_output = "false";
defparam \sum[181]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N39
cyclonev_io_obuf \sum[182]~output (
	.i(reg_sum[182]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[182]),
	.obar());
// synopsys translate_off
defparam \sum[182]~output .bus_hold = "false";
defparam \sum[182]~output .open_drain_output = "false";
defparam \sum[182]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N42
cyclonev_io_obuf \sum[183]~output (
	.i(reg_sum[183]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[183]),
	.obar());
// synopsys translate_off
defparam \sum[183]~output .bus_hold = "false";
defparam \sum[183]~output .open_drain_output = "false";
defparam \sum[183]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y45_N0
cyclonev_io_obuf \sum[184]~output (
	.i(reg_sum[184]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[184]),
	.obar());
// synopsys translate_off
defparam \sum[184]~output .bus_hold = "false";
defparam \sum[184]~output .open_drain_output = "false";
defparam \sum[184]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y45_N6
cyclonev_io_obuf \sum[185]~output (
	.i(reg_sum[185]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[185]),
	.obar());
// synopsys translate_off
defparam \sum[185]~output .bus_hold = "false";
defparam \sum[185]~output .open_drain_output = "false";
defparam \sum[185]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N51
cyclonev_io_obuf \sum[186]~output (
	.i(reg_sum[186]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[186]),
	.obar());
// synopsys translate_off
defparam \sum[186]~output .bus_hold = "false";
defparam \sum[186]~output .open_drain_output = "false";
defparam \sum[186]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y45_N12
cyclonev_io_obuf \sum[187]~output (
	.i(reg_sum[187]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[187]),
	.obar());
// synopsys translate_off
defparam \sum[187]~output .bus_hold = "false";
defparam \sum[187]~output .open_drain_output = "false";
defparam \sum[187]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y71_N12
cyclonev_io_obuf \sum[188]~output (
	.i(reg_sum[188]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[188]),
	.obar());
// synopsys translate_off
defparam \sum[188]~output .bus_hold = "false";
defparam \sum[188]~output .open_drain_output = "false";
defparam \sum[188]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y48_N57
cyclonev_io_obuf \sum[189]~output (
	.i(reg_sum[189]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[189]),
	.obar());
// synopsys translate_off
defparam \sum[189]~output .bus_hold = "false";
defparam \sum[189]~output .open_drain_output = "false";
defparam \sum[189]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N0
cyclonev_io_obuf \sum[190]~output (
	.i(reg_sum[190]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[190]),
	.obar());
// synopsys translate_off
defparam \sum[190]~output .bus_hold = "false";
defparam \sum[190]~output .open_drain_output = "false";
defparam \sum[190]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N3
cyclonev_io_obuf \sum[191]~output (
	.i(reg_sum[191]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[191]),
	.obar());
// synopsys translate_off
defparam \sum[191]~output .bus_hold = "false";
defparam \sum[191]~output .open_drain_output = "false";
defparam \sum[191]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N9
cyclonev_io_obuf \sum[192]~output (
	.i(reg_sum[192]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[192]),
	.obar());
// synopsys translate_off
defparam \sum[192]~output .bus_hold = "false";
defparam \sum[192]~output .open_drain_output = "false";
defparam \sum[192]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N9
cyclonev_io_obuf \sum[193]~output (
	.i(reg_sum[193]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[193]),
	.obar());
// synopsys translate_off
defparam \sum[193]~output .bus_hold = "false";
defparam \sum[193]~output .open_drain_output = "false";
defparam \sum[193]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N12
cyclonev_io_obuf \sum[194]~output (
	.i(reg_sum[194]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[194]),
	.obar());
// synopsys translate_off
defparam \sum[194]~output .bus_hold = "false";
defparam \sum[194]~output .open_drain_output = "false";
defparam \sum[194]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N21
cyclonev_io_obuf \sum[195]~output (
	.i(reg_sum[195]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[195]),
	.obar());
// synopsys translate_off
defparam \sum[195]~output .bus_hold = "false";
defparam \sum[195]~output .open_drain_output = "false";
defparam \sum[195]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N24
cyclonev_io_obuf \sum[196]~output (
	.i(reg_sum[196]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[196]),
	.obar());
// synopsys translate_off
defparam \sum[196]~output .bus_hold = "false";
defparam \sum[196]~output .open_drain_output = "false";
defparam \sum[196]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X59_Y49_N3
cyclonev_io_obuf \sum[197]~output (
	.i(reg_sum[197]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[197]),
	.obar());
// synopsys translate_off
defparam \sum[197]~output .bus_hold = "false";
defparam \sum[197]~output .open_drain_output = "false";
defparam \sum[197]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X59_Y49_N9
cyclonev_io_obuf \sum[198]~output (
	.i(reg_sum[198]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[198]),
	.obar());
// synopsys translate_off
defparam \sum[198]~output .bus_hold = "false";
defparam \sum[198]~output .open_drain_output = "false";
defparam \sum[198]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N33
cyclonev_io_obuf \sum[199]~output (
	.i(reg_sum[199]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[199]),
	.obar());
// synopsys translate_off
defparam \sum[199]~output .bus_hold = "false";
defparam \sum[199]~output .open_drain_output = "false";
defparam \sum[199]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N36
cyclonev_io_obuf \sum[200]~output (
	.i(reg_sum[200]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[200]),
	.obar());
// synopsys translate_off
defparam \sum[200]~output .bus_hold = "false";
defparam \sum[200]~output .open_drain_output = "false";
defparam \sum[200]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N15
cyclonev_io_obuf \sum[201]~output (
	.i(reg_sum[201]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[201]),
	.obar());
// synopsys translate_off
defparam \sum[201]~output .bus_hold = "false";
defparam \sum[201]~output .open_drain_output = "false";
defparam \sum[201]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N42
cyclonev_io_obuf \sum[202]~output (
	.i(reg_sum[202]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[202]),
	.obar());
// synopsys translate_off
defparam \sum[202]~output .bus_hold = "false";
defparam \sum[202]~output .open_drain_output = "false";
defparam \sum[202]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N45
cyclonev_io_obuf \sum[203]~output (
	.i(reg_sum[203]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[203]),
	.obar());
// synopsys translate_off
defparam \sum[203]~output .bus_hold = "false";
defparam \sum[203]~output .open_drain_output = "false";
defparam \sum[203]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N48
cyclonev_io_obuf \sum[204]~output (
	.i(reg_sum[204]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[204]),
	.obar());
// synopsys translate_off
defparam \sum[204]~output .bus_hold = "false";
defparam \sum[204]~output .open_drain_output = "false";
defparam \sum[204]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N18
cyclonev_io_obuf \sum[205]~output (
	.i(reg_sum[205]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[205]),
	.obar());
// synopsys translate_off
defparam \sum[205]~output .bus_hold = "false";
defparam \sum[205]~output .open_drain_output = "false";
defparam \sum[205]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N54
cyclonev_io_obuf \sum[206]~output (
	.i(reg_sum[206]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[206]),
	.obar());
// synopsys translate_off
defparam \sum[206]~output .bus_hold = "false";
defparam \sum[206]~output .open_drain_output = "false";
defparam \sum[206]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X35_Y43_N27
cyclonev_io_obuf \sum[207]~output (
	.i(reg_sum[207]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[207]),
	.obar());
// synopsys translate_off
defparam \sum[207]~output .bus_hold = "false";
defparam \sum[207]~output .open_drain_output = "false";
defparam \sum[207]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X61_Y51_N51
cyclonev_io_obuf \sum[208]~output (
	.i(reg_sum[208]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[208]),
	.obar());
// synopsys translate_off
defparam \sum[208]~output .bus_hold = "false";
defparam \sum[208]~output .open_drain_output = "false";
defparam \sum[208]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N0
cyclonev_io_obuf \sum[209]~output (
	.i(reg_sum[209]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[209]),
	.obar());
// synopsys translate_off
defparam \sum[209]~output .bus_hold = "false";
defparam \sum[209]~output .open_drain_output = "false";
defparam \sum[209]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N0
cyclonev_io_obuf \sum[210]~output (
	.i(reg_sum[210]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[210]),
	.obar());
// synopsys translate_off
defparam \sum[210]~output .bus_hold = "false";
defparam \sum[210]~output .open_drain_output = "false";
defparam \sum[210]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N0
cyclonev_io_obuf \sum[211]~output (
	.i(reg_sum[211]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[211]),
	.obar());
// synopsys translate_off
defparam \sum[211]~output .bus_hold = "false";
defparam \sum[211]~output .open_drain_output = "false";
defparam \sum[211]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N9
cyclonev_io_obuf \sum[212]~output (
	.i(reg_sum[212]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[212]),
	.obar());
// synopsys translate_off
defparam \sum[212]~output .bus_hold = "false";
defparam \sum[212]~output .open_drain_output = "false";
defparam \sum[212]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N6
cyclonev_io_obuf \sum[213]~output (
	.i(reg_sum[213]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[213]),
	.obar());
// synopsys translate_off
defparam \sum[213]~output .bus_hold = "false";
defparam \sum[213]~output .open_drain_output = "false";
defparam \sum[213]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N9
cyclonev_io_obuf \sum[214]~output (
	.i(reg_sum[214]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[214]),
	.obar());
// synopsys translate_off
defparam \sum[214]~output .bus_hold = "false";
defparam \sum[214]~output .open_drain_output = "false";
defparam \sum[214]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N12
cyclonev_io_obuf \sum[215]~output (
	.i(reg_sum[215]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[215]),
	.obar());
// synopsys translate_off
defparam \sum[215]~output .bus_hold = "false";
defparam \sum[215]~output .open_drain_output = "false";
defparam \sum[215]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N21
cyclonev_io_obuf \sum[216]~output (
	.i(reg_sum[216]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[216]),
	.obar());
// synopsys translate_off
defparam \sum[216]~output .bus_hold = "false";
defparam \sum[216]~output .open_drain_output = "false";
defparam \sum[216]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N27
cyclonev_io_obuf \sum[217]~output (
	.i(reg_sum[217]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[217]),
	.obar());
// synopsys translate_off
defparam \sum[217]~output .bus_hold = "false";
defparam \sum[217]~output .open_drain_output = "false";
defparam \sum[217]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N30
cyclonev_io_obuf \sum[218]~output (
	.i(reg_sum[218]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[218]),
	.obar());
// synopsys translate_off
defparam \sum[218]~output .bus_hold = "false";
defparam \sum[218]~output .open_drain_output = "false";
defparam \sum[218]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X37_Y62_N12
cyclonev_io_obuf \sum[219]~output (
	.i(reg_sum[219]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[219]),
	.obar());
// synopsys translate_off
defparam \sum[219]~output .bus_hold = "false";
defparam \sum[219]~output .open_drain_output = "false";
defparam \sum[219]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N39
cyclonev_io_obuf \sum[220]~output (
	.i(reg_sum[220]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[220]),
	.obar());
// synopsys translate_off
defparam \sum[220]~output .bus_hold = "false";
defparam \sum[220]~output .open_drain_output = "false";
defparam \sum[220]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N0
cyclonev_io_obuf \sum[221]~output (
	.i(reg_sum[221]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[221]),
	.obar());
// synopsys translate_off
defparam \sum[221]~output .bus_hold = "false";
defparam \sum[221]~output .open_drain_output = "false";
defparam \sum[221]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y45_N21
cyclonev_io_obuf \sum[222]~output (
	.i(reg_sum[222]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[222]),
	.obar());
// synopsys translate_off
defparam \sum[222]~output .bus_hold = "false";
defparam \sum[222]~output .open_drain_output = "false";
defparam \sum[222]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N42
cyclonev_io_obuf \sum[223]~output (
	.i(reg_sum[223]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[223]),
	.obar());
// synopsys translate_off
defparam \sum[223]~output .bus_hold = "false";
defparam \sum[223]~output .open_drain_output = "false";
defparam \sum[223]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N15
cyclonev_io_obuf \sum[224]~output (
	.i(reg_sum[224]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[224]),
	.obar());
// synopsys translate_off
defparam \sum[224]~output .bus_hold = "false";
defparam \sum[224]~output .open_drain_output = "false";
defparam \sum[224]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y47_N48
cyclonev_io_obuf \sum[225]~output (
	.i(reg_sum[225]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[225]),
	.obar());
// synopsys translate_off
defparam \sum[225]~output .bus_hold = "false";
defparam \sum[225]~output .open_drain_output = "false";
defparam \sum[225]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y47_N0
cyclonev_io_obuf \sum[226]~output (
	.i(reg_sum[226]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[226]),
	.obar());
// synopsys translate_off
defparam \sum[226]~output .bus_hold = "false";
defparam \sum[226]~output .open_drain_output = "false";
defparam \sum[226]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X52_Y46_N0
cyclonev_io_obuf \sum[227]~output (
	.i(reg_sum[227]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[227]),
	.obar());
// synopsys translate_off
defparam \sum[227]~output .bus_hold = "false";
defparam \sum[227]~output .open_drain_output = "false";
defparam \sum[227]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N0
cyclonev_io_obuf \sum[228]~output (
	.i(reg_sum[228]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[228]),
	.obar());
// synopsys translate_off
defparam \sum[228]~output .bus_hold = "false";
defparam \sum[228]~output .open_drain_output = "false";
defparam \sum[228]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N9
cyclonev_io_obuf \sum[229]~output (
	.i(reg_sum[229]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[229]),
	.obar());
// synopsys translate_off
defparam \sum[229]~output .bus_hold = "false";
defparam \sum[229]~output .open_drain_output = "false";
defparam \sum[229]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N3
cyclonev_io_obuf \sum[230]~output (
	.i(reg_sum[230]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[230]),
	.obar());
// synopsys translate_off
defparam \sum[230]~output .bus_hold = "false";
defparam \sum[230]~output .open_drain_output = "false";
defparam \sum[230]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X45_Y49_N0
cyclonev_io_obuf \sum[231]~output (
	.i(reg_sum[231]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[231]),
	.obar());
// synopsys translate_off
defparam \sum[231]~output .bus_hold = "false";
defparam \sum[231]~output .open_drain_output = "false";
defparam \sum[231]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N15
cyclonev_io_obuf \sum[232]~output (
	.i(reg_sum[232]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[232]),
	.obar());
// synopsys translate_off
defparam \sum[232]~output .bus_hold = "false";
defparam \sum[232]~output .open_drain_output = "false";
defparam \sum[232]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N21
cyclonev_io_obuf \sum[233]~output (
	.i(reg_sum[233]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[233]),
	.obar());
// synopsys translate_off
defparam \sum[233]~output .bus_hold = "false";
defparam \sum[233]~output .open_drain_output = "false";
defparam \sum[233]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N24
cyclonev_io_obuf \sum[234]~output (
	.i(reg_sum[234]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[234]),
	.obar());
// synopsys translate_off
defparam \sum[234]~output .bus_hold = "false";
defparam \sum[234]~output .open_drain_output = "false";
defparam \sum[234]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N6
cyclonev_io_obuf \sum[235]~output (
	.i(reg_sum[235]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[235]),
	.obar());
// synopsys translate_off
defparam \sum[235]~output .bus_hold = "false";
defparam \sum[235]~output .open_drain_output = "false";
defparam \sum[235]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N30
cyclonev_io_obuf \sum[236]~output (
	.i(reg_sum[236]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[236]),
	.obar());
// synopsys translate_off
defparam \sum[236]~output .bus_hold = "false";
defparam \sum[236]~output .open_drain_output = "false";
defparam \sum[236]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N39
cyclonev_io_obuf \sum[237]~output (
	.i(reg_sum[237]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[237]),
	.obar());
// synopsys translate_off
defparam \sum[237]~output .bus_hold = "false";
defparam \sum[237]~output .open_drain_output = "false";
defparam \sum[237]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N12
cyclonev_io_obuf \sum[238]~output (
	.i(reg_sum[238]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[238]),
	.obar());
// synopsys translate_off
defparam \sum[238]~output .bus_hold = "false";
defparam \sum[238]~output .open_drain_output = "false";
defparam \sum[238]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N36
cyclonev_io_obuf \sum[239]~output (
	.i(reg_sum[239]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[239]),
	.obar());
// synopsys translate_off
defparam \sum[239]~output .bus_hold = "false";
defparam \sum[239]~output .open_drain_output = "false";
defparam \sum[239]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N42
cyclonev_io_obuf \sum[240]~output (
	.i(reg_sum[240]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[240]),
	.obar());
// synopsys translate_off
defparam \sum[240]~output .bus_hold = "false";
defparam \sum[240]~output .open_drain_output = "false";
defparam \sum[240]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N45
cyclonev_io_obuf \sum[241]~output (
	.i(reg_sum[241]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[241]),
	.obar());
// synopsys translate_off
defparam \sum[241]~output .bus_hold = "false";
defparam \sum[241]~output .open_drain_output = "false";
defparam \sum[241]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N51
cyclonev_io_obuf \sum[242]~output (
	.i(reg_sum[242]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[242]),
	.obar());
// synopsys translate_off
defparam \sum[242]~output .bus_hold = "false";
defparam \sum[242]~output .open_drain_output = "false";
defparam \sum[242]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X48_Y47_N0
cyclonev_io_obuf \sum[243]~output (
	.i(reg_sum[243]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[243]),
	.obar());
// synopsys translate_off
defparam \sum[243]~output .bus_hold = "false";
defparam \sum[243]~output .open_drain_output = "false";
defparam \sum[243]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N18
cyclonev_io_obuf \sum[244]~output (
	.i(reg_sum[244]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[244]),
	.obar());
// synopsys translate_off
defparam \sum[244]~output .bus_hold = "false";
defparam \sum[244]~output .open_drain_output = "false";
defparam \sum[244]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N24
cyclonev_io_obuf \sum[245]~output (
	.i(reg_sum[245]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[245]),
	.obar());
// synopsys translate_off
defparam \sum[245]~output .bus_hold = "false";
defparam \sum[245]~output .open_drain_output = "false";
defparam \sum[245]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X47_Y48_N54
cyclonev_io_obuf \sum[246]~output (
	.i(reg_sum[246]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[246]),
	.obar());
// synopsys translate_off
defparam \sum[246]~output .bus_hold = "false";
defparam \sum[246]~output .open_drain_output = "false";
defparam \sum[246]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N0
cyclonev_io_obuf \sum[247]~output (
	.i(reg_sum[247]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[247]),
	.obar());
// synopsys translate_off
defparam \sum[247]~output .bus_hold = "false";
defparam \sum[247]~output .open_drain_output = "false";
defparam \sum[247]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N3
cyclonev_io_obuf \sum[248]~output (
	.i(reg_sum[248]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[248]),
	.obar());
// synopsys translate_off
defparam \sum[248]~output .bus_hold = "false";
defparam \sum[248]~output .open_drain_output = "false";
defparam \sum[248]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N57
cyclonev_io_obuf \sum[249]~output (
	.i(reg_sum[249]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[249]),
	.obar());
// synopsys translate_off
defparam \sum[249]~output .bus_hold = "false";
defparam \sum[249]~output .open_drain_output = "false";
defparam \sum[249]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N3
cyclonev_io_obuf \sum[250]~output (
	.i(reg_sum[250]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[250]),
	.obar());
// synopsys translate_off
defparam \sum[250]~output .bus_hold = "false";
defparam \sum[250]~output .open_drain_output = "false";
defparam \sum[250]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N9
cyclonev_io_obuf \sum[251]~output (
	.i(reg_sum[251]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[251]),
	.obar());
// synopsys translate_off
defparam \sum[251]~output .bus_hold = "false";
defparam \sum[251]~output .open_drain_output = "false";
defparam \sum[251]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N27
cyclonev_io_obuf \sum[252]~output (
	.i(reg_sum[252]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[252]),
	.obar());
// synopsys translate_off
defparam \sum[252]~output .bus_hold = "false";
defparam \sum[252]~output .open_drain_output = "false";
defparam \sum[252]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N3
cyclonev_io_obuf \sum[253]~output (
	.i(reg_sum[253]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[253]),
	.obar());
// synopsys translate_off
defparam \sum[253]~output .bus_hold = "false";
defparam \sum[253]~output .open_drain_output = "false";
defparam \sum[253]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N6
cyclonev_io_obuf \sum[254]~output (
	.i(reg_sum[254]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[254]),
	.obar());
// synopsys translate_off
defparam \sum[254]~output .bus_hold = "false";
defparam \sum[254]~output .open_drain_output = "false";
defparam \sum[254]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N15
cyclonev_io_obuf \sum[255]~output (
	.i(reg_sum[255]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[255]),
	.obar());
// synopsys translate_off
defparam \sum[255]~output .bus_hold = "false";
defparam \sum[255]~output .open_drain_output = "false";
defparam \sum[255]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N21
cyclonev_io_obuf \sum[256]~output (
	.i(reg_sum[256]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[256]),
	.obar());
// synopsys translate_off
defparam \sum[256]~output .bus_hold = "false";
defparam \sum[256]~output .open_drain_output = "false";
defparam \sum[256]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N0
cyclonev_io_obuf \sum[257]~output (
	.i(reg_sum[257]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sum[257]),
	.obar());
// synopsys translate_off
defparam \sum[257]~output .bus_hold = "false";
defparam \sum[257]~output .open_drain_output = "false";
defparam \sum[257]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N9
cyclonev_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[0]~input0 ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N53
dffeas \reg_A[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[0]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[0] .is_wysiwyg = "true";
defparam \reg_A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N33
cyclonev_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[0]~input0 ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N3
cyclonev_lcell_comb \reg_B[0]~feeder (
// Equation(s):
// \reg_B[0]~feeder_combout  = ( \B[0]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[0]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[0]~feeder .extended_lut = "off";
defparam \reg_B[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N5
dffeas \reg_B[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[0] .is_wysiwyg = "true";
defparam \reg_B[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( reg_B[0] ) + ( reg_A[0] ) + ( !VCC ))
// \Add0~2  = CARRY(( reg_B[0] ) + ( reg_A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[0]),
	.datad(!reg_B[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N21
cyclonev_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[1]~input0 ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N15
cyclonev_lcell_comb \reg_B[1]~feeder (
// Equation(s):
// \reg_B[1]~feeder_combout  = ( \B[1]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[1]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[1]~feeder .extended_lut = "off";
defparam \reg_B[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N17
dffeas \reg_B[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[1] .is_wysiwyg = "true";
defparam \reg_B[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N24
cyclonev_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[1]~input0 ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N38
dffeas \reg_A[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[1]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[1] .is_wysiwyg = "true";
defparam \reg_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( reg_A[1] ) + ( reg_B[1] ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( reg_A[1] ) + ( reg_B[1] ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[1]),
	.datad(!reg_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N12
cyclonev_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[2]~input0 ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N56
dffeas \reg_A[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[2]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[2] .is_wysiwyg = "true";
defparam \reg_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N18
cyclonev_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[2]~input0 ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N59
dffeas \reg_B[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[2]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[2] .is_wysiwyg = "true";
defparam \reg_B[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( reg_B[2] ) + ( reg_A[2] ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( reg_B[2] ) + ( reg_A[2] ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[2]),
	.datad(!reg_B[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N33
cyclonev_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[3]~input0 ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N32
dffeas \reg_A[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[3]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[3] .is_wysiwyg = "true";
defparam \reg_A[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N36
cyclonev_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[3]~input0 ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N21
cyclonev_lcell_comb \reg_B[3]~feeder (
// Equation(s):
// \reg_B[3]~feeder_combout  = ( \B[3]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[3]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[3]~feeder .extended_lut = "off";
defparam \reg_B[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N23
dffeas \reg_B[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[3] .is_wysiwyg = "true";
defparam \reg_B[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( reg_B[3] ) + ( reg_A[3] ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( reg_B[3] ) + ( reg_A[3] ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[3]),
	.datad(!reg_B[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N0
cyclonev_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[4]~input0 ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N50
dffeas \reg_A[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[4]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[4] .is_wysiwyg = "true";
defparam \reg_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N0
cyclonev_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[4]~input0 ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N0
cyclonev_lcell_comb \reg_B[4]~feeder (
// Equation(s):
// \reg_B[4]~feeder_combout  = ( \B[4]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[4]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[4]~feeder .extended_lut = "off";
defparam \reg_B[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N2
dffeas \reg_B[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[4] .is_wysiwyg = "true";
defparam \reg_B[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( reg_B[4] ) + ( reg_A[4] ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( reg_B[4] ) + ( reg_A[4] ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[4]),
	.datad(!reg_B[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N39
cyclonev_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[5]~input0 ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N8
dffeas \reg_B[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[5]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[5] .is_wysiwyg = "true";
defparam \reg_B[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N27
cyclonev_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[5]~input0 ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N43
dffeas \reg_A[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[5]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[5] .is_wysiwyg = "true";
defparam \reg_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( reg_A[5] ) + ( reg_B[5] ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( reg_A[5] ) + ( reg_B[5] ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[5]),
	.datad(!reg_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N36
cyclonev_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[6]~input0 ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N24
cyclonev_lcell_comb \reg_B[6]~feeder (
// Equation(s):
// \reg_B[6]~feeder_combout  = ( \B[6]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[6]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[6]~feeder .extended_lut = "off";
defparam \reg_B[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N26
dffeas \reg_B[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[6] .is_wysiwyg = "true";
defparam \reg_B[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N57
cyclonev_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[6]~input0 ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N35
dffeas \reg_A[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[6]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[6] .is_wysiwyg = "true";
defparam \reg_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( reg_A[6] ) + ( reg_B[6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( reg_A[6] ) + ( reg_B[6] ) + ( \Add0~22  ))

	.dataa(!reg_B[6]),
	.datab(gnd),
	.datac(!reg_A[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N6
cyclonev_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[7]~input0 ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N41
dffeas \reg_A[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[7]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[7] .is_wysiwyg = "true";
defparam \reg_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y49_N39
cyclonev_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[7]~input0 ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N9
cyclonev_lcell_comb \reg_B[7]~feeder (
// Equation(s):
// \reg_B[7]~feeder_combout  = ( \B[7]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[7]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[7]~feeder .extended_lut = "off";
defparam \reg_B[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N10
dffeas \reg_B[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[7] .is_wysiwyg = "true";
defparam \reg_B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( reg_B[7] ) + ( reg_A[7] ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( reg_B[7] ) + ( reg_A[7] ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[7]),
	.datad(!reg_B[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N42
cyclonev_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[8]~input0 ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N14
dffeas \reg_B[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[8]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[8] .is_wysiwyg = "true";
defparam \reg_B[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N12
cyclonev_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[8]~input0 ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y51_N47
dffeas \reg_A[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[8]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[8] .is_wysiwyg = "true";
defparam \reg_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N54
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( reg_A[8] ) + ( reg_B[8] ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( reg_A[8] ) + ( reg_B[8] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!reg_B[8]),
	.datac(gnd),
	.datad(!reg_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N48
cyclonev_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[9]~input0 ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N18
cyclonev_lcell_comb \reg_B[9]~feeder (
// Equation(s):
// \reg_B[9]~feeder_combout  = ( \B[9]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[9]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[9]~feeder .extended_lut = "off";
defparam \reg_B[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N19
dffeas \reg_B[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[9] .is_wysiwyg = "true";
defparam \reg_B[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N30
cyclonev_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[9]~input0 ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N27
cyclonev_lcell_comb \reg_A[9]~feeder (
// Equation(s):
// \reg_A[9]~feeder_combout  = ( \A[9]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[9]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[9]~feeder .extended_lut = "off";
defparam \reg_A[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N29
dffeas \reg_A[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[9] .is_wysiwyg = "true";
defparam \reg_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N57
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( reg_A[9] ) + ( reg_B[9] ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( reg_A[9] ) + ( reg_B[9] ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[9]),
	.datad(!reg_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N30
cyclonev_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[10]~input0 ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y50_N4
dffeas \reg_A[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[10]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[10] .is_wysiwyg = "true";
defparam \reg_A[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N36
cyclonev_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[10]~input0 ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N0
cyclonev_lcell_comb \reg_B[10]~feeder (
// Equation(s):
// \reg_B[10]~feeder_combout  = ( \B[10]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[10]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[10]~feeder .extended_lut = "off";
defparam \reg_B[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y50_N1
dffeas \reg_B[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[10] .is_wysiwyg = "true";
defparam \reg_B[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( reg_B[10] ) + ( reg_A[10] ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( reg_B[10] ) + ( reg_A[10] ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[10]),
	.datad(!reg_B[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N15
cyclonev_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[11]~input0 ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N18
cyclonev_lcell_comb \reg_B[11]~feeder (
// Equation(s):
// \reg_B[11]~feeder_combout  = ( \B[11]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[11]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[11]~feeder .extended_lut = "off";
defparam \reg_B[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N19
dffeas \reg_B[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[11] .is_wysiwyg = "true";
defparam \reg_B[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N57
cyclonev_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[11]~input0 ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N18
cyclonev_lcell_comb \reg_A[11]~feeder (
// Equation(s):
// \reg_A[11]~feeder_combout  = ( \A[11]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[11]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[11]~feeder .extended_lut = "off";
defparam \reg_A[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y50_N19
dffeas \reg_A[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[11] .is_wysiwyg = "true";
defparam \reg_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N3
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( reg_A[11] ) + ( reg_B[11] ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( reg_A[11] ) + ( reg_B[11] ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[11]),
	.datad(!reg_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N48
cyclonev_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[12]~input0 ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N57
cyclonev_lcell_comb \reg_A[12]~feeder (
// Equation(s):
// \reg_A[12]~feeder_combout  = ( \A[12]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[12]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[12]~feeder .extended_lut = "off";
defparam \reg_A[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y50_N58
dffeas \reg_A[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[12] .is_wysiwyg = "true";
defparam \reg_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y50_N36
cyclonev_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[12]~input0 ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y50_N43
dffeas \reg_B[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[12]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[12] .is_wysiwyg = "true";
defparam \reg_B[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N6
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( reg_B[12] ) + ( reg_A[12] ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( reg_B[12] ) + ( reg_A[12] ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[12]),
	.datad(!reg_B[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N15
cyclonev_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[13]~input0 ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N54
cyclonev_lcell_comb \reg_A[13]~feeder (
// Equation(s):
// \reg_A[13]~feeder_combout  = ( \A[13]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[13]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[13]~feeder .extended_lut = "off";
defparam \reg_A[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N56
dffeas \reg_A[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[13] .is_wysiwyg = "true";
defparam \reg_A[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N39
cyclonev_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[13]~input0 ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N45
cyclonev_lcell_comb \reg_B[13]~feeder (
// Equation(s):
// \reg_B[13]~feeder_combout  = ( \B[13]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[13]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[13]~feeder .extended_lut = "off";
defparam \reg_B[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N46
dffeas \reg_B[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[13] .is_wysiwyg = "true";
defparam \reg_B[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N9
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( reg_B[13] ) + ( reg_A[13] ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( reg_B[13] ) + ( reg_A[13] ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[13]),
	.datad(!reg_B[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N12
cyclonev_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[14]~input0 ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y50_N52
dffeas \reg_B[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[14]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[14] .is_wysiwyg = "true";
defparam \reg_B[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N33
cyclonev_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[14]~input0 ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N27
cyclonev_lcell_comb \reg_A[14]~feeder (
// Equation(s):
// \reg_A[14]~feeder_combout  = ( \A[14]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[14]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[14]~feeder .extended_lut = "off";
defparam \reg_A[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N28
dffeas \reg_A[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[14] .is_wysiwyg = "true";
defparam \reg_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N12
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( reg_A[14] ) + ( reg_B[14] ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( reg_A[14] ) + ( reg_B[14] ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[14]),
	.datad(!reg_A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N45
cyclonev_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[15]~input0 ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y50_N50
dffeas \reg_B[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[15]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[15] .is_wysiwyg = "true";
defparam \reg_B[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N42
cyclonev_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[15]~input0 ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N33
cyclonev_lcell_comb \reg_A[15]~feeder (
// Equation(s):
// \reg_A[15]~feeder_combout  = ( \A[15]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[15]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[15]~feeder .extended_lut = "off";
defparam \reg_A[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y50_N35
dffeas \reg_A[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[15] .is_wysiwyg = "true";
defparam \reg_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N15
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( reg_A[15] ) + ( reg_B[15] ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( reg_A[15] ) + ( reg_B[15] ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[15]),
	.datad(!reg_A[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N3
cyclonev_io_ibuf \A[16]~input (
	.i(A[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[16]~input0 ));
// synopsys translate_off
defparam \A[16]~input .bus_hold = "false";
defparam \A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y50_N36
cyclonev_lcell_comb \reg_A[16]~feeder (
// Equation(s):
// \reg_A[16]~feeder_combout  = ( \A[16]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[16]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[16]~feeder .extended_lut = "off";
defparam \reg_A[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y50_N37
dffeas \reg_A[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[16] .is_wysiwyg = "true";
defparam \reg_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N33
cyclonev_io_ibuf \B[16]~input (
	.i(B[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[16]~input0 ));
// synopsys translate_off
defparam \B[16]~input .bus_hold = "false";
defparam \B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y50_N58
dffeas \reg_B[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[16]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[16] .is_wysiwyg = "true";
defparam \reg_B[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N18
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( reg_B[16] ) + ( reg_A[16] ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( reg_B[16] ) + ( reg_A[16] ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[16]),
	.datad(!reg_B[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N48
cyclonev_io_ibuf \B[17]~input (
	.i(B[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[17]~input0 ));
// synopsys translate_off
defparam \B[17]~input .bus_hold = "false";
defparam \B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N9
cyclonev_lcell_comb \reg_B[17]~feeder (
// Equation(s):
// \reg_B[17]~feeder_combout  = ( \B[17]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[17]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[17]~feeder .extended_lut = "off";
defparam \reg_B[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N10
dffeas \reg_B[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[17] .is_wysiwyg = "true";
defparam \reg_B[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N0
cyclonev_io_ibuf \A[17]~input (
	.i(A[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[17]~input0 ));
// synopsys translate_off
defparam \A[17]~input .bus_hold = "false";
defparam \A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y50_N21
cyclonev_lcell_comb \reg_A[17]~feeder (
// Equation(s):
// \reg_A[17]~feeder_combout  = ( \A[17]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[17]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[17]~feeder .extended_lut = "off";
defparam \reg_A[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y50_N22
dffeas \reg_A[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[17] .is_wysiwyg = "true";
defparam \reg_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N21
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( reg_A[17] ) + ( reg_B[17] ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( reg_A[17] ) + ( reg_B[17] ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[17]),
	.datad(!reg_A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N51
cyclonev_io_ibuf \C[0]~input (
	.i(C[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[0]~input0 ));
// synopsys translate_off
defparam \C[0]~input .bus_hold = "false";
defparam \C[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N3
cyclonev_io_ibuf \C[1]~input (
	.i(C[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[1]~input0 ));
// synopsys translate_off
defparam \C[1]~input .bus_hold = "false";
defparam \C[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N21
cyclonev_io_ibuf \C[2]~input (
	.i(C[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[2]~input0 ));
// synopsys translate_off
defparam \C[2]~input .bus_hold = "false";
defparam \C[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y42_N39
cyclonev_io_ibuf \C[3]~input (
	.i(C[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[3]~input0 ));
// synopsys translate_off
defparam \C[3]~input .bus_hold = "false";
defparam \C[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N33
cyclonev_io_ibuf \C[4]~input (
	.i(C[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[4]~input0 ));
// synopsys translate_off
defparam \C[4]~input .bus_hold = "false";
defparam \C[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y43_N9
cyclonev_io_ibuf \C[5]~input (
	.i(C[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[5]~input0 ));
// synopsys translate_off
defparam \C[5]~input .bus_hold = "false";
defparam \C[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N12
cyclonev_io_ibuf \C[6]~input (
	.i(C[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[6]~input0 ));
// synopsys translate_off
defparam \C[6]~input .bus_hold = "false";
defparam \C[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y41_N9
cyclonev_io_ibuf \C[7]~input (
	.i(C[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[7]~input0 ));
// synopsys translate_off
defparam \C[7]~input .bus_hold = "false";
defparam \C[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N45
cyclonev_io_ibuf \C[8]~input (
	.i(C[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[8]~input0 ));
// synopsys translate_off
defparam \C[8]~input .bus_hold = "false";
defparam \C[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y45_N51
cyclonev_io_ibuf \C[9]~input (
	.i(C[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[9]~input0 ));
// synopsys translate_off
defparam \C[9]~input .bus_hold = "false";
defparam \C[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N39
cyclonev_io_ibuf \C[10]~input (
	.i(C[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[10]~input0 ));
// synopsys translate_off
defparam \C[10]~input .bus_hold = "false";
defparam \C[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N15
cyclonev_io_ibuf \C[11]~input (
	.i(C[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[11]~input0 ));
// synopsys translate_off
defparam \C[11]~input .bus_hold = "false";
defparam \C[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N33
cyclonev_io_ibuf \C[12]~input (
	.i(C[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[12]~input0 ));
// synopsys translate_off
defparam \C[12]~input .bus_hold = "false";
defparam \C[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N54
cyclonev_io_ibuf \C[13]~input (
	.i(C[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[13]~input0 ));
// synopsys translate_off
defparam \C[13]~input .bus_hold = "false";
defparam \C[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N54
cyclonev_io_ibuf \C[14]~input (
	.i(C[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[14]~input0 ));
// synopsys translate_off
defparam \C[14]~input .bus_hold = "false";
defparam \C[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N27
cyclonev_io_ibuf \C[15]~input (
	.i(C[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[15]~input0 ));
// synopsys translate_off
defparam \C[15]~input .bus_hold = "false";
defparam \C[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N21
cyclonev_io_ibuf \C[16]~input (
	.i(C[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[16]~input0 ));
// synopsys translate_off
defparam \C[16]~input .bus_hold = "false";
defparam \C[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N48
cyclonev_io_ibuf \C[17]~input (
	.i(C[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[17]~input0 ));
// synopsys translate_off
defparam \C[17]~input .bus_hold = "false";
defparam \C[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X32_Y51_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~69_sumout ,\Add0~65_sumout ,\Add0~61_sumout ,\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,
\Add0~5_sumout ,\Add0~1_sumout }),
	.ay({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 18;
defparam \Mult0~8 .ay_scan_in_clock = "0";
defparam \Mult0~8 .ay_scan_in_width = 18;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m18x18_full";
defparam \Mult0~8 .output_clock = "none";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "false";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N12
cyclonev_lcell_comb \reg_sum[0]~feeder (
// Equation(s):
// \reg_sum[0]~feeder_combout  = ( \Mult0~8_resulta  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[0]~feeder .extended_lut = "off";
defparam \reg_sum[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N14
dffeas \reg_sum[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[0] .is_wysiwyg = "true";
defparam \reg_sum[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N0
cyclonev_lcell_comb \reg_sum[1]~feeder (
// Equation(s):
// \reg_sum[1]~feeder_combout  = ( \Mult0~9  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[1]~feeder .extended_lut = "off";
defparam \reg_sum[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y52_N1
dffeas \reg_sum[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[1] .is_wysiwyg = "true";
defparam \reg_sum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N26
dffeas \reg_sum[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[2] .is_wysiwyg = "true";
defparam \reg_sum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y53_N47
dffeas \reg_sum[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[3] .is_wysiwyg = "true";
defparam \reg_sum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N16
dffeas \reg_sum[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[4] .is_wysiwyg = "true";
defparam \reg_sum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y53_N26
dffeas \reg_sum[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[5] .is_wysiwyg = "true";
defparam \reg_sum[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y53_N35
dffeas \reg_sum[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[6] .is_wysiwyg = "true";
defparam \reg_sum[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N39
cyclonev_lcell_comb \reg_sum[7]~feeder (
// Equation(s):
// \reg_sum[7]~feeder_combout  = ( \Mult0~15  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[7]~feeder .extended_lut = "off";
defparam \reg_sum[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N41
dffeas \reg_sum[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[7] .is_wysiwyg = "true";
defparam \reg_sum[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N39
cyclonev_lcell_comb \reg_sum[8]~feeder (
// Equation(s):
// \reg_sum[8]~feeder_combout  = ( \Mult0~16  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[8]~feeder .extended_lut = "off";
defparam \reg_sum[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y52_N40
dffeas \reg_sum[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[8] .is_wysiwyg = "true";
defparam \reg_sum[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N8
dffeas \reg_sum[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~17 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[9] .is_wysiwyg = "true";
defparam \reg_sum[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y50_N43
dffeas \reg_sum[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~18 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[10] .is_wysiwyg = "true";
defparam \reg_sum[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N51
cyclonev_lcell_comb \reg_sum[11]~feeder (
// Equation(s):
// \reg_sum[11]~feeder_combout  = ( \Mult0~19  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[11]~feeder .extended_lut = "off";
defparam \reg_sum[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y53_N52
dffeas \reg_sum[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[11] .is_wysiwyg = "true";
defparam \reg_sum[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y51_N52
dffeas \reg_sum[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~20 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[12] .is_wysiwyg = "true";
defparam \reg_sum[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y50_N6
cyclonev_lcell_comb \reg_sum[13]~feeder (
// Equation(s):
// \reg_sum[13]~feeder_combout  = ( \Mult0~21  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[13]~feeder .extended_lut = "off";
defparam \reg_sum[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y50_N7
dffeas \reg_sum[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[13] .is_wysiwyg = "true";
defparam \reg_sum[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N54
cyclonev_lcell_comb \reg_sum[14]~feeder (
// Equation(s):
// \reg_sum[14]~feeder_combout  = ( \Mult0~22  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[14]~feeder .extended_lut = "off";
defparam \reg_sum[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y52_N55
dffeas \reg_sum[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[14] .is_wysiwyg = "true";
defparam \reg_sum[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y50_N16
dffeas \reg_sum[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~23 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[15] .is_wysiwyg = "true";
defparam \reg_sum[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N9
cyclonev_lcell_comb \reg_sum[16]~feeder (
// Equation(s):
// \reg_sum[16]~feeder_combout  = ( \Mult0~24  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[16]~feeder .extended_lut = "off";
defparam \reg_sum[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y51_N10
dffeas \reg_sum[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[16] .is_wysiwyg = "true";
defparam \reg_sum[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N53
dffeas \reg_sum[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult0~25 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[17] .is_wysiwyg = "true";
defparam \reg_sum[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N39
cyclonev_io_ibuf \C[18]~input (
	.i(C[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[18]~input0 ));
// synopsys translate_off
defparam \C[18]~input .bus_hold = "false";
defparam \C[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N15
cyclonev_io_ibuf \C[19]~input (
	.i(C[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[19]~input0 ));
// synopsys translate_off
defparam \C[19]~input .bus_hold = "false";
defparam \C[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N54
cyclonev_io_ibuf \C[20]~input (
	.i(C[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[20]~input0 ));
// synopsys translate_off
defparam \C[20]~input .bus_hold = "false";
defparam \C[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N57
cyclonev_io_ibuf \C[21]~input (
	.i(C[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[21]~input0 ));
// synopsys translate_off
defparam \C[21]~input .bus_hold = "false";
defparam \C[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N6
cyclonev_io_ibuf \C[22]~input (
	.i(C[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[22]~input0 ));
// synopsys translate_off
defparam \C[22]~input .bus_hold = "false";
defparam \C[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N33
cyclonev_io_ibuf \C[23]~input (
	.i(C[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[23]~input0 ));
// synopsys translate_off
defparam \C[23]~input .bus_hold = "false";
defparam \C[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N0
cyclonev_io_ibuf \C[24]~input (
	.i(C[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[24]~input0 ));
// synopsys translate_off
defparam \C[24]~input .bus_hold = "false";
defparam \C[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y51_N51
cyclonev_io_ibuf \C[25]~input (
	.i(C[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[25]~input0 ));
// synopsys translate_off
defparam \C[25]~input .bus_hold = "false";
defparam \C[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N21
cyclonev_io_ibuf \C[26]~input (
	.i(C[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[26]~input0 ));
// synopsys translate_off
defparam \C[26]~input .bus_hold = "false";
defparam \C[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N12
cyclonev_io_ibuf \C[27]~input (
	.i(C[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[27]~input0 ));
// synopsys translate_off
defparam \C[27]~input .bus_hold = "false";
defparam \C[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N39
cyclonev_io_ibuf \C[28]~input (
	.i(C[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[28]~input0 ));
// synopsys translate_off
defparam \C[28]~input .bus_hold = "false";
defparam \C[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N36
cyclonev_io_ibuf \C[29]~input (
	.i(C[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[29]~input0 ));
// synopsys translate_off
defparam \C[29]~input .bus_hold = "false";
defparam \C[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N30
cyclonev_io_ibuf \C[30]~input (
	.i(C[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[30]~input0 ));
// synopsys translate_off
defparam \C[30]~input .bus_hold = "false";
defparam \C[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N54
cyclonev_io_ibuf \C[31]~input (
	.i(C[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\C[31]~input0 ));
// synopsys translate_off
defparam \C[31]~input .bus_hold = "false";
defparam \C[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N42
cyclonev_io_ibuf \B[18]~input (
	.i(B[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[18]~input0 ));
// synopsys translate_off
defparam \B[18]~input .bus_hold = "false";
defparam \B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N36
cyclonev_lcell_comb \reg_B[18]~feeder (
// Equation(s):
// \reg_B[18]~feeder_combout  = ( \B[18]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[18]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[18]~feeder .extended_lut = "off";
defparam \reg_B[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y50_N37
dffeas \reg_B[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[18] .is_wysiwyg = "true";
defparam \reg_B[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N12
cyclonev_io_ibuf \A[18]~input (
	.i(A[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[18]~input0 ));
// synopsys translate_off
defparam \A[18]~input .bus_hold = "false";
defparam \A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y50_N20
dffeas \reg_A[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[18]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[18] .is_wysiwyg = "true";
defparam \reg_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N24
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( reg_A[18] ) + ( reg_B[18] ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( reg_A[18] ) + ( reg_B[18] ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[18]),
	.datad(!reg_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N9
cyclonev_io_ibuf \B[19]~input (
	.i(B[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[19]~input0 ));
// synopsys translate_off
defparam \B[19]~input .bus_hold = "false";
defparam \B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N6
cyclonev_lcell_comb \reg_B[19]~feeder (
// Equation(s):
// \reg_B[19]~feeder_combout  = ( \B[19]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[19]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[19]~feeder .extended_lut = "off";
defparam \reg_B[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y50_N7
dffeas \reg_B[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[19] .is_wysiwyg = "true";
defparam \reg_B[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N3
cyclonev_io_ibuf \A[19]~input (
	.i(A[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[19]~input0 ));
// synopsys translate_off
defparam \A[19]~input .bus_hold = "false";
defparam \A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y50_N25
dffeas \reg_A[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[19]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[19] .is_wysiwyg = "true";
defparam \reg_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N27
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( reg_A[19] ) + ( reg_B[19] ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( reg_A[19] ) + ( reg_B[19] ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[19]),
	.datad(!reg_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N51
cyclonev_io_ibuf \B[20]~input (
	.i(B[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[20]~input0 ));
// synopsys translate_off
defparam \B[20]~input .bus_hold = "false";
defparam \B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N0
cyclonev_lcell_comb \reg_B[20]~feeder (
// Equation(s):
// \reg_B[20]~feeder_combout  = ( \B[20]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[20]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[20]~feeder .extended_lut = "off";
defparam \reg_B[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N1
dffeas \reg_B[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[20] .is_wysiwyg = "true";
defparam \reg_B[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N30
cyclonev_io_ibuf \A[20]~input (
	.i(A[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[20]~input0 ));
// synopsys translate_off
defparam \A[20]~input .bus_hold = "false";
defparam \A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N30
cyclonev_lcell_comb \reg_A[20]~feeder (
// Equation(s):
// \reg_A[20]~feeder_combout  = ( \A[20]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[20]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[20]~feeder .extended_lut = "off";
defparam \reg_A[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y50_N32
dffeas \reg_A[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[20] .is_wysiwyg = "true";
defparam \reg_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N30
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( reg_A[20] ) + ( reg_B[20] ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( reg_A[20] ) + ( reg_B[20] ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(!reg_B[20]),
	.datac(!reg_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N18
cyclonev_io_ibuf \A[21]~input (
	.i(A[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[21]~input0 ));
// synopsys translate_off
defparam \A[21]~input .bus_hold = "false";
defparam \A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y50_N16
dffeas \reg_A[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[21]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[21] .is_wysiwyg = "true";
defparam \reg_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N36
cyclonev_io_ibuf \B[21]~input (
	.i(B[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[21]~input0 ));
// synopsys translate_off
defparam \B[21]~input .bus_hold = "false";
defparam \B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N57
cyclonev_lcell_comb \reg_B[21]~feeder (
// Equation(s):
// \reg_B[21]~feeder_combout  = ( \B[21]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[21]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[21]~feeder .extended_lut = "off";
defparam \reg_B[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N58
dffeas \reg_B[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[21] .is_wysiwyg = "true";
defparam \reg_B[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( reg_B[21] ) + ( reg_A[21] ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( reg_B[21] ) + ( reg_A[21] ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[21]),
	.datad(!reg_B[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N39
cyclonev_io_ibuf \A[22]~input (
	.i(A[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[22]~input0 ));
// synopsys translate_off
defparam \A[22]~input .bus_hold = "false";
defparam \A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y50_N40
dffeas \reg_A[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[22]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[22] .is_wysiwyg = "true";
defparam \reg_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N57
cyclonev_io_ibuf \B[22]~input (
	.i(B[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[22]~input0 ));
// synopsys translate_off
defparam \B[22]~input .bus_hold = "false";
defparam \B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N42
cyclonev_lcell_comb \reg_B[22]~feeder (
// Equation(s):
// \reg_B[22]~feeder_combout  = ( \B[22]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[22]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[22]~feeder .extended_lut = "off";
defparam \reg_B[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N43
dffeas \reg_B[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[22] .is_wysiwyg = "true";
defparam \reg_B[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N36
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( reg_B[22] ) + ( reg_A[22] ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( reg_B[22] ) + ( reg_A[22] ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[22]),
	.datad(!reg_B[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N27
cyclonev_io_ibuf \A[23]~input (
	.i(A[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[23]~input0 ));
// synopsys translate_off
defparam \A[23]~input .bus_hold = "false";
defparam \A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y50_N31
dffeas \reg_A[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[23]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[23] .is_wysiwyg = "true";
defparam \reg_A[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N36
cyclonev_io_ibuf \B[23]~input (
	.i(B[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[23]~input0 ));
// synopsys translate_off
defparam \B[23]~input .bus_hold = "false";
defparam \B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N24
cyclonev_lcell_comb \reg_B[23]~feeder (
// Equation(s):
// \reg_B[23]~feeder_combout  = ( \B[23]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[23]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[23]~feeder .extended_lut = "off";
defparam \reg_B[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N25
dffeas \reg_B[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[23] .is_wysiwyg = "true";
defparam \reg_B[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( reg_A[23] ) + ( reg_B[23] ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( reg_A[23] ) + ( reg_B[23] ) + ( \Add0~90  ))

	.dataa(!reg_A[23]),
	.datab(gnd),
	.datac(!reg_B[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N27
cyclonev_io_ibuf \B[24]~input (
	.i(B[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[24]~input0 ));
// synopsys translate_off
defparam \B[24]~input .bus_hold = "false";
defparam \B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y50_N35
dffeas \reg_B[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[24]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[24] .is_wysiwyg = "true";
defparam \reg_B[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N57
cyclonev_io_ibuf \A[24]~input (
	.i(A[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[24]~input0 ));
// synopsys translate_off
defparam \A[24]~input .bus_hold = "false";
defparam \A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y50_N34
dffeas \reg_A[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[24]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[24] .is_wysiwyg = "true";
defparam \reg_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N42
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( reg_A[24] ) + ( reg_B[24] ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( reg_A[24] ) + ( reg_B[24] ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[24]),
	.datad(!reg_A[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N39
cyclonev_io_ibuf \B[25]~input (
	.i(B[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[25]~input0 ));
// synopsys translate_off
defparam \B[25]~input .bus_hold = "false";
defparam \B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y50_N8
dffeas \reg_B[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[25]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[25] .is_wysiwyg = "true";
defparam \reg_B[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N33
cyclonev_io_ibuf \A[25]~input (
	.i(A[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[25]~input0 ));
// synopsys translate_off
defparam \A[25]~input .bus_hold = "false";
defparam \A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N21
cyclonev_lcell_comb \reg_A[25]~feeder (
// Equation(s):
// \reg_A[25]~feeder_combout  = ( \A[25]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[25]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[25]~feeder .extended_lut = "off";
defparam \reg_A[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N22
dffeas \reg_A[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[25] .is_wysiwyg = "true";
defparam \reg_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N45
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( reg_A[25] ) + ( reg_B[25] ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( reg_A[25] ) + ( reg_B[25] ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[25]),
	.datad(!reg_A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N42
cyclonev_io_ibuf \A[26]~input (
	.i(A[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[26]~input0 ));
// synopsys translate_off
defparam \A[26]~input .bus_hold = "false";
defparam \A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N45
cyclonev_lcell_comb \reg_A[26]~feeder (
// Equation(s):
// \reg_A[26]~feeder_combout  = ( \A[26]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[26]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[26]~feeder .extended_lut = "off";
defparam \reg_A[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y50_N46
dffeas \reg_A[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[26] .is_wysiwyg = "true";
defparam \reg_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N6
cyclonev_io_ibuf \B[26]~input (
	.i(B[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[26]~input0 ));
// synopsys translate_off
defparam \B[26]~input .bus_hold = "false";
defparam \B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y50_N2
dffeas \reg_B[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[26]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[26] .is_wysiwyg = "true";
defparam \reg_B[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N48
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( reg_B[26] ) + ( reg_A[26] ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( reg_B[26] ) + ( reg_A[26] ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[26]),
	.datad(!reg_B[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y51_N0
cyclonev_mac \Mult0~921 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 }),
	.ay({\Add0~69_sumout ,\Add0~65_sumout ,\Add0~61_sumout ,\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,
\Add0~5_sumout ,\Add0~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({\Add0~105_sumout ,\Add0~101_sumout ,\Add0~97_sumout ,\Add0~93_sumout ,\Add0~89_sumout ,\Add0~85_sumout ,\Add0~81_sumout ,\Add0~77_sumout ,\Add0~73_sumout }),
	.by({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~921_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~921 .accumulate_clock = "none";
defparam \Mult0~921 .ax_clock = "0";
defparam \Mult0~921 .ax_width = 14;
defparam \Mult0~921 .ay_scan_in_clock = "none";
defparam \Mult0~921 .ay_scan_in_width = 18;
defparam \Mult0~921 .ay_use_scan_in = "false";
defparam \Mult0~921 .az_clock = "none";
defparam \Mult0~921 .bx_clock = "none";
defparam \Mult0~921 .bx_width = 9;
defparam \Mult0~921 .by_clock = "0";
defparam \Mult0~921 .by_use_scan_in = "false";
defparam \Mult0~921 .by_width = 18;
defparam \Mult0~921 .bz_clock = "none";
defparam \Mult0~921 .coef_a_0 = 0;
defparam \Mult0~921 .coef_a_1 = 0;
defparam \Mult0~921 .coef_a_2 = 0;
defparam \Mult0~921 .coef_a_3 = 0;
defparam \Mult0~921 .coef_a_4 = 0;
defparam \Mult0~921 .coef_a_5 = 0;
defparam \Mult0~921 .coef_a_6 = 0;
defparam \Mult0~921 .coef_a_7 = 0;
defparam \Mult0~921 .coef_b_0 = 0;
defparam \Mult0~921 .coef_b_1 = 0;
defparam \Mult0~921 .coef_b_2 = 0;
defparam \Mult0~921 .coef_b_3 = 0;
defparam \Mult0~921 .coef_b_4 = 0;
defparam \Mult0~921 .coef_b_5 = 0;
defparam \Mult0~921 .coef_b_6 = 0;
defparam \Mult0~921 .coef_b_7 = 0;
defparam \Mult0~921 .coef_sel_a_clock = "none";
defparam \Mult0~921 .coef_sel_b_clock = "none";
defparam \Mult0~921 .delay_scan_out_ay = "false";
defparam \Mult0~921 .delay_scan_out_by = "false";
defparam \Mult0~921 .enable_double_accum = "false";
defparam \Mult0~921 .load_const_clock = "none";
defparam \Mult0~921 .load_const_value = 0;
defparam \Mult0~921 .mode_sub_location = 0;
defparam \Mult0~921 .negate_clock = "none";
defparam \Mult0~921 .operand_source_max = "input";
defparam \Mult0~921 .operand_source_may = "input";
defparam \Mult0~921 .operand_source_mbx = "input";
defparam \Mult0~921 .operand_source_mby = "input";
defparam \Mult0~921 .operation_mode = "m18x18_sumof2";
defparam \Mult0~921 .output_clock = "none";
defparam \Mult0~921 .preadder_subtract_a = "false";
defparam \Mult0~921 .preadder_subtract_b = "false";
defparam \Mult0~921 .result_a_width = 64;
defparam \Mult0~921 .signed_max = "false";
defparam \Mult0~921 .signed_may = "false";
defparam \Mult0~921 .signed_mbx = "false";
defparam \Mult0~921 .signed_mby = "false";
defparam \Mult0~921 .sub_clock = "none";
defparam \Mult0~921 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N30
cyclonev_lcell_comb \Mult0~342 (
// Equation(s):
// \Mult0~342_sumout  = SUM(( \Mult0~921_resulta  ) + ( \Mult0~26  ) + ( !VCC ))
// \Mult0~343  = CARRY(( \Mult0~921_resulta  ) + ( \Mult0~26  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~26 ),
	.datad(!\Mult0~921_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~342_sumout ),
	.cout(\Mult0~343 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~342 .extended_lut = "off";
defparam \Mult0~342 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~342 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N31
dffeas \reg_sum[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~342_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[18] .is_wysiwyg = "true";
defparam \reg_sum[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N33
cyclonev_lcell_comb \Mult0~346 (
// Equation(s):
// \Mult0~346_sumout  = SUM(( \Mult0~27  ) + ( \Mult0~922  ) + ( \Mult0~343  ))
// \Mult0~347  = CARRY(( \Mult0~27  ) + ( \Mult0~922  ) + ( \Mult0~343  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~922 ),
	.datad(!\Mult0~27 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~343 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~346_sumout ),
	.cout(\Mult0~347 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~346 .extended_lut = "off";
defparam \Mult0~346 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~346 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N35
dffeas \reg_sum[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~346_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[19] .is_wysiwyg = "true";
defparam \reg_sum[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N36
cyclonev_lcell_comb \Mult0~350 (
// Equation(s):
// \Mult0~350_sumout  = SUM(( \Mult0~923  ) + ( \Mult0~28  ) + ( \Mult0~347  ))
// \Mult0~351  = CARRY(( \Mult0~923  ) + ( \Mult0~28  ) + ( \Mult0~347  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~28 ),
	.datad(!\Mult0~923 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~347 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~350_sumout ),
	.cout(\Mult0~351 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~350 .extended_lut = "off";
defparam \Mult0~350 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~350 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N38
dffeas \reg_sum[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~350_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[20] .is_wysiwyg = "true";
defparam \reg_sum[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N39
cyclonev_lcell_comb \Mult0~354 (
// Equation(s):
// \Mult0~354_sumout  = SUM(( \Mult0~29  ) + ( \Mult0~924  ) + ( \Mult0~351  ))
// \Mult0~355  = CARRY(( \Mult0~29  ) + ( \Mult0~924  ) + ( \Mult0~351  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~924 ),
	.datad(!\Mult0~29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~351 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~354_sumout ),
	.cout(\Mult0~355 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~354 .extended_lut = "off";
defparam \Mult0~354 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~354 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N41
dffeas \reg_sum[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~354_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[21] .is_wysiwyg = "true";
defparam \reg_sum[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N42
cyclonev_lcell_comb \Mult0~358 (
// Equation(s):
// \Mult0~358_sumout  = SUM(( \Mult0~925  ) + ( \Mult0~30  ) + ( \Mult0~355  ))
// \Mult0~359  = CARRY(( \Mult0~925  ) + ( \Mult0~30  ) + ( \Mult0~355  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~30 ),
	.datad(!\Mult0~925 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~355 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~358_sumout ),
	.cout(\Mult0~359 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~358 .extended_lut = "off";
defparam \Mult0~358 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~358 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N44
dffeas \reg_sum[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~358_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[22] .is_wysiwyg = "true";
defparam \reg_sum[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N45
cyclonev_lcell_comb \Mult0~362 (
// Equation(s):
// \Mult0~362_sumout  = SUM(( \Mult0~31  ) + ( \Mult0~926  ) + ( \Mult0~359  ))
// \Mult0~363  = CARRY(( \Mult0~31  ) + ( \Mult0~926  ) + ( \Mult0~359  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~926 ),
	.datad(!\Mult0~31 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~359 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~362_sumout ),
	.cout(\Mult0~363 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~362 .extended_lut = "off";
defparam \Mult0~362 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~362 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N47
dffeas \reg_sum[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~362_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[23] .is_wysiwyg = "true";
defparam \reg_sum[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N48
cyclonev_lcell_comb \Mult0~366 (
// Equation(s):
// \Mult0~366_sumout  = SUM(( \Mult0~927  ) + ( \Mult0~32  ) + ( \Mult0~363  ))
// \Mult0~367  = CARRY(( \Mult0~927  ) + ( \Mult0~32  ) + ( \Mult0~363  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~32 ),
	.datad(!\Mult0~927 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~363 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~366_sumout ),
	.cout(\Mult0~367 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~366 .extended_lut = "off";
defparam \Mult0~366 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~366 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N50
dffeas \reg_sum[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~366_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[24] .is_wysiwyg = "true";
defparam \reg_sum[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N51
cyclonev_lcell_comb \Mult0~370 (
// Equation(s):
// \Mult0~370_sumout  = SUM(( \Mult0~928  ) + ( \Mult0~33  ) + ( \Mult0~367  ))
// \Mult0~371  = CARRY(( \Mult0~928  ) + ( \Mult0~33  ) + ( \Mult0~367  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~33 ),
	.datad(!\Mult0~928 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~367 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~370_sumout ),
	.cout(\Mult0~371 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~370 .extended_lut = "off";
defparam \Mult0~370 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~370 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N53
dffeas \reg_sum[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~370_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[25] .is_wysiwyg = "true";
defparam \reg_sum[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N54
cyclonev_lcell_comb \Mult0~374 (
// Equation(s):
// \Mult0~374_sumout  = SUM(( \Mult0~34  ) + ( \Mult0~929  ) + ( \Mult0~371  ))
// \Mult0~375  = CARRY(( \Mult0~34  ) + ( \Mult0~929  ) + ( \Mult0~371  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~929 ),
	.datad(!\Mult0~34 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~371 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~374_sumout ),
	.cout(\Mult0~375 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~374 .extended_lut = "off";
defparam \Mult0~374 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~374 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y51_N56
dffeas \reg_sum[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~374_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[26] .is_wysiwyg = "true";
defparam \reg_sum[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N12
cyclonev_io_ibuf \B[27]~input (
	.i(B[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[27]~input0 ));
// synopsys translate_off
defparam \B[27]~input .bus_hold = "false";
defparam \B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y50_N4
dffeas \reg_B[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[27]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[27] .is_wysiwyg = "true";
defparam \reg_B[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N9
cyclonev_io_ibuf \A[27]~input (
	.i(A[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[27]~input0 ));
// synopsys translate_off
defparam \A[27]~input .bus_hold = "false";
defparam \A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y50_N7
dffeas \reg_A[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[27]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[27] .is_wysiwyg = "true";
defparam \reg_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N51
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( reg_A[27] ) + ( reg_B[27] ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( reg_A[27] ) + ( reg_B[27] ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[27]),
	.datad(!reg_A[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N39
cyclonev_io_ibuf \A[28]~input (
	.i(A[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[28]~input0 ));
// synopsys translate_off
defparam \A[28]~input .bus_hold = "false";
defparam \A[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y50_N37
dffeas \reg_A[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[28]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[28] .is_wysiwyg = "true";
defparam \reg_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N21
cyclonev_io_ibuf \B[28]~input (
	.i(B[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[28]~input0 ));
// synopsys translate_off
defparam \B[28]~input .bus_hold = "false";
defparam \B[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N48
cyclonev_lcell_comb \reg_B[28]~feeder (
// Equation(s):
// \reg_B[28]~feeder_combout  = ( \B[28]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[28]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[28]~feeder .extended_lut = "off";
defparam \reg_B[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N49
dffeas \reg_B[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[28] .is_wysiwyg = "true";
defparam \reg_B[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N54
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( reg_B[28] ) + ( reg_A[28] ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( reg_B[28] ) + ( reg_A[28] ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[28]),
	.datad(!reg_B[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N3
cyclonev_io_ibuf \B[29]~input (
	.i(B[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[29]~input0 ));
// synopsys translate_off
defparam \B[29]~input .bus_hold = "false";
defparam \B[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y50_N41
dffeas \reg_B[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[29]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[29] .is_wysiwyg = "true";
defparam \reg_B[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N18
cyclonev_io_ibuf \A[29]~input (
	.i(A[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[29]~input0 ));
// synopsys translate_off
defparam \A[29]~input .bus_hold = "false";
defparam \A[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N12
cyclonev_lcell_comb \reg_A[29]~feeder (
// Equation(s):
// \reg_A[29]~feeder_combout  = ( \A[29]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[29]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[29]~feeder .extended_lut = "off";
defparam \reg_A[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y50_N13
dffeas \reg_A[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[29] .is_wysiwyg = "true";
defparam \reg_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N57
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( reg_A[29] ) + ( reg_B[29] ) + ( \Add0~114  ))
// \Add0~118  = CARRY(( reg_A[29] ) + ( reg_B[29] ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[29]),
	.datad(!reg_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N36
cyclonev_io_ibuf \B[30]~input (
	.i(B[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[30]~input0 ));
// synopsys translate_off
defparam \B[30]~input .bus_hold = "false";
defparam \B[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N42
cyclonev_lcell_comb \reg_B[30]~feeder (
// Equation(s):
// \reg_B[30]~feeder_combout  = ( \B[30]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[30]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[30]~feeder .extended_lut = "off";
defparam \reg_B[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y49_N44
dffeas \reg_B[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[30] .is_wysiwyg = "true";
defparam \reg_B[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N0
cyclonev_io_ibuf \A[30]~input (
	.i(A[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[30]~input0 ));
// synopsys translate_off
defparam \A[30]~input .bus_hold = "false";
defparam \A[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y49_N5
dffeas \reg_A[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[30]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[30] .is_wysiwyg = "true";
defparam \reg_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N0
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( reg_A[30] ) + ( reg_B[30] ) + ( \Add0~118  ))
// \Add0~122  = CARRY(( reg_A[30] ) + ( reg_B[30] ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[30]),
	.datad(!reg_A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N39
cyclonev_io_ibuf \A[31]~input (
	.i(A[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[31]~input0 ));
// synopsys translate_off
defparam \A[31]~input .bus_hold = "false";
defparam \A[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N36
cyclonev_lcell_comb \reg_A[31]~feeder (
// Equation(s):
// \reg_A[31]~feeder_combout  = ( \A[31]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[31]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[31]~feeder .extended_lut = "off";
defparam \reg_A[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y49_N37
dffeas \reg_A[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[31] .is_wysiwyg = "true";
defparam \reg_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y47_N51
cyclonev_io_ibuf \B[31]~input (
	.i(B[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[31]~input0 ));
// synopsys translate_off
defparam \B[31]~input .bus_hold = "false";
defparam \B[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y49_N49
dffeas \reg_B[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[31]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[31] .is_wysiwyg = "true";
defparam \reg_B[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N3
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( reg_B[31] ) + ( reg_A[31] ) + ( \Add0~122  ))
// \Add0~126  = CARRY(( reg_B[31] ) + ( reg_A[31] ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[31]),
	.datad(!reg_B[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N24
cyclonev_io_ibuf \A[32]~input (
	.i(A[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[32]~input0 ));
// synopsys translate_off
defparam \A[32]~input .bus_hold = "false";
defparam \A[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N24
cyclonev_lcell_comb \reg_A[32]~feeder (
// Equation(s):
// \reg_A[32]~feeder_combout  = ( \A[32]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[32]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[32]~feeder .extended_lut = "off";
defparam \reg_A[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N26
dffeas \reg_A[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[32]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[32] .is_wysiwyg = "true";
defparam \reg_A[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y49_N27
cyclonev_io_ibuf \B[32]~input (
	.i(B[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[32]~input0 ));
// synopsys translate_off
defparam \B[32]~input .bus_hold = "false";
defparam \B[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N12
cyclonev_lcell_comb \reg_B[32]~feeder (
// Equation(s):
// \reg_B[32]~feeder_combout  = ( \B[32]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[32]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[32]~feeder .extended_lut = "off";
defparam \reg_B[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y49_N14
dffeas \reg_B[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[32]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[32] .is_wysiwyg = "true";
defparam \reg_B[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N6
cyclonev_lcell_comb \Add0~129 (
// Equation(s):
// \Add0~129_sumout  = SUM(( reg_B[32] ) + ( reg_A[32] ) + ( \Add0~126  ))
// \Add0~130  = CARRY(( reg_B[32] ) + ( reg_A[32] ) + ( \Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[32]),
	.datad(!reg_B[32]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~129_sumout ),
	.cout(\Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \Add0~129 .extended_lut = "off";
defparam \Add0~129 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N39
cyclonev_io_ibuf \B[33]~input (
	.i(B[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[33]~input0 ));
// synopsys translate_off
defparam \B[33]~input .bus_hold = "false";
defparam \B[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N15
cyclonev_lcell_comb \reg_B[33]~feeder (
// Equation(s):
// \reg_B[33]~feeder_combout  = ( \B[33]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[33]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[33]~feeder .extended_lut = "off";
defparam \reg_B[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N17
dffeas \reg_B[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[33]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[33] .is_wysiwyg = "true";
defparam \reg_B[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N48
cyclonev_io_ibuf \A[33]~input (
	.i(A[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[33]~input0 ));
// synopsys translate_off
defparam \A[33]~input .bus_hold = "false";
defparam \A[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N0
cyclonev_lcell_comb \reg_A[33]~feeder (
// Equation(s):
// \reg_A[33]~feeder_combout  = ( \A[33]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[33]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[33]~feeder .extended_lut = "off";
defparam \reg_A[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y49_N1
dffeas \reg_A[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[33]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[33] .is_wysiwyg = "true";
defparam \reg_A[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N9
cyclonev_lcell_comb \Add0~133 (
// Equation(s):
// \Add0~133_sumout  = SUM(( reg_A[33] ) + ( reg_B[33] ) + ( \Add0~130  ))
// \Add0~134  = CARRY(( reg_A[33] ) + ( reg_B[33] ) + ( \Add0~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[33]),
	.datad(!reg_A[33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~133_sumout ),
	.cout(\Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \Add0~133 .extended_lut = "off";
defparam \Add0~133 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N39
cyclonev_io_ibuf \B[34]~input (
	.i(B[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[34]~input0 ));
// synopsys translate_off
defparam \B[34]~input .bus_hold = "false";
defparam \B[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N27
cyclonev_lcell_comb \reg_B[34]~feeder (
// Equation(s):
// \reg_B[34]~feeder_combout  = ( \B[34]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[34]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[34]~feeder .extended_lut = "off";
defparam \reg_B[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y49_N29
dffeas \reg_B[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[34]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[34] .is_wysiwyg = "true";
defparam \reg_B[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N9
cyclonev_io_ibuf \A[34]~input (
	.i(A[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[34]~input0 ));
// synopsys translate_off
defparam \A[34]~input .bus_hold = "false";
defparam \A[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y49_N43
dffeas \reg_A[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[34]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[34]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[34] .is_wysiwyg = "true";
defparam \reg_A[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N12
cyclonev_lcell_comb \Add0~137 (
// Equation(s):
// \Add0~137_sumout  = SUM(( reg_A[34] ) + ( reg_B[34] ) + ( \Add0~134  ))
// \Add0~138  = CARRY(( reg_A[34] ) + ( reg_B[34] ) + ( \Add0~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[34]),
	.datad(!reg_A[34]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~137_sumout ),
	.cout(\Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \Add0~137 .extended_lut = "off";
defparam \Add0~137 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N57
cyclonev_io_ibuf \A[35]~input (
	.i(A[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[35]~input0 ));
// synopsys translate_off
defparam \A[35]~input .bus_hold = "false";
defparam \A[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N33
cyclonev_lcell_comb \reg_A[35]~feeder (
// Equation(s):
// \reg_A[35]~feeder_combout  = ( \A[35]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[35]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[35]~feeder .extended_lut = "off";
defparam \reg_A[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N35
dffeas \reg_A[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[35]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[35] .is_wysiwyg = "true";
defparam \reg_A[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y44_N39
cyclonev_io_ibuf \B[35]~input (
	.i(B[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[35]~input0 ));
// synopsys translate_off
defparam \B[35]~input .bus_hold = "false";
defparam \B[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N21
cyclonev_lcell_comb \reg_B[35]~feeder (
// Equation(s):
// \reg_B[35]~feeder_combout  = ( \B[35]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[35]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[35]~feeder .extended_lut = "off";
defparam \reg_B[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y49_N23
dffeas \reg_B[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[35]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[35] .is_wysiwyg = "true";
defparam \reg_B[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N15
cyclonev_lcell_comb \Add0~141 (
// Equation(s):
// \Add0~141_sumout  = SUM(( reg_B[35] ) + ( reg_A[35] ) + ( \Add0~138  ))
// \Add0~142  = CARRY(( reg_B[35] ) + ( reg_A[35] ) + ( \Add0~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[35]),
	.datad(!reg_B[35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~141_sumout ),
	.cout(\Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \Add0~141 .extended_lut = "off";
defparam \Add0~141 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N30
cyclonev_io_ibuf \B[36]~input (
	.i(B[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[36]~input0 ));
// synopsys translate_off
defparam \B[36]~input .bus_hold = "false";
defparam \B[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y49_N37
dffeas \reg_B[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[36]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[36]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[36] .is_wysiwyg = "true";
defparam \reg_B[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y45_N39
cyclonev_io_ibuf \A[36]~input (
	.i(A[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[36]~input0 ));
// synopsys translate_off
defparam \A[36]~input .bus_hold = "false";
defparam \A[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y49_N4
dffeas \reg_A[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[36]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[36]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[36] .is_wysiwyg = "true";
defparam \reg_A[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N18
cyclonev_lcell_comb \Add0~145 (
// Equation(s):
// \Add0~145_sumout  = SUM(( reg_A[36] ) + ( reg_B[36] ) + ( \Add0~142  ))
// \Add0~146  = CARRY(( reg_A[36] ) + ( reg_B[36] ) + ( \Add0~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[36]),
	.datad(!reg_A[36]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~145_sumout ),
	.cout(\Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \Add0~145 .extended_lut = "off";
defparam \Add0~145 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N12
cyclonev_io_ibuf \B[37]~input (
	.i(B[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[37]~input0 ));
// synopsys translate_off
defparam \B[37]~input .bus_hold = "false";
defparam \B[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y49_N58
dffeas \reg_B[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[37]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[37]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[37] .is_wysiwyg = "true";
defparam \reg_B[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N6
cyclonev_io_ibuf \A[37]~input (
	.i(A[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[37]~input0 ));
// synopsys translate_off
defparam \A[37]~input .bus_hold = "false";
defparam \A[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N57
cyclonev_lcell_comb \reg_A[37]~feeder (
// Equation(s):
// \reg_A[37]~feeder_combout  = ( \A[37]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[37]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[37]~feeder .extended_lut = "off";
defparam \reg_A[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y49_N58
dffeas \reg_A[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[37]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[37] .is_wysiwyg = "true";
defparam \reg_A[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N21
cyclonev_lcell_comb \Add0~149 (
// Equation(s):
// \Add0~149_sumout  = SUM(( reg_A[37] ) + ( reg_B[37] ) + ( \Add0~146  ))
// \Add0~150  = CARRY(( reg_A[37] ) + ( reg_B[37] ) + ( \Add0~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[37]),
	.datad(!reg_A[37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~149_sumout ),
	.cout(\Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \Add0~149 .extended_lut = "off";
defparam \Add0~149 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y45_N6
cyclonev_io_ibuf \B[38]~input (
	.i(B[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[38]~input0 ));
// synopsys translate_off
defparam \B[38]~input .bus_hold = "false";
defparam \B[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y49_N13
dffeas \reg_B[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[38]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[38]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[38] .is_wysiwyg = "true";
defparam \reg_B[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N45
cyclonev_io_ibuf \A[38]~input (
	.i(A[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[38]~input0 ));
// synopsys translate_off
defparam \A[38]~input .bus_hold = "false";
defparam \A[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y49_N32
dffeas \reg_A[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[38]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[38]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[38] .is_wysiwyg = "true";
defparam \reg_A[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N24
cyclonev_lcell_comb \Add0~153 (
// Equation(s):
// \Add0~153_sumout  = SUM(( reg_A[38] ) + ( reg_B[38] ) + ( \Add0~150  ))
// \Add0~154  = CARRY(( reg_A[38] ) + ( reg_B[38] ) + ( \Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[38]),
	.datad(!reg_A[38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~153_sumout ),
	.cout(\Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \Add0~153 .extended_lut = "off";
defparam \Add0~153 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N51
cyclonev_io_ibuf \A[39]~input (
	.i(A[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[39]~input0 ));
// synopsys translate_off
defparam \A[39]~input .bus_hold = "false";
defparam \A[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N18
cyclonev_lcell_comb \reg_A[39]~feeder (
// Equation(s):
// \reg_A[39]~feeder_combout  = ( \A[39]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[39]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[39]~feeder .extended_lut = "off";
defparam \reg_A[39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N19
dffeas \reg_A[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[39]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[39] .is_wysiwyg = "true";
defparam \reg_A[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y44_N12
cyclonev_io_ibuf \B[39]~input (
	.i(B[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[39]~input0 ));
// synopsys translate_off
defparam \B[39]~input .bus_hold = "false";
defparam \B[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y49_N19
dffeas \reg_B[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[39]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[39]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[39] .is_wysiwyg = "true";
defparam \reg_B[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N27
cyclonev_lcell_comb \Add0~157 (
// Equation(s):
// \Add0~157_sumout  = SUM(( reg_B[39] ) + ( reg_A[39] ) + ( \Add0~154  ))
// \Add0~158  = CARRY(( reg_B[39] ) + ( reg_A[39] ) + ( \Add0~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[39]),
	.datad(!reg_B[39]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~157_sumout ),
	.cout(\Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \Add0~157 .extended_lut = "off";
defparam \Add0~157 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y44_N12
cyclonev_io_ibuf \B[40]~input (
	.i(B[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[40]~input0 ));
// synopsys translate_off
defparam \B[40]~input .bus_hold = "false";
defparam \B[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N54
cyclonev_lcell_comb \reg_B[40]~feeder (
// Equation(s):
// \reg_B[40]~feeder_combout  = ( \B[40]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[40]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[40]~feeder .extended_lut = "off";
defparam \reg_B[40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N55
dffeas \reg_B[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[40]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[40] .is_wysiwyg = "true";
defparam \reg_B[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y44_N9
cyclonev_io_ibuf \A[40]~input (
	.i(A[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[40]~input0 ));
// synopsys translate_off
defparam \A[40]~input .bus_hold = "false";
defparam \A[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N48
cyclonev_lcell_comb \reg_A[40]~feeder (
// Equation(s):
// \reg_A[40]~feeder_combout  = ( \A[40]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[40]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[40]~feeder .extended_lut = "off";
defparam \reg_A[40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N49
dffeas \reg_A[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[40]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[40] .is_wysiwyg = "true";
defparam \reg_A[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N30
cyclonev_lcell_comb \Add0~161 (
// Equation(s):
// \Add0~161_sumout  = SUM(( reg_A[40] ) + ( reg_B[40] ) + ( \Add0~158  ))
// \Add0~162  = CARRY(( reg_A[40] ) + ( reg_B[40] ) + ( \Add0~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[40]),
	.datad(!reg_A[40]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~161_sumout ),
	.cout(\Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \Add0~161 .extended_lut = "off";
defparam \Add0~161 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N18
cyclonev_io_ibuf \A[41]~input (
	.i(A[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[41]~input0 ));
// synopsys translate_off
defparam \A[41]~input .bus_hold = "false";
defparam \A[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N9
cyclonev_lcell_comb \reg_A[41]~feeder (
// Equation(s):
// \reg_A[41]~feeder_combout  = ( \A[41]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[41]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[41]~feeder .extended_lut = "off";
defparam \reg_A[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N10
dffeas \reg_A[41] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[41]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[41] .is_wysiwyg = "true";
defparam \reg_A[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N27
cyclonev_io_ibuf \B[41]~input (
	.i(B[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[41]~input0 ));
// synopsys translate_off
defparam \B[41]~input .bus_hold = "false";
defparam \B[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y49_N22
dffeas \reg_B[41] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[41]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[41]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[41] .is_wysiwyg = "true";
defparam \reg_B[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N33
cyclonev_lcell_comb \Add0~165 (
// Equation(s):
// \Add0~165_sumout  = SUM(( reg_B[41] ) + ( reg_A[41] ) + ( \Add0~162  ))
// \Add0~166  = CARRY(( reg_B[41] ) + ( reg_A[41] ) + ( \Add0~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[41]),
	.datad(!reg_B[41]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~165_sumout ),
	.cout(\Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \Add0~165 .extended_lut = "off";
defparam \Add0~165 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y49_N33
cyclonev_io_ibuf \A[42]~input (
	.i(A[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[42]~input0 ));
// synopsys translate_off
defparam \A[42]~input .bus_hold = "false";
defparam \A[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y49_N4
dffeas \reg_A[42] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[42]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[42]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[42] .is_wysiwyg = "true";
defparam \reg_A[42] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N12
cyclonev_io_ibuf \B[42]~input (
	.i(B[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[42]~input0 ));
// synopsys translate_off
defparam \B[42]~input .bus_hold = "false";
defparam \B[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N30
cyclonev_lcell_comb \reg_B[42]~feeder (
// Equation(s):
// \reg_B[42]~feeder_combout  = ( \B[42]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[42]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[42]~feeder .extended_lut = "off";
defparam \reg_B[42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N31
dffeas \reg_B[42] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[42]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[42] .is_wysiwyg = "true";
defparam \reg_B[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N36
cyclonev_lcell_comb \Add0~169 (
// Equation(s):
// \Add0~169_sumout  = SUM(( reg_A[42] ) + ( reg_B[42] ) + ( \Add0~166  ))
// \Add0~170  = CARRY(( reg_A[42] ) + ( reg_B[42] ) + ( \Add0~166  ))

	.dataa(gnd),
	.datab(!reg_A[42]),
	.datac(!reg_B[42]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~169_sumout ),
	.cout(\Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \Add0~169 .extended_lut = "off";
defparam \Add0~169 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N48
cyclonev_io_ibuf \A[43]~input (
	.i(A[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[43]~input0 ));
// synopsys translate_off
defparam \A[43]~input .bus_hold = "false";
defparam \A[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N6
cyclonev_lcell_comb \reg_A[43]~feeder (
// Equation(s):
// \reg_A[43]~feeder_combout  = ( \A[43]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[43]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[43]~feeder .extended_lut = "off";
defparam \reg_A[43]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y49_N8
dffeas \reg_A[43] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[43]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[43] .is_wysiwyg = "true";
defparam \reg_A[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N33
cyclonev_io_ibuf \B[43]~input (
	.i(B[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[43]~input0 ));
// synopsys translate_off
defparam \B[43]~input .bus_hold = "false";
defparam \B[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N27
cyclonev_lcell_comb \reg_B[43]~feeder (
// Equation(s):
// \reg_B[43]~feeder_combout  = ( \B[43]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[43]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[43]~feeder .extended_lut = "off";
defparam \reg_B[43]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N28
dffeas \reg_B[43] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[43]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[43] .is_wysiwyg = "true";
defparam \reg_B[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N39
cyclonev_lcell_comb \Add0~173 (
// Equation(s):
// \Add0~173_sumout  = SUM(( reg_B[43] ) + ( reg_A[43] ) + ( \Add0~170  ))
// \Add0~174  = CARRY(( reg_B[43] ) + ( reg_A[43] ) + ( \Add0~170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[43]),
	.datad(!reg_B[43]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~173_sumout ),
	.cout(\Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \Add0~173 .extended_lut = "off";
defparam \Add0~173 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N6
cyclonev_io_ibuf \B[44]~input (
	.i(B[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[44]~input0 ));
// synopsys translate_off
defparam \B[44]~input .bus_hold = "false";
defparam \B[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N39
cyclonev_lcell_comb \reg_B[44]~feeder (
// Equation(s):
// \reg_B[44]~feeder_combout  = ( \B[44]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[44]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[44]~feeder .extended_lut = "off";
defparam \reg_B[44]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N40
dffeas \reg_B[44] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[44]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[44] .is_wysiwyg = "true";
defparam \reg_B[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N15
cyclonev_io_ibuf \A[44]~input (
	.i(A[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[44]~input0 ));
// synopsys translate_off
defparam \A[44]~input .bus_hold = "false";
defparam \A[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y49_N56
dffeas \reg_A[44] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[44]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[44]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[44] .is_wysiwyg = "true";
defparam \reg_A[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N42
cyclonev_lcell_comb \Add0~177 (
// Equation(s):
// \Add0~177_sumout  = SUM(( reg_A[44] ) + ( reg_B[44] ) + ( \Add0~174  ))
// \Add0~178  = CARRY(( reg_A[44] ) + ( reg_B[44] ) + ( \Add0~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[44]),
	.datad(!reg_A[44]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~177_sumout ),
	.cout(\Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \Add0~177 .extended_lut = "off";
defparam \Add0~177 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~177 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y49_N0
cyclonev_mac \Mult0~1266 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~177_sumout ,\Add0~173_sumout ,\Add0~169_sumout ,\Add0~165_sumout ,\Add0~161_sumout ,\Add0~157_sumout ,\Add0~153_sumout ,\Add0~149_sumout ,\Add0~145_sumout ,\Add0~141_sumout ,\Add0~137_sumout ,\Add0~133_sumout ,\Add0~129_sumout ,\Add0~125_sumout ,\Add0~121_sumout ,
\Add0~117_sumout ,\Add0~113_sumout ,\Add0~109_sumout }),
	.ay({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~1266_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~1266 .accumulate_clock = "none";
defparam \Mult0~1266 .ax_clock = "none";
defparam \Mult0~1266 .ax_width = 18;
defparam \Mult0~1266 .ay_scan_in_clock = "0";
defparam \Mult0~1266 .ay_scan_in_width = 18;
defparam \Mult0~1266 .ay_use_scan_in = "false";
defparam \Mult0~1266 .az_clock = "none";
defparam \Mult0~1266 .bx_clock = "none";
defparam \Mult0~1266 .by_clock = "none";
defparam \Mult0~1266 .by_use_scan_in = "false";
defparam \Mult0~1266 .bz_clock = "none";
defparam \Mult0~1266 .coef_a_0 = 0;
defparam \Mult0~1266 .coef_a_1 = 0;
defparam \Mult0~1266 .coef_a_2 = 0;
defparam \Mult0~1266 .coef_a_3 = 0;
defparam \Mult0~1266 .coef_a_4 = 0;
defparam \Mult0~1266 .coef_a_5 = 0;
defparam \Mult0~1266 .coef_a_6 = 0;
defparam \Mult0~1266 .coef_a_7 = 0;
defparam \Mult0~1266 .coef_b_0 = 0;
defparam \Mult0~1266 .coef_b_1 = 0;
defparam \Mult0~1266 .coef_b_2 = 0;
defparam \Mult0~1266 .coef_b_3 = 0;
defparam \Mult0~1266 .coef_b_4 = 0;
defparam \Mult0~1266 .coef_b_5 = 0;
defparam \Mult0~1266 .coef_b_6 = 0;
defparam \Mult0~1266 .coef_b_7 = 0;
defparam \Mult0~1266 .coef_sel_a_clock = "none";
defparam \Mult0~1266 .coef_sel_b_clock = "none";
defparam \Mult0~1266 .delay_scan_out_ay = "false";
defparam \Mult0~1266 .delay_scan_out_by = "false";
defparam \Mult0~1266 .enable_double_accum = "false";
defparam \Mult0~1266 .load_const_clock = "none";
defparam \Mult0~1266 .load_const_value = 0;
defparam \Mult0~1266 .mode_sub_location = 0;
defparam \Mult0~1266 .negate_clock = "none";
defparam \Mult0~1266 .operand_source_max = "input";
defparam \Mult0~1266 .operand_source_may = "input";
defparam \Mult0~1266 .operand_source_mbx = "input";
defparam \Mult0~1266 .operand_source_mby = "input";
defparam \Mult0~1266 .operation_mode = "m18x18_full";
defparam \Mult0~1266 .output_clock = "none";
defparam \Mult0~1266 .preadder_subtract_a = "false";
defparam \Mult0~1266 .preadder_subtract_b = "false";
defparam \Mult0~1266 .result_a_width = 64;
defparam \Mult0~1266 .signed_max = "false";
defparam \Mult0~1266 .signed_may = "false";
defparam \Mult0~1266 .signed_mbx = "false";
defparam \Mult0~1266 .signed_mby = "false";
defparam \Mult0~1266 .sub_clock = "none";
defparam \Mult0~1266 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y51_N57
cyclonev_lcell_comb \Mult0~1255 (
// Equation(s):
// \Mult0~1255_sumout  = SUM(( \Mult0~35  ) + ( \Mult0~930  ) + ( \Mult0~375  ))
// \Mult0~1256  = CARRY(( \Mult0~35  ) + ( \Mult0~930  ) + ( \Mult0~375  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~930 ),
	.datad(!\Mult0~35 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~375 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1255_sumout ),
	.cout(\Mult0~1256 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1255 .extended_lut = "off";
defparam \Mult0~1255 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N30
cyclonev_lcell_comb \Mult0~378 (
// Equation(s):
// \Mult0~378_sumout  = SUM(( \Mult0~1255_sumout  ) + ( \Mult0~1266_resulta  ) + ( !VCC ))
// \Mult0~379  = CARRY(( \Mult0~1255_sumout  ) + ( \Mult0~1266_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1266_resulta ),
	.datad(!\Mult0~1255_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~378_sumout ),
	.cout(\Mult0~379 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~378 .extended_lut = "off";
defparam \Mult0~378 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~378 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N31
dffeas \reg_sum[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~378_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[27] .is_wysiwyg = "true";
defparam \reg_sum[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N0
cyclonev_lcell_comb \Mult0~1600 (
// Equation(s):
// \Mult0~1600_sumout  = SUM(( \Mult0~36  ) + ( \Mult0~931  ) + ( \Mult0~1256  ))
// \Mult0~1601  = CARRY(( \Mult0~36  ) + ( \Mult0~931  ) + ( \Mult0~1256  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~931 ),
	.datad(!\Mult0~36 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1256 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1600_sumout ),
	.cout(\Mult0~1601 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1600 .extended_lut = "off";
defparam \Mult0~1600 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N33
cyclonev_lcell_comb \Mult0~382 (
// Equation(s):
// \Mult0~382_sumout  = SUM(( \Mult0~1600_sumout  ) + ( \Mult0~1267  ) + ( \Mult0~379  ))
// \Mult0~383  = CARRY(( \Mult0~1600_sumout  ) + ( \Mult0~1267  ) + ( \Mult0~379  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1267 ),
	.datad(!\Mult0~1600_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~379 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~382_sumout ),
	.cout(\Mult0~383 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~382 .extended_lut = "off";
defparam \Mult0~382 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~382 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N34
dffeas \reg_sum[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~382_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[28] .is_wysiwyg = "true";
defparam \reg_sum[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N3
cyclonev_lcell_comb \Mult0~1604 (
// Equation(s):
// \Mult0~1604_sumout  = SUM(( \Mult0~932  ) + ( \Mult0~37  ) + ( \Mult0~1601  ))
// \Mult0~1605  = CARRY(( \Mult0~932  ) + ( \Mult0~37  ) + ( \Mult0~1601  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~37 ),
	.datad(!\Mult0~932 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1601 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1604_sumout ),
	.cout(\Mult0~1605 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1604 .extended_lut = "off";
defparam \Mult0~1604 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N36
cyclonev_lcell_comb \Mult0~386 (
// Equation(s):
// \Mult0~386_sumout  = SUM(( \Mult0~1268  ) + ( \Mult0~1604_sumout  ) + ( \Mult0~383  ))
// \Mult0~387  = CARRY(( \Mult0~1268  ) + ( \Mult0~1604_sumout  ) + ( \Mult0~383  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1604_sumout ),
	.datad(!\Mult0~1268 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~383 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~386_sumout ),
	.cout(\Mult0~387 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~386 .extended_lut = "off";
defparam \Mult0~386 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N37
dffeas \reg_sum[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~386_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[29] .is_wysiwyg = "true";
defparam \reg_sum[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N6
cyclonev_lcell_comb \Mult0~1608 (
// Equation(s):
// \Mult0~1608_sumout  = SUM(( \Mult0~933  ) + ( \Mult0~38  ) + ( \Mult0~1605  ))
// \Mult0~1609  = CARRY(( \Mult0~933  ) + ( \Mult0~38  ) + ( \Mult0~1605  ))

	.dataa(gnd),
	.datab(!\Mult0~38 ),
	.datac(!\Mult0~933 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1605 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1608_sumout ),
	.cout(\Mult0~1609 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1608 .extended_lut = "off";
defparam \Mult0~1608 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~1608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N39
cyclonev_lcell_comb \Mult0~390 (
// Equation(s):
// \Mult0~390_sumout  = SUM(( \Mult0~1608_sumout  ) + ( \Mult0~1269  ) + ( \Mult0~387  ))
// \Mult0~391  = CARRY(( \Mult0~1608_sumout  ) + ( \Mult0~1269  ) + ( \Mult0~387  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1269 ),
	.datad(!\Mult0~1608_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~387 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~390_sumout ),
	.cout(\Mult0~391 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~390 .extended_lut = "off";
defparam \Mult0~390 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N40
dffeas \reg_sum[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~390_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[30] .is_wysiwyg = "true";
defparam \reg_sum[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N9
cyclonev_lcell_comb \Mult0~1612 (
// Equation(s):
// \Mult0~1612_sumout  = SUM(( \Mult0~39  ) + ( \Mult0~934  ) + ( \Mult0~1609  ))
// \Mult0~1613  = CARRY(( \Mult0~39  ) + ( \Mult0~934  ) + ( \Mult0~1609  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~934 ),
	.datad(!\Mult0~39 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1609 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1612_sumout ),
	.cout(\Mult0~1613 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1612 .extended_lut = "off";
defparam \Mult0~1612 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N42
cyclonev_lcell_comb \Mult0~394 (
// Equation(s):
// \Mult0~394_sumout  = SUM(( \Mult0~1612_sumout  ) + ( \Mult0~1270  ) + ( \Mult0~391  ))
// \Mult0~395  = CARRY(( \Mult0~1612_sumout  ) + ( \Mult0~1270  ) + ( \Mult0~391  ))

	.dataa(!\Mult0~1270 ),
	.datab(gnd),
	.datac(!\Mult0~1612_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~391 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~394_sumout ),
	.cout(\Mult0~395 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~394 .extended_lut = "off";
defparam \Mult0~394 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~394 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N43
dffeas \reg_sum[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~394_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[31] .is_wysiwyg = "true";
defparam \reg_sum[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N12
cyclonev_lcell_comb \Mult0~1616 (
// Equation(s):
// \Mult0~1616_sumout  = SUM(( \Mult0~40  ) + ( \Mult0~935  ) + ( \Mult0~1613  ))
// \Mult0~1617  = CARRY(( \Mult0~40  ) + ( \Mult0~935  ) + ( \Mult0~1613  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~935 ),
	.datad(!\Mult0~40 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1613 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1616_sumout ),
	.cout(\Mult0~1617 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1616 .extended_lut = "off";
defparam \Mult0~1616 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N45
cyclonev_lcell_comb \Mult0~398 (
// Equation(s):
// \Mult0~398_sumout  = SUM(( \Mult0~1616_sumout  ) + ( \Mult0~1271  ) + ( \Mult0~395  ))
// \Mult0~399  = CARRY(( \Mult0~1616_sumout  ) + ( \Mult0~1271  ) + ( \Mult0~395  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1271 ),
	.datad(!\Mult0~1616_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~395 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~398_sumout ),
	.cout(\Mult0~399 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~398 .extended_lut = "off";
defparam \Mult0~398 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N46
dffeas \reg_sum[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~398_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[32]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[32] .is_wysiwyg = "true";
defparam \reg_sum[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N15
cyclonev_lcell_comb \Mult0~1620 (
// Equation(s):
// \Mult0~1620_sumout  = SUM(( \Mult0~936  ) + ( \Mult0~41  ) + ( \Mult0~1617  ))
// \Mult0~1621  = CARRY(( \Mult0~936  ) + ( \Mult0~41  ) + ( \Mult0~1617  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~41 ),
	.datad(!\Mult0~936 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1617 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1620_sumout ),
	.cout(\Mult0~1621 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1620 .extended_lut = "off";
defparam \Mult0~1620 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N48
cyclonev_lcell_comb \Mult0~402 (
// Equation(s):
// \Mult0~402_sumout  = SUM(( \Mult0~1620_sumout  ) + ( \Mult0~1272  ) + ( \Mult0~399  ))
// \Mult0~403  = CARRY(( \Mult0~1620_sumout  ) + ( \Mult0~1272  ) + ( \Mult0~399  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1272 ),
	.datad(!\Mult0~1620_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~399 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~402_sumout ),
	.cout(\Mult0~403 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~402 .extended_lut = "off";
defparam \Mult0~402 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~402 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N49
dffeas \reg_sum[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~402_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[33]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[33] .is_wysiwyg = "true";
defparam \reg_sum[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N18
cyclonev_lcell_comb \Mult0~1624 (
// Equation(s):
// \Mult0~1624_sumout  = SUM(( \Mult0~937  ) + ( \Mult0~42  ) + ( \Mult0~1621  ))
// \Mult0~1625  = CARRY(( \Mult0~937  ) + ( \Mult0~42  ) + ( \Mult0~1621  ))

	.dataa(!\Mult0~42 ),
	.datab(gnd),
	.datac(!\Mult0~937 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1621 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1624_sumout ),
	.cout(\Mult0~1625 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1624 .extended_lut = "off";
defparam \Mult0~1624 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~1624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N51
cyclonev_lcell_comb \Mult0~406 (
// Equation(s):
// \Mult0~406_sumout  = SUM(( \Mult0~1624_sumout  ) + ( \Mult0~1273  ) + ( \Mult0~403  ))
// \Mult0~407  = CARRY(( \Mult0~1624_sumout  ) + ( \Mult0~1273  ) + ( \Mult0~403  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1273 ),
	.datad(!\Mult0~1624_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~403 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~406_sumout ),
	.cout(\Mult0~407 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~406 .extended_lut = "off";
defparam \Mult0~406 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~406 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N52
dffeas \reg_sum[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~406_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[34]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[34] .is_wysiwyg = "true";
defparam \reg_sum[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N21
cyclonev_lcell_comb \Mult0~1628 (
// Equation(s):
// \Mult0~1628_sumout  = SUM(( \Mult0~43  ) + ( \Mult0~938  ) + ( \Mult0~1625  ))
// \Mult0~1629  = CARRY(( \Mult0~43  ) + ( \Mult0~938  ) + ( \Mult0~1625  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~938 ),
	.datad(!\Mult0~43 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1625 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1628_sumout ),
	.cout(\Mult0~1629 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1628 .extended_lut = "off";
defparam \Mult0~1628 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1628 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N54
cyclonev_lcell_comb \Mult0~410 (
// Equation(s):
// \Mult0~410_sumout  = SUM(( \Mult0~1628_sumout  ) + ( \Mult0~1274  ) + ( \Mult0~407  ))
// \Mult0~411  = CARRY(( \Mult0~1628_sumout  ) + ( \Mult0~1274  ) + ( \Mult0~407  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1274 ),
	.datad(!\Mult0~1628_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~407 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~410_sumout ),
	.cout(\Mult0~411 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~410 .extended_lut = "off";
defparam \Mult0~410 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~410 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N55
dffeas \reg_sum[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~410_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[35]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[35] .is_wysiwyg = "true";
defparam \reg_sum[35] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y53_N0
cyclonev_mac \Mult0~2580 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~105_sumout ,\Add0~101_sumout ,\Add0~97_sumout ,\Add0~93_sumout ,\Add0~89_sumout ,\Add0~85_sumout ,\Add0~81_sumout ,\Add0~77_sumout ,\Add0~73_sumout }),
	.ay({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~2580_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~2580 .accumulate_clock = "none";
defparam \Mult0~2580 .ax_clock = "none";
defparam \Mult0~2580 .ax_width = 9;
defparam \Mult0~2580 .ay_scan_in_clock = "0";
defparam \Mult0~2580 .ay_scan_in_width = 14;
defparam \Mult0~2580 .ay_use_scan_in = "false";
defparam \Mult0~2580 .az_clock = "none";
defparam \Mult0~2580 .bx_clock = "none";
defparam \Mult0~2580 .by_clock = "none";
defparam \Mult0~2580 .by_use_scan_in = "false";
defparam \Mult0~2580 .bz_clock = "none";
defparam \Mult0~2580 .coef_a_0 = 0;
defparam \Mult0~2580 .coef_a_1 = 0;
defparam \Mult0~2580 .coef_a_2 = 0;
defparam \Mult0~2580 .coef_a_3 = 0;
defparam \Mult0~2580 .coef_a_4 = 0;
defparam \Mult0~2580 .coef_a_5 = 0;
defparam \Mult0~2580 .coef_a_6 = 0;
defparam \Mult0~2580 .coef_a_7 = 0;
defparam \Mult0~2580 .coef_b_0 = 0;
defparam \Mult0~2580 .coef_b_1 = 0;
defparam \Mult0~2580 .coef_b_2 = 0;
defparam \Mult0~2580 .coef_b_3 = 0;
defparam \Mult0~2580 .coef_b_4 = 0;
defparam \Mult0~2580 .coef_b_5 = 0;
defparam \Mult0~2580 .coef_b_6 = 0;
defparam \Mult0~2580 .coef_b_7 = 0;
defparam \Mult0~2580 .coef_sel_a_clock = "none";
defparam \Mult0~2580 .coef_sel_b_clock = "none";
defparam \Mult0~2580 .delay_scan_out_ay = "false";
defparam \Mult0~2580 .delay_scan_out_by = "false";
defparam \Mult0~2580 .enable_double_accum = "false";
defparam \Mult0~2580 .load_const_clock = "none";
defparam \Mult0~2580 .load_const_value = 0;
defparam \Mult0~2580 .mode_sub_location = 0;
defparam \Mult0~2580 .negate_clock = "none";
defparam \Mult0~2580 .operand_source_max = "input";
defparam \Mult0~2580 .operand_source_may = "input";
defparam \Mult0~2580 .operand_source_mbx = "input";
defparam \Mult0~2580 .operand_source_mby = "input";
defparam \Mult0~2580 .operation_mode = "m18x18_full";
defparam \Mult0~2580 .output_clock = "none";
defparam \Mult0~2580 .preadder_subtract_a = "false";
defparam \Mult0~2580 .preadder_subtract_b = "false";
defparam \Mult0~2580 .result_a_width = 64;
defparam \Mult0~2580 .signed_max = "false";
defparam \Mult0~2580 .signed_may = "false";
defparam \Mult0~2580 .signed_mbx = "false";
defparam \Mult0~2580 .signed_mby = "false";
defparam \Mult0~2580 .sub_clock = "none";
defparam \Mult0~2580 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N24
cyclonev_lcell_comb \Mult0~1632 (
// Equation(s):
// \Mult0~1632_sumout  = SUM(( \Mult0~2580_resulta  ) + ( \Mult0~939  ) + ( \Mult0~1629  ))
// \Mult0~1633  = CARRY(( \Mult0~2580_resulta  ) + ( \Mult0~939  ) + ( \Mult0~1629  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~939 ),
	.datad(!\Mult0~2580_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1629 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1632_sumout ),
	.cout(\Mult0~1633 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1632 .extended_lut = "off";
defparam \Mult0~1632 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y49_N57
cyclonev_lcell_comb \Mult0~414 (
// Equation(s):
// \Mult0~414_sumout  = SUM(( \Mult0~1275  ) + ( \Mult0~1632_sumout  ) + ( \Mult0~411  ))
// \Mult0~415  = CARRY(( \Mult0~1275  ) + ( \Mult0~1632_sumout  ) + ( \Mult0~411  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1632_sumout ),
	.datad(!\Mult0~1275 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~411 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~414_sumout ),
	.cout(\Mult0~415 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~414 .extended_lut = "off";
defparam \Mult0~414 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~414 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y49_N58
dffeas \reg_sum[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~414_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[36]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[36] .is_wysiwyg = "true";
defparam \reg_sum[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N27
cyclonev_lcell_comb \Mult0~1636 (
// Equation(s):
// \Mult0~1636_sumout  = SUM(( \Mult0~2581  ) + ( \Mult0~940  ) + ( \Mult0~1633  ))
// \Mult0~1637  = CARRY(( \Mult0~2581  ) + ( \Mult0~940  ) + ( \Mult0~1633  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~940 ),
	.datad(!\Mult0~2581 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1633 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1636_sumout ),
	.cout(\Mult0~1637 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1636 .extended_lut = "off";
defparam \Mult0~1636 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N0
cyclonev_lcell_comb \Mult0~418 (
// Equation(s):
// \Mult0~418_sumout  = SUM(( \Mult0~1636_sumout  ) + ( \Mult0~1276  ) + ( \Mult0~415  ))
// \Mult0~419  = CARRY(( \Mult0~1636_sumout  ) + ( \Mult0~1276  ) + ( \Mult0~415  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1276 ),
	.datad(!\Mult0~1636_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~415 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~418_sumout ),
	.cout(\Mult0~419 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~418 .extended_lut = "off";
defparam \Mult0~418 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~418 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N1
dffeas \reg_sum[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~418_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[37]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[37] .is_wysiwyg = "true";
defparam \reg_sum[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N30
cyclonev_lcell_comb \Mult0~1640 (
// Equation(s):
// \Mult0~1640_sumout  = SUM(( \Mult0~2582  ) + ( \Mult0~941  ) + ( \Mult0~1637  ))
// \Mult0~1641  = CARRY(( \Mult0~2582  ) + ( \Mult0~941  ) + ( \Mult0~1637  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~941 ),
	.datad(!\Mult0~2582 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1637 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1640_sumout ),
	.cout(\Mult0~1641 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1640 .extended_lut = "off";
defparam \Mult0~1640 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N3
cyclonev_lcell_comb \Mult0~422 (
// Equation(s):
// \Mult0~422_sumout  = SUM(( \Mult0~1640_sumout  ) + ( \Mult0~1277  ) + ( \Mult0~419  ))
// \Mult0~423  = CARRY(( \Mult0~1640_sumout  ) + ( \Mult0~1277  ) + ( \Mult0~419  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1277 ),
	.datad(!\Mult0~1640_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~419 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~422_sumout ),
	.cout(\Mult0~423 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~422 .extended_lut = "off";
defparam \Mult0~422 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~422 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N4
dffeas \reg_sum[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~422_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[38]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[38] .is_wysiwyg = "true";
defparam \reg_sum[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N33
cyclonev_lcell_comb \Mult0~1644 (
// Equation(s):
// \Mult0~1644_sumout  = SUM(( \Mult0~2583  ) + ( \Mult0~942  ) + ( \Mult0~1641  ))
// \Mult0~1645  = CARRY(( \Mult0~2583  ) + ( \Mult0~942  ) + ( \Mult0~1641  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~942 ),
	.datad(!\Mult0~2583 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1641 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1644_sumout ),
	.cout(\Mult0~1645 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1644 .extended_lut = "off";
defparam \Mult0~1644 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N6
cyclonev_lcell_comb \Mult0~426 (
// Equation(s):
// \Mult0~426_sumout  = SUM(( \Mult0~1644_sumout  ) + ( \Mult0~1278  ) + ( \Mult0~423  ))
// \Mult0~427  = CARRY(( \Mult0~1644_sumout  ) + ( \Mult0~1278  ) + ( \Mult0~423  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1644_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~1278 ),
	.datag(gnd),
	.cin(\Mult0~423 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~426_sumout ),
	.cout(\Mult0~427 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~426 .extended_lut = "off";
defparam \Mult0~426 .lut_mask = 64'h0000FF0000000F0F;
defparam \Mult0~426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N8
dffeas \reg_sum[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~426_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[39]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[39] .is_wysiwyg = "true";
defparam \reg_sum[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N36
cyclonev_lcell_comb \Mult0~1648 (
// Equation(s):
// \Mult0~1648_sumout  = SUM(( \Mult0~2584  ) + ( \Mult0~943  ) + ( \Mult0~1645  ))
// \Mult0~1649  = CARRY(( \Mult0~2584  ) + ( \Mult0~943  ) + ( \Mult0~1645  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~943 ),
	.datad(!\Mult0~2584 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1645 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1648_sumout ),
	.cout(\Mult0~1649 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1648 .extended_lut = "off";
defparam \Mult0~1648 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N9
cyclonev_lcell_comb \Mult0~430 (
// Equation(s):
// \Mult0~430_sumout  = SUM(( \Mult0~1648_sumout  ) + ( \Mult0~1279  ) + ( \Mult0~427  ))
// \Mult0~431  = CARRY(( \Mult0~1648_sumout  ) + ( \Mult0~1279  ) + ( \Mult0~427  ))

	.dataa(!\Mult0~1648_sumout ),
	.datab(gnd),
	.datac(!\Mult0~1279 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~427 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~430_sumout ),
	.cout(\Mult0~431 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~430 .extended_lut = "off";
defparam \Mult0~430 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~430 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N11
dffeas \reg_sum[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~430_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[40]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[40] .is_wysiwyg = "true";
defparam \reg_sum[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N39
cyclonev_lcell_comb \Mult0~1652 (
// Equation(s):
// \Mult0~1652_sumout  = SUM(( \Mult0~2585  ) + ( \Mult0~944  ) + ( \Mult0~1649  ))
// \Mult0~1653  = CARRY(( \Mult0~2585  ) + ( \Mult0~944  ) + ( \Mult0~1649  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~944 ),
	.datad(!\Mult0~2585 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1649 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1652_sumout ),
	.cout(\Mult0~1653 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1652 .extended_lut = "off";
defparam \Mult0~1652 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N12
cyclonev_lcell_comb \Mult0~434 (
// Equation(s):
// \Mult0~434_sumout  = SUM(( \Mult0~1280  ) + ( \Mult0~1652_sumout  ) + ( \Mult0~431  ))
// \Mult0~435  = CARRY(( \Mult0~1280  ) + ( \Mult0~1652_sumout  ) + ( \Mult0~431  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1652_sumout ),
	.datad(!\Mult0~1280 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~431 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~434_sumout ),
	.cout(\Mult0~435 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~434 .extended_lut = "off";
defparam \Mult0~434 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~434 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N14
dffeas \reg_sum[41] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~434_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[41]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[41] .is_wysiwyg = "true";
defparam \reg_sum[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N42
cyclonev_lcell_comb \Mult0~1656 (
// Equation(s):
// \Mult0~1656_sumout  = SUM(( \Mult0~2586  ) + ( \Mult0~945  ) + ( \Mult0~1653  ))
// \Mult0~1657  = CARRY(( \Mult0~2586  ) + ( \Mult0~945  ) + ( \Mult0~1653  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~945 ),
	.datad(!\Mult0~2586 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1653 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1656_sumout ),
	.cout(\Mult0~1657 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1656 .extended_lut = "off";
defparam \Mult0~1656 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N15
cyclonev_lcell_comb \Mult0~438 (
// Equation(s):
// \Mult0~438_sumout  = SUM(( \Mult0~1656_sumout  ) + ( \Mult0~1281  ) + ( \Mult0~435  ))
// \Mult0~439  = CARRY(( \Mult0~1656_sumout  ) + ( \Mult0~1281  ) + ( \Mult0~435  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1281 ),
	.datad(!\Mult0~1656_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~435 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~438_sumout ),
	.cout(\Mult0~439 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~438 .extended_lut = "off";
defparam \Mult0~438 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N17
dffeas \reg_sum[42] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~438_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[42]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[42] .is_wysiwyg = "true";
defparam \reg_sum[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N45
cyclonev_lcell_comb \Mult0~1660 (
// Equation(s):
// \Mult0~1660_sumout  = SUM(( \Mult0~2587  ) + ( \Mult0~946  ) + ( \Mult0~1657  ))
// \Mult0~1661  = CARRY(( \Mult0~2587  ) + ( \Mult0~946  ) + ( \Mult0~1657  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~946 ),
	.datad(!\Mult0~2587 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1657 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1660_sumout ),
	.cout(\Mult0~1661 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1660 .extended_lut = "off";
defparam \Mult0~1660 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N18
cyclonev_lcell_comb \Mult0~442 (
// Equation(s):
// \Mult0~442_sumout  = SUM(( \Mult0~1660_sumout  ) + ( \Mult0~1282  ) + ( \Mult0~439  ))
// \Mult0~443  = CARRY(( \Mult0~1660_sumout  ) + ( \Mult0~1282  ) + ( \Mult0~439  ))

	.dataa(!\Mult0~1282 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~1660_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~439 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~442_sumout ),
	.cout(\Mult0~443 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~442 .extended_lut = "off";
defparam \Mult0~442 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~442 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N19
dffeas \reg_sum[43] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~442_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[43]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[43] .is_wysiwyg = "true";
defparam \reg_sum[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N48
cyclonev_lcell_comb \Mult0~1664 (
// Equation(s):
// \Mult0~1664_sumout  = SUM(( \Mult0~947  ) + ( \Mult0~2588  ) + ( \Mult0~1661  ))
// \Mult0~1665  = CARRY(( \Mult0~947  ) + ( \Mult0~2588  ) + ( \Mult0~1661  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2588 ),
	.datad(!\Mult0~947 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1661 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1664_sumout ),
	.cout(\Mult0~1665 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1664 .extended_lut = "off";
defparam \Mult0~1664 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N21
cyclonev_lcell_comb \Mult0~446 (
// Equation(s):
// \Mult0~446_sumout  = SUM(( \Mult0~1664_sumout  ) + ( \Mult0~1283  ) + ( \Mult0~443  ))
// \Mult0~447  = CARRY(( \Mult0~1664_sumout  ) + ( \Mult0~1283  ) + ( \Mult0~443  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1283 ),
	.datad(!\Mult0~1664_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~443 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~446_sumout ),
	.cout(\Mult0~447 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~446 .extended_lut = "off";
defparam \Mult0~446 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~446 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N22
dffeas \reg_sum[44] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~446_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[44]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[44] .is_wysiwyg = "true";
defparam \reg_sum[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N51
cyclonev_io_ibuf \B[45]~input (
	.i(B[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[45]~input0 ));
// synopsys translate_off
defparam \B[45]~input .bus_hold = "false";
defparam \B[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N51
cyclonev_lcell_comb \reg_B[45]~feeder (
// Equation(s):
// \reg_B[45]~feeder_combout  = ( \B[45]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[45]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[45]~feeder .extended_lut = "off";
defparam \reg_B[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N52
dffeas \reg_B[45] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[45]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[45] .is_wysiwyg = "true";
defparam \reg_B[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N39
cyclonev_io_ibuf \A[45]~input (
	.i(A[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[45]~input0 ));
// synopsys translate_off
defparam \A[45]~input .bus_hold = "false";
defparam \A[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N33
cyclonev_lcell_comb \reg_A[45]~feeder (
// Equation(s):
// \reg_A[45]~feeder_combout  = ( \A[45]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[45]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[45]~feeder .extended_lut = "off";
defparam \reg_A[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N34
dffeas \reg_A[45] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[45]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[45] .is_wysiwyg = "true";
defparam \reg_A[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N45
cyclonev_lcell_comb \Add0~253 (
// Equation(s):
// \Add0~253_sumout  = SUM(( reg_A[45] ) + ( reg_B[45] ) + ( \Add0~178  ))
// \Add0~254  = CARRY(( reg_A[45] ) + ( reg_B[45] ) + ( \Add0~178  ))

	.dataa(!reg_B[45]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_A[45]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~253_sumout ),
	.cout(\Add0~254 ),
	.shareout());
// synopsys translate_off
defparam \Add0~253 .extended_lut = "off";
defparam \Add0~253 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y49_N3
cyclonev_io_ibuf \A[46]~input (
	.i(A[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[46]~input0 ));
// synopsys translate_off
defparam \A[46]~input .bus_hold = "false";
defparam \A[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N6
cyclonev_lcell_comb \reg_A[46]~feeder (
// Equation(s):
// \reg_A[46]~feeder_combout  = ( \A[46]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[46]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[46]~feeder .extended_lut = "off";
defparam \reg_A[46]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N7
dffeas \reg_A[46] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[46]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[46] .is_wysiwyg = "true";
defparam \reg_A[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N33
cyclonev_io_ibuf \B[46]~input (
	.i(B[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[46]~input0 ));
// synopsys translate_off
defparam \B[46]~input .bus_hold = "false";
defparam \B[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y49_N35
dffeas \reg_B[46] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[46]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[46]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[46] .is_wysiwyg = "true";
defparam \reg_B[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N48
cyclonev_lcell_comb \Add0~257 (
// Equation(s):
// \Add0~257_sumout  = SUM(( reg_A[46] ) + ( reg_B[46] ) + ( \Add0~254  ))
// \Add0~258  = CARRY(( reg_A[46] ) + ( reg_B[46] ) + ( \Add0~254  ))

	.dataa(gnd),
	.datab(!reg_A[46]),
	.datac(!reg_B[46]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~254 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~257_sumout ),
	.cout(\Add0~258 ),
	.shareout());
// synopsys translate_off
defparam \Add0~257 .extended_lut = "off";
defparam \Add0~257 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~257 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y49_N57
cyclonev_io_ibuf \B[47]~input (
	.i(B[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[47]~input0 ));
// synopsys translate_off
defparam \B[47]~input .bus_hold = "false";
defparam \B[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y49_N50
dffeas \reg_B[47] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[47]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[47]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[47] .is_wysiwyg = "true";
defparam \reg_B[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y49_N15
cyclonev_io_ibuf \A[47]~input (
	.i(A[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[47]~input0 ));
// synopsys translate_off
defparam \A[47]~input .bus_hold = "false";
defparam \A[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y49_N16
dffeas \reg_A[47] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[47]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[47]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[47] .is_wysiwyg = "true";
defparam \reg_A[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N51
cyclonev_lcell_comb \Add0~261 (
// Equation(s):
// \Add0~261_sumout  = SUM(( reg_A[47] ) + ( reg_B[47] ) + ( \Add0~258  ))
// \Add0~262  = CARRY(( reg_A[47] ) + ( reg_B[47] ) + ( \Add0~258  ))

	.dataa(!reg_B[47]),
	.datab(gnd),
	.datac(!reg_A[47]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~258 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~261_sumout ),
	.cout(\Add0~262 ),
	.shareout());
// synopsys translate_off
defparam \Add0~261 .extended_lut = "off";
defparam \Add0~261 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N15
cyclonev_io_ibuf \B[48]~input (
	.i(B[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[48]~input0 ));
// synopsys translate_off
defparam \B[48]~input .bus_hold = "false";
defparam \B[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N45
cyclonev_lcell_comb \reg_B[48]~feeder (
// Equation(s):
// \reg_B[48]~feeder_combout  = ( \B[48]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[48]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[48]~feeder .extended_lut = "off";
defparam \reg_B[48]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N46
dffeas \reg_B[48] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[48]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[48] .is_wysiwyg = "true";
defparam \reg_B[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y49_N36
cyclonev_io_ibuf \A[48]~input (
	.i(A[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[48]~input0 ));
// synopsys translate_off
defparam \A[48]~input .bus_hold = "false";
defparam \A[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y49_N2
dffeas \reg_A[48] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[48]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[48]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[48] .is_wysiwyg = "true";
defparam \reg_A[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N54
cyclonev_lcell_comb \Add0~265 (
// Equation(s):
// \Add0~265_sumout  = SUM(( reg_A[48] ) + ( reg_B[48] ) + ( \Add0~262  ))
// \Add0~266  = CARRY(( reg_A[48] ) + ( reg_B[48] ) + ( \Add0~262  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[48]),
	.datad(!reg_A[48]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~262 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~265_sumout ),
	.cout(\Add0~266 ),
	.shareout());
// synopsys translate_off
defparam \Add0~265 .extended_lut = "off";
defparam \Add0~265 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y49_N45
cyclonev_io_ibuf \B[49]~input (
	.i(B[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[49]~input0 ));
// synopsys translate_off
defparam \B[49]~input .bus_hold = "false";
defparam \B[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N0
cyclonev_lcell_comb \reg_B[49]~feeder (
// Equation(s):
// \reg_B[49]~feeder_combout  = ( \B[49]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[49]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[49]~feeder .extended_lut = "off";
defparam \reg_B[49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N1
dffeas \reg_B[49] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[49]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[49] .is_wysiwyg = "true";
defparam \reg_B[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y49_N18
cyclonev_io_ibuf \A[49]~input (
	.i(A[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[49]~input0 ));
// synopsys translate_off
defparam \A[49]~input .bus_hold = "false";
defparam \A[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N6
cyclonev_lcell_comb \reg_A[49]~feeder (
// Equation(s):
// \reg_A[49]~feeder_combout  = ( \A[49]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[49]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[49]~feeder .extended_lut = "off";
defparam \reg_A[49]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y49_N7
dffeas \reg_A[49] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[49]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[49] .is_wysiwyg = "true";
defparam \reg_A[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N57
cyclonev_lcell_comb \Add0~269 (
// Equation(s):
// \Add0~269_sumout  = SUM(( reg_A[49] ) + ( reg_B[49] ) + ( \Add0~266  ))
// \Add0~270  = CARRY(( reg_A[49] ) + ( reg_B[49] ) + ( \Add0~266  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[49]),
	.datad(!reg_A[49]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~266 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~269_sumout ),
	.cout(\Add0~270 ),
	.shareout());
// synopsys translate_off
defparam \Add0~269 .extended_lut = "off";
defparam \Add0~269 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N51
cyclonev_io_ibuf \B[50]~input (
	.i(B[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[50]~input0 ));
// synopsys translate_off
defparam \B[50]~input .bus_hold = "false";
defparam \B[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N48
cyclonev_lcell_comb \reg_B[50]~feeder (
// Equation(s):
// \reg_B[50]~feeder_combout  = ( \B[50]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[50]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[50]~feeder .extended_lut = "off";
defparam \reg_B[50]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N49
dffeas \reg_B[50] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[50]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[50] .is_wysiwyg = "true";
defparam \reg_B[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N42
cyclonev_io_ibuf \A[50]~input (
	.i(A[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[50]~input0 ));
// synopsys translate_off
defparam \A[50]~input .bus_hold = "false";
defparam \A[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N39
cyclonev_lcell_comb \reg_A[50]~feeder (
// Equation(s):
// \reg_A[50]~feeder_combout  = ( \A[50]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[50]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[50]~feeder .extended_lut = "off";
defparam \reg_A[50]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y48_N40
dffeas \reg_A[50] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[50]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[50] .is_wysiwyg = "true";
defparam \reg_A[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N0
cyclonev_lcell_comb \Add0~273 (
// Equation(s):
// \Add0~273_sumout  = SUM(( reg_A[50] ) + ( reg_B[50] ) + ( \Add0~270  ))
// \Add0~274  = CARRY(( reg_A[50] ) + ( reg_B[50] ) + ( \Add0~270  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[50]),
	.datad(!reg_A[50]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~270 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~273_sumout ),
	.cout(\Add0~274 ),
	.shareout());
// synopsys translate_off
defparam \Add0~273 .extended_lut = "off";
defparam \Add0~273 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~273 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N30
cyclonev_io_ibuf \A[51]~input (
	.i(A[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[51]~input0 ));
// synopsys translate_off
defparam \A[51]~input .bus_hold = "false";
defparam \A[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y48_N43
dffeas \reg_A[51] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[51]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[51]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[51] .is_wysiwyg = "true";
defparam \reg_A[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N27
cyclonev_io_ibuf \B[51]~input (
	.i(B[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[51]~input0 ));
// synopsys translate_off
defparam \B[51]~input .bus_hold = "false";
defparam \B[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y48_N4
dffeas \reg_B[51] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[51]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[51]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[51] .is_wysiwyg = "true";
defparam \reg_B[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N3
cyclonev_lcell_comb \Add0~277 (
// Equation(s):
// \Add0~277_sumout  = SUM(( reg_B[51] ) + ( reg_A[51] ) + ( \Add0~274  ))
// \Add0~278  = CARRY(( reg_B[51] ) + ( reg_A[51] ) + ( \Add0~274  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[51]),
	.datad(!reg_B[51]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~274 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~277_sumout ),
	.cout(\Add0~278 ),
	.shareout());
// synopsys translate_off
defparam \Add0~277 .extended_lut = "off";
defparam \Add0~277 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~277 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y45_N39
cyclonev_io_ibuf \A[52]~input (
	.i(A[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[52]~input0 ));
// synopsys translate_off
defparam \A[52]~input .bus_hold = "false";
defparam \A[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y48_N20
dffeas \reg_A[52] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[52]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[52]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[52] .is_wysiwyg = "true";
defparam \reg_A[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N12
cyclonev_io_ibuf \B[52]~input (
	.i(B[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[52]~input0 ));
// synopsys translate_off
defparam \B[52]~input .bus_hold = "false";
defparam \B[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N16
dffeas \reg_B[52] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[52]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[52]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[52] .is_wysiwyg = "true";
defparam \reg_B[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N6
cyclonev_lcell_comb \Add0~281 (
// Equation(s):
// \Add0~281_sumout  = SUM(( reg_B[52] ) + ( reg_A[52] ) + ( \Add0~278  ))
// \Add0~282  = CARRY(( reg_B[52] ) + ( reg_A[52] ) + ( \Add0~278  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[52]),
	.datad(!reg_B[52]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~278 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~281_sumout ),
	.cout(\Add0~282 ),
	.shareout());
// synopsys translate_off
defparam \Add0~281 .extended_lut = "off";
defparam \Add0~281 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N30
cyclonev_io_ibuf \B[53]~input (
	.i(B[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[53]~input0 ));
// synopsys translate_off
defparam \B[53]~input .bus_hold = "false";
defparam \B[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y48_N50
dffeas \reg_B[53] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[53]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[53]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[53] .is_wysiwyg = "true";
defparam \reg_B[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N6
cyclonev_io_ibuf \A[53]~input (
	.i(A[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[53]~input0 ));
// synopsys translate_off
defparam \A[53]~input .bus_hold = "false";
defparam \A[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N24
cyclonev_lcell_comb \reg_A[53]~feeder (
// Equation(s):
// \reg_A[53]~feeder_combout  = ( \A[53]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[53]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[53]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[53]~feeder .extended_lut = "off";
defparam \reg_A[53]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[53]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y48_N25
dffeas \reg_A[53] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[53]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[53] .is_wysiwyg = "true";
defparam \reg_A[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N9
cyclonev_lcell_comb \Add0~285 (
// Equation(s):
// \Add0~285_sumout  = SUM(( reg_A[53] ) + ( reg_B[53] ) + ( \Add0~282  ))
// \Add0~286  = CARRY(( reg_A[53] ) + ( reg_B[53] ) + ( \Add0~282  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[53]),
	.datad(!reg_A[53]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~282 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~285_sumout ),
	.cout(\Add0~286 ),
	.shareout());
// synopsys translate_off
defparam \Add0~285 .extended_lut = "off";
defparam \Add0~285 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~285 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y47_N0
cyclonev_mac \Mult0~2921 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 }),
	.ay({\Add0~177_sumout ,\Add0~173_sumout ,\Add0~169_sumout ,\Add0~165_sumout ,\Add0~161_sumout ,\Add0~157_sumout ,\Add0~153_sumout ,\Add0~149_sumout ,\Add0~145_sumout ,\Add0~141_sumout ,\Add0~137_sumout ,\Add0~133_sumout ,\Add0~129_sumout ,\Add0~125_sumout ,\Add0~121_sumout ,
\Add0~117_sumout ,\Add0~113_sumout ,\Add0~109_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({\Add0~285_sumout ,\Add0~281_sumout ,\Add0~277_sumout ,\Add0~273_sumout ,\Add0~269_sumout ,\Add0~265_sumout ,\Add0~261_sumout ,\Add0~257_sumout ,\Add0~253_sumout }),
	.by({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~2921_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~2921 .accumulate_clock = "none";
defparam \Mult0~2921 .ax_clock = "0";
defparam \Mult0~2921 .ax_width = 14;
defparam \Mult0~2921 .ay_scan_in_clock = "none";
defparam \Mult0~2921 .ay_scan_in_width = 18;
defparam \Mult0~2921 .ay_use_scan_in = "false";
defparam \Mult0~2921 .az_clock = "none";
defparam \Mult0~2921 .bx_clock = "none";
defparam \Mult0~2921 .bx_width = 9;
defparam \Mult0~2921 .by_clock = "0";
defparam \Mult0~2921 .by_use_scan_in = "false";
defparam \Mult0~2921 .by_width = 18;
defparam \Mult0~2921 .bz_clock = "none";
defparam \Mult0~2921 .coef_a_0 = 0;
defparam \Mult0~2921 .coef_a_1 = 0;
defparam \Mult0~2921 .coef_a_2 = 0;
defparam \Mult0~2921 .coef_a_3 = 0;
defparam \Mult0~2921 .coef_a_4 = 0;
defparam \Mult0~2921 .coef_a_5 = 0;
defparam \Mult0~2921 .coef_a_6 = 0;
defparam \Mult0~2921 .coef_a_7 = 0;
defparam \Mult0~2921 .coef_b_0 = 0;
defparam \Mult0~2921 .coef_b_1 = 0;
defparam \Mult0~2921 .coef_b_2 = 0;
defparam \Mult0~2921 .coef_b_3 = 0;
defparam \Mult0~2921 .coef_b_4 = 0;
defparam \Mult0~2921 .coef_b_5 = 0;
defparam \Mult0~2921 .coef_b_6 = 0;
defparam \Mult0~2921 .coef_b_7 = 0;
defparam \Mult0~2921 .coef_sel_a_clock = "none";
defparam \Mult0~2921 .coef_sel_b_clock = "none";
defparam \Mult0~2921 .delay_scan_out_ay = "false";
defparam \Mult0~2921 .delay_scan_out_by = "false";
defparam \Mult0~2921 .enable_double_accum = "false";
defparam \Mult0~2921 .load_const_clock = "none";
defparam \Mult0~2921 .load_const_value = 0;
defparam \Mult0~2921 .mode_sub_location = 0;
defparam \Mult0~2921 .negate_clock = "none";
defparam \Mult0~2921 .operand_source_max = "input";
defparam \Mult0~2921 .operand_source_may = "input";
defparam \Mult0~2921 .operand_source_mbx = "input";
defparam \Mult0~2921 .operand_source_mby = "input";
defparam \Mult0~2921 .operation_mode = "m18x18_sumof2";
defparam \Mult0~2921 .output_clock = "none";
defparam \Mult0~2921 .preadder_subtract_a = "false";
defparam \Mult0~2921 .preadder_subtract_b = "false";
defparam \Mult0~2921 .result_a_width = 64;
defparam \Mult0~2921 .signed_max = "false";
defparam \Mult0~2921 .signed_may = "false";
defparam \Mult0~2921 .signed_mbx = "false";
defparam \Mult0~2921 .signed_mby = "false";
defparam \Mult0~2921 .sub_clock = "none";
defparam \Mult0~2921 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N30
cyclonev_lcell_comb \Mult0~1672 (
// Equation(s):
// \Mult0~1672_sumout  = SUM(( \Mult0~1284  ) + ( \Mult0~2921_resulta  ) + ( !VCC ))
// \Mult0~1673  = CARRY(( \Mult0~1284  ) + ( \Mult0~2921_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2921_resulta ),
	.datad(!\Mult0~1284 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1672_sumout ),
	.cout(\Mult0~1673 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1672 .extended_lut = "off";
defparam \Mult0~1672 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N51
cyclonev_lcell_comb \Mult0~1668 (
// Equation(s):
// \Mult0~1668_sumout  = SUM(( \Mult0~2589  ) + ( \Mult0~948  ) + ( \Mult0~1665  ))
// \Mult0~1669  = CARRY(( \Mult0~2589  ) + ( \Mult0~948  ) + ( \Mult0~1665  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~948 ),
	.datad(!\Mult0~2589 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1665 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1668_sumout ),
	.cout(\Mult0~1669 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1668 .extended_lut = "off";
defparam \Mult0~1668 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N24
cyclonev_lcell_comb \Mult0~450 (
// Equation(s):
// \Mult0~450_sumout  = SUM(( \Mult0~1668_sumout  ) + ( \Mult0~1672_sumout  ) + ( \Mult0~447  ))
// \Mult0~451  = CARRY(( \Mult0~1668_sumout  ) + ( \Mult0~1672_sumout  ) + ( \Mult0~447  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1672_sumout ),
	.datad(!\Mult0~1668_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~447 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~450_sumout ),
	.cout(\Mult0~451 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~450 .extended_lut = "off";
defparam \Mult0~450 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~450 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N25
dffeas \reg_sum[45] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~450_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[45]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[45] .is_wysiwyg = "true";
defparam \reg_sum[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N33
cyclonev_lcell_comb \Mult0~1680 (
// Equation(s):
// \Mult0~1680_sumout  = SUM(( \Mult0~2922  ) + ( \Mult0~1285  ) + ( \Mult0~1673  ))
// \Mult0~1681  = CARRY(( \Mult0~2922  ) + ( \Mult0~1285  ) + ( \Mult0~1673  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1285 ),
	.datad(!\Mult0~2922 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1673 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1680_sumout ),
	.cout(\Mult0~1681 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1680 .extended_lut = "off";
defparam \Mult0~1680 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N54
cyclonev_lcell_comb \Mult0~1676 (
// Equation(s):
// \Mult0~1676_sumout  = SUM(( \Mult0~2590  ) + ( \Mult0~949  ) + ( \Mult0~1669  ))
// \Mult0~1677  = CARRY(( \Mult0~2590  ) + ( \Mult0~949  ) + ( \Mult0~1669  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~949 ),
	.datad(!\Mult0~2590 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1669 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1676_sumout ),
	.cout(\Mult0~1677 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1676 .extended_lut = "off";
defparam \Mult0~1676 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N27
cyclonev_lcell_comb \Mult0~454 (
// Equation(s):
// \Mult0~454_sumout  = SUM(( \Mult0~1676_sumout  ) + ( \Mult0~1680_sumout  ) + ( \Mult0~451  ))
// \Mult0~455  = CARRY(( \Mult0~1676_sumout  ) + ( \Mult0~1680_sumout  ) + ( \Mult0~451  ))

	.dataa(!\Mult0~1680_sumout ),
	.datab(gnd),
	.datac(!\Mult0~1676_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~451 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~454_sumout ),
	.cout(\Mult0~455 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~454 .extended_lut = "off";
defparam \Mult0~454 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~454 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N29
dffeas \reg_sum[46] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~454_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[46]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[46] .is_wysiwyg = "true";
defparam \reg_sum[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N57
cyclonev_lcell_comb \Mult0~1684 (
// Equation(s):
// \Mult0~1684_sumout  = SUM(( \Mult0~950  ) + ( \Mult0~2591  ) + ( \Mult0~1677  ))
// \Mult0~1685  = CARRY(( \Mult0~950  ) + ( \Mult0~2591  ) + ( \Mult0~1677  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2591 ),
	.datad(!\Mult0~950 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1677 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1684_sumout ),
	.cout(\Mult0~1685 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1684 .extended_lut = "off";
defparam \Mult0~1684 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N36
cyclonev_lcell_comb \Mult0~1688 (
// Equation(s):
// \Mult0~1688_sumout  = SUM(( \Mult0~2923  ) + ( \Mult0~1286  ) + ( \Mult0~1681  ))
// \Mult0~1689  = CARRY(( \Mult0~2923  ) + ( \Mult0~1286  ) + ( \Mult0~1681  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1286 ),
	.datad(!\Mult0~2923 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1681 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1688_sumout ),
	.cout(\Mult0~1689 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1688 .extended_lut = "off";
defparam \Mult0~1688 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N30
cyclonev_lcell_comb \Mult0~458 (
// Equation(s):
// \Mult0~458_sumout  = SUM(( \Mult0~1688_sumout  ) + ( \Mult0~1684_sumout  ) + ( \Mult0~455  ))
// \Mult0~459  = CARRY(( \Mult0~1688_sumout  ) + ( \Mult0~1684_sumout  ) + ( \Mult0~455  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1684_sumout ),
	.datad(!\Mult0~1688_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~455 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~458_sumout ),
	.cout(\Mult0~459 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~458 .extended_lut = "off";
defparam \Mult0~458 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~458 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N31
dffeas \reg_sum[47] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~458_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[47]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[47] .is_wysiwyg = "true";
defparam \reg_sum[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N39
cyclonev_lcell_comb \Mult0~1696 (
// Equation(s):
// \Mult0~1696_sumout  = SUM(( \Mult0~2924  ) + ( \Mult0~1287  ) + ( \Mult0~1689  ))
// \Mult0~1697  = CARRY(( \Mult0~2924  ) + ( \Mult0~1287  ) + ( \Mult0~1689  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1287 ),
	.datad(!\Mult0~2924 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1689 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1696_sumout ),
	.cout(\Mult0~1697 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1696 .extended_lut = "off";
defparam \Mult0~1696 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1696 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N0
cyclonev_lcell_comb \Mult0~1692 (
// Equation(s):
// \Mult0~1692_sumout  = SUM(( \Mult0~2592  ) + ( \Mult0~951  ) + ( \Mult0~1685  ))
// \Mult0~1693  = CARRY(( \Mult0~2592  ) + ( \Mult0~951  ) + ( \Mult0~1685  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~951 ),
	.datad(!\Mult0~2592 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1685 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1692_sumout ),
	.cout(\Mult0~1693 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1692 .extended_lut = "off";
defparam \Mult0~1692 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1692 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N33
cyclonev_lcell_comb \Mult0~462 (
// Equation(s):
// \Mult0~462_sumout  = SUM(( \Mult0~1692_sumout  ) + ( \Mult0~1696_sumout  ) + ( \Mult0~459  ))
// \Mult0~463  = CARRY(( \Mult0~1692_sumout  ) + ( \Mult0~1696_sumout  ) + ( \Mult0~459  ))

	.dataa(!\Mult0~1696_sumout ),
	.datab(gnd),
	.datac(!\Mult0~1692_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~459 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~462_sumout ),
	.cout(\Mult0~463 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~462 .extended_lut = "off";
defparam \Mult0~462 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~462 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N34
dffeas \reg_sum[48] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~462_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[48]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[48] .is_wysiwyg = "true";
defparam \reg_sum[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N42
cyclonev_lcell_comb \Mult0~1704 (
// Equation(s):
// \Mult0~1704_sumout  = SUM(( \Mult0~1288  ) + ( \Mult0~2925  ) + ( \Mult0~1697  ))
// \Mult0~1705  = CARRY(( \Mult0~1288  ) + ( \Mult0~2925  ) + ( \Mult0~1697  ))

	.dataa(gnd),
	.datab(!\Mult0~2925 ),
	.datac(!\Mult0~1288 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1697 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1704_sumout ),
	.cout(\Mult0~1705 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1704 .extended_lut = "off";
defparam \Mult0~1704 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~1704 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N3
cyclonev_lcell_comb \Mult0~1700 (
// Equation(s):
// \Mult0~1700_sumout  = SUM(( \Mult0~2593  ) + ( \Mult0~952  ) + ( \Mult0~1693  ))
// \Mult0~1701  = CARRY(( \Mult0~2593  ) + ( \Mult0~952  ) + ( \Mult0~1693  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~952 ),
	.datad(!\Mult0~2593 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1693 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1700_sumout ),
	.cout(\Mult0~1701 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1700 .extended_lut = "off";
defparam \Mult0~1700 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1700 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N36
cyclonev_lcell_comb \Mult0~466 (
// Equation(s):
// \Mult0~466_sumout  = SUM(( \Mult0~1700_sumout  ) + ( \Mult0~1704_sumout  ) + ( \Mult0~463  ))
// \Mult0~467  = CARRY(( \Mult0~1700_sumout  ) + ( \Mult0~1704_sumout  ) + ( \Mult0~463  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1704_sumout ),
	.datad(!\Mult0~1700_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~463 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~466_sumout ),
	.cout(\Mult0~467 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~466 .extended_lut = "off";
defparam \Mult0~466 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~466 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N38
dffeas \reg_sum[49] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~466_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[49]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[49] .is_wysiwyg = "true";
defparam \reg_sum[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N45
cyclonev_lcell_comb \Mult0~1712 (
// Equation(s):
// \Mult0~1712_sumout  = SUM(( \Mult0~2926  ) + ( \Mult0~1289  ) + ( \Mult0~1705  ))
// \Mult0~1713  = CARRY(( \Mult0~2926  ) + ( \Mult0~1289  ) + ( \Mult0~1705  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1289 ),
	.datad(!\Mult0~2926 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1705 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1712_sumout ),
	.cout(\Mult0~1713 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1712 .extended_lut = "off";
defparam \Mult0~1712 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N6
cyclonev_lcell_comb \Mult0~1708 (
// Equation(s):
// \Mult0~1708_sumout  = SUM(( \Mult0~953  ) + ( \Mult0~2594  ) + ( \Mult0~1701  ))
// \Mult0~1709  = CARRY(( \Mult0~953  ) + ( \Mult0~2594  ) + ( \Mult0~1701  ))

	.dataa(!\Mult0~953 ),
	.datab(gnd),
	.datac(!\Mult0~2594 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1701 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1708_sumout ),
	.cout(\Mult0~1709 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1708 .extended_lut = "off";
defparam \Mult0~1708 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~1708 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N39
cyclonev_lcell_comb \Mult0~470 (
// Equation(s):
// \Mult0~470_sumout  = SUM(( \Mult0~1708_sumout  ) + ( \Mult0~1712_sumout  ) + ( \Mult0~467  ))
// \Mult0~471  = CARRY(( \Mult0~1708_sumout  ) + ( \Mult0~1712_sumout  ) + ( \Mult0~467  ))

	.dataa(!\Mult0~1712_sumout ),
	.datab(gnd),
	.datac(!\Mult0~1708_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~467 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~470_sumout ),
	.cout(\Mult0~471 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~470 .extended_lut = "off";
defparam \Mult0~470 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~470 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N41
dffeas \reg_sum[50] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~470_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[50]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[50] .is_wysiwyg = "true";
defparam \reg_sum[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N9
cyclonev_lcell_comb \Mult0~1716 (
// Equation(s):
// \Mult0~1716_sumout  = SUM(( \Mult0~2595  ) + ( GND ) + ( \Mult0~1709  ))
// \Mult0~1717  = CARRY(( \Mult0~2595  ) + ( GND ) + ( \Mult0~1709  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2595 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1709 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1716_sumout ),
	.cout(\Mult0~1717 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1716 .extended_lut = "off";
defparam \Mult0~1716 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~1716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N48
cyclonev_lcell_comb \Mult0~1720 (
// Equation(s):
// \Mult0~1720_sumout  = SUM(( \Mult0~1290  ) + ( \Mult0~2927  ) + ( \Mult0~1713  ))
// \Mult0~1721  = CARRY(( \Mult0~1290  ) + ( \Mult0~2927  ) + ( \Mult0~1713  ))

	.dataa(gnd),
	.datab(!\Mult0~2927 ),
	.datac(!\Mult0~1290 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1713 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1720_sumout ),
	.cout(\Mult0~1721 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1720 .extended_lut = "off";
defparam \Mult0~1720 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~1720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N42
cyclonev_lcell_comb \Mult0~474 (
// Equation(s):
// \Mult0~474_sumout  = SUM(( \Mult0~1720_sumout  ) + ( \Mult0~1716_sumout  ) + ( \Mult0~471  ))
// \Mult0~475  = CARRY(( \Mult0~1720_sumout  ) + ( \Mult0~1716_sumout  ) + ( \Mult0~471  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1716_sumout ),
	.datad(!\Mult0~1720_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~471 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~474_sumout ),
	.cout(\Mult0~475 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~474 .extended_lut = "off";
defparam \Mult0~474 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~474 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N43
dffeas \reg_sum[51] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~474_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[51]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[51] .is_wysiwyg = "true";
defparam \reg_sum[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N51
cyclonev_lcell_comb \Mult0~1728 (
// Equation(s):
// \Mult0~1728_sumout  = SUM(( \Mult0~2928  ) + ( \Mult0~1291  ) + ( \Mult0~1721  ))
// \Mult0~1729  = CARRY(( \Mult0~2928  ) + ( \Mult0~1291  ) + ( \Mult0~1721  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1291 ),
	.datad(!\Mult0~2928 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1721 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1728_sumout ),
	.cout(\Mult0~1729 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1728 .extended_lut = "off";
defparam \Mult0~1728 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1728 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N12
cyclonev_lcell_comb \Mult0~1724 (
// Equation(s):
// \Mult0~1724_sumout  = SUM(( \Mult0~2596  ) + ( GND ) + ( \Mult0~1717  ))
// \Mult0~1725  = CARRY(( \Mult0~2596  ) + ( GND ) + ( \Mult0~1717  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2596 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1717 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1724_sumout ),
	.cout(\Mult0~1725 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1724 .extended_lut = "off";
defparam \Mult0~1724 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~1724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N45
cyclonev_lcell_comb \Mult0~478 (
// Equation(s):
// \Mult0~478_sumout  = SUM(( \Mult0~1724_sumout  ) + ( \Mult0~1728_sumout  ) + ( \Mult0~475  ))
// \Mult0~479  = CARRY(( \Mult0~1724_sumout  ) + ( \Mult0~1728_sumout  ) + ( \Mult0~475  ))

	.dataa(!\Mult0~1728_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~1724_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~475 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~478_sumout ),
	.cout(\Mult0~479 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~478 .extended_lut = "off";
defparam \Mult0~478 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~478 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N47
dffeas \reg_sum[52] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~478_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[52]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[52] .is_wysiwyg = "true";
defparam \reg_sum[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N15
cyclonev_lcell_comb \Mult0~1732 (
// Equation(s):
// \Mult0~1732_sumout  = SUM(( GND ) + ( \Mult0~2597  ) + ( \Mult0~1725  ))
// \Mult0~1733  = CARRY(( GND ) + ( \Mult0~2597  ) + ( \Mult0~1725  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2597 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1725 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1732_sumout ),
	.cout(\Mult0~1733 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1732 .extended_lut = "off";
defparam \Mult0~1732 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~1732 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N54
cyclonev_lcell_comb \Mult0~1736 (
// Equation(s):
// \Mult0~1736_sumout  = SUM(( \Mult0~1292  ) + ( \Mult0~2929  ) + ( \Mult0~1729  ))
// \Mult0~1737  = CARRY(( \Mult0~1292  ) + ( \Mult0~2929  ) + ( \Mult0~1729  ))

	.dataa(gnd),
	.datab(!\Mult0~2929 ),
	.datac(!\Mult0~1292 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1729 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1736_sumout ),
	.cout(\Mult0~1737 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1736 .extended_lut = "off";
defparam \Mult0~1736 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~1736 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N48
cyclonev_lcell_comb \Mult0~482 (
// Equation(s):
// \Mult0~482_sumout  = SUM(( \Mult0~1736_sumout  ) + ( \Mult0~1732_sumout  ) + ( \Mult0~479  ))
// \Mult0~483  = CARRY(( \Mult0~1736_sumout  ) + ( \Mult0~1732_sumout  ) + ( \Mult0~479  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1732_sumout ),
	.datad(!\Mult0~1736_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~479 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~482_sumout ),
	.cout(\Mult0~483 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~482 .extended_lut = "off";
defparam \Mult0~482 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~482 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y48_N50
dffeas \reg_sum[53] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~482_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[53]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[53] .is_wysiwyg = "true";
defparam \reg_sum[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N18
cyclonev_lcell_comb \Mult0~3255 (
// Equation(s):
// \Mult0~3255_sumout  = SUM(( GND ) + ( \Mult0~2598  ) + ( \Mult0~1733  ))
// \Mult0~3256  = CARRY(( GND ) + ( \Mult0~2598  ) + ( \Mult0~1733  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2598 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1733 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3255_sumout ),
	.cout(\Mult0~3256 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3255 .extended_lut = "off";
defparam \Mult0~3255 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~3255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y48_N57
cyclonev_lcell_comb \Mult0~3259 (
// Equation(s):
// \Mult0~3259_sumout  = SUM(( \Mult0~1293  ) + ( \Mult0~2930  ) + ( \Mult0~1737  ))
// \Mult0~3260  = CARRY(( \Mult0~1293  ) + ( \Mult0~2930  ) + ( \Mult0~1737  ))

	.dataa(!\Mult0~2930 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~1293 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1737 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3259_sumout ),
	.cout(\Mult0~3260 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3259 .extended_lut = "off";
defparam \Mult0~3259 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~3259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N51
cyclonev_lcell_comb \Mult0~1740 (
// Equation(s):
// \Mult0~1740_sumout  = SUM(( \Mult0~3259_sumout  ) + ( \Mult0~3255_sumout  ) + ( \Mult0~483  ))
// \Mult0~1741  = CARRY(( \Mult0~3259_sumout  ) + ( \Mult0~3255_sumout  ) + ( \Mult0~483  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3255_sumout ),
	.datad(!\Mult0~3259_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~483 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~1740_sumout ),
	.cout(\Mult0~1741 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~1740 .extended_lut = "off";
defparam \Mult0~1740 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~1740 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N12
cyclonev_io_ibuf \B[54]~input (
	.i(B[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[54]~input0 ));
// synopsys translate_off
defparam \B[54]~input .bus_hold = "false";
defparam \B[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N15
cyclonev_lcell_comb \reg_B[54]~feeder (
// Equation(s):
// \reg_B[54]~feeder_combout  = ( \B[54]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[54]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[54]~feeder .extended_lut = "off";
defparam \reg_B[54]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y48_N17
dffeas \reg_B[54] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[54]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[54] .is_wysiwyg = "true";
defparam \reg_B[54] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N18
cyclonev_io_ibuf \A[54]~input (
	.i(A[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[54]~input0 ));
// synopsys translate_off
defparam \A[54]~input .bus_hold = "false";
defparam \A[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N15
cyclonev_lcell_comb \reg_A[54]~feeder (
// Equation(s):
// \reg_A[54]~feeder_combout  = ( \A[54]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[54]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[54]~feeder .extended_lut = "off";
defparam \reg_A[54]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y48_N16
dffeas \reg_A[54] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[54]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[54] .is_wysiwyg = "true";
defparam \reg_A[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N12
cyclonev_lcell_comb \Add0~181 (
// Equation(s):
// \Add0~181_sumout  = SUM(( reg_A[54] ) + ( reg_B[54] ) + ( \Add0~286  ))
// \Add0~182  = CARRY(( reg_A[54] ) + ( reg_B[54] ) + ( \Add0~286  ))

	.dataa(gnd),
	.datab(!reg_B[54]),
	.datac(gnd),
	.datad(!reg_A[54]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~286 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~181_sumout ),
	.cout(\Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \Add0~181 .extended_lut = "off";
defparam \Add0~181 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N45
cyclonev_io_ibuf \A[55]~input (
	.i(A[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[55]~input0 ));
// synopsys translate_off
defparam \A[55]~input .bus_hold = "false";
defparam \A[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N57
cyclonev_lcell_comb \reg_A[55]~feeder (
// Equation(s):
// \reg_A[55]~feeder_combout  = ( \A[55]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[55]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[55]~feeder .extended_lut = "off";
defparam \reg_A[55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y48_N58
dffeas \reg_A[55] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[55]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[55] .is_wysiwyg = "true";
defparam \reg_A[55] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N51
cyclonev_io_ibuf \B[55]~input (
	.i(B[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[55]~input0 ));
// synopsys translate_off
defparam \B[55]~input .bus_hold = "false";
defparam \B[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N18
cyclonev_lcell_comb \reg_B[55]~feeder (
// Equation(s):
// \reg_B[55]~feeder_combout  = ( \B[55]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[55]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[55]~feeder .extended_lut = "off";
defparam \reg_B[55]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y48_N19
dffeas \reg_B[55] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[55]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[55] .is_wysiwyg = "true";
defparam \reg_B[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N15
cyclonev_lcell_comb \Add0~185 (
// Equation(s):
// \Add0~185_sumout  = SUM(( reg_B[55] ) + ( reg_A[55] ) + ( \Add0~182  ))
// \Add0~186  = CARRY(( reg_B[55] ) + ( reg_A[55] ) + ( \Add0~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[55]),
	.datad(!reg_B[55]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~185_sumout ),
	.cout(\Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \Add0~185 .extended_lut = "off";
defparam \Add0~185 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N3
cyclonev_io_ibuf \A[56]~input (
	.i(A[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[56]~input0 ));
// synopsys translate_off
defparam \A[56]~input .bus_hold = "false";
defparam \A[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N27
cyclonev_lcell_comb \reg_A[56]~feeder (
// Equation(s):
// \reg_A[56]~feeder_combout  = ( \A[56]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[56]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[56]~feeder .extended_lut = "off";
defparam \reg_A[56]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y48_N29
dffeas \reg_A[56] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[56]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[56] .is_wysiwyg = "true";
defparam \reg_A[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y47_N15
cyclonev_io_ibuf \B[56]~input (
	.i(B[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[56]~input0 ));
// synopsys translate_off
defparam \B[56]~input .bus_hold = "false";
defparam \B[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y48_N49
dffeas \reg_B[56] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[56]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[56]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[56] .is_wysiwyg = "true";
defparam \reg_B[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N18
cyclonev_lcell_comb \Add0~189 (
// Equation(s):
// \Add0~189_sumout  = SUM(( reg_B[56] ) + ( reg_A[56] ) + ( \Add0~186  ))
// \Add0~190  = CARRY(( reg_B[56] ) + ( reg_A[56] ) + ( \Add0~186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[56]),
	.datad(!reg_B[56]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~189_sumout ),
	.cout(\Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \Add0~189 .extended_lut = "off";
defparam \Add0~189 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N30
cyclonev_io_ibuf \B[57]~input (
	.i(B[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[57]~input0 ));
// synopsys translate_off
defparam \B[57]~input .bus_hold = "false";
defparam \B[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N3
cyclonev_lcell_comb \reg_B[57]~feeder (
// Equation(s):
// \reg_B[57]~feeder_combout  = ( \B[57]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[57]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[57]~feeder .extended_lut = "off";
defparam \reg_B[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N4
dffeas \reg_B[57] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[57]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[57] .is_wysiwyg = "true";
defparam \reg_B[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N33
cyclonev_io_ibuf \A[57]~input (
	.i(A[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[57]~input0 ));
// synopsys translate_off
defparam \A[57]~input .bus_hold = "false";
defparam \A[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N9
cyclonev_lcell_comb \reg_A[57]~feeder (
// Equation(s):
// \reg_A[57]~feeder_combout  = ( \A[57]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[57]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[57]~feeder .extended_lut = "off";
defparam \reg_A[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N10
dffeas \reg_A[57] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[57]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[57] .is_wysiwyg = "true";
defparam \reg_A[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N21
cyclonev_lcell_comb \Add0~193 (
// Equation(s):
// \Add0~193_sumout  = SUM(( reg_A[57] ) + ( reg_B[57] ) + ( \Add0~190  ))
// \Add0~194  = CARRY(( reg_A[57] ) + ( reg_B[57] ) + ( \Add0~190  ))

	.dataa(gnd),
	.datab(!reg_B[57]),
	.datac(!reg_A[57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~193_sumout ),
	.cout(\Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \Add0~193 .extended_lut = "off";
defparam \Add0~193 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N36
cyclonev_io_ibuf \A[58]~input (
	.i(A[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[58]~input0 ));
// synopsys translate_off
defparam \A[58]~input .bus_hold = "false";
defparam \A[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N30
cyclonev_lcell_comb \reg_A[58]~feeder (
// Equation(s):
// \reg_A[58]~feeder_combout  = ( \A[58]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[58]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[58]~feeder .extended_lut = "off";
defparam \reg_A[58]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N31
dffeas \reg_A[58] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[58]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[58] .is_wysiwyg = "true";
defparam \reg_A[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y47_N33
cyclonev_io_ibuf \B[58]~input (
	.i(B[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[58]~input0 ));
// synopsys translate_off
defparam \B[58]~input .bus_hold = "false";
defparam \B[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y48_N40
dffeas \reg_B[58] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[58]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[58]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[58] .is_wysiwyg = "true";
defparam \reg_B[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N24
cyclonev_lcell_comb \Add0~197 (
// Equation(s):
// \Add0~197_sumout  = SUM(( reg_A[58] ) + ( reg_B[58] ) + ( \Add0~194  ))
// \Add0~198  = CARRY(( reg_A[58] ) + ( reg_B[58] ) + ( \Add0~194  ))

	.dataa(!reg_A[58]),
	.datab(gnd),
	.datac(!reg_B[58]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~197_sumout ),
	.cout(\Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \Add0~197 .extended_lut = "off";
defparam \Add0~197 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y47_N0
cyclonev_io_ibuf \A[59]~input (
	.i(A[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[59]~input0 ));
// synopsys translate_off
defparam \A[59]~input .bus_hold = "false";
defparam \A[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N0
cyclonev_lcell_comb \reg_A[59]~feeder (
// Equation(s):
// \reg_A[59]~feeder_combout  = ( \A[59]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[59]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[59]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[59]~feeder .extended_lut = "off";
defparam \reg_A[59]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[59]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y48_N1
dffeas \reg_A[59] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[59]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[59] .is_wysiwyg = "true";
defparam \reg_A[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N0
cyclonev_io_ibuf \B[59]~input (
	.i(B[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[59]~input0 ));
// synopsys translate_off
defparam \B[59]~input .bus_hold = "false";
defparam \B[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y48_N43
dffeas \reg_B[59] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[59]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[59]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[59] .is_wysiwyg = "true";
defparam \reg_B[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N27
cyclonev_lcell_comb \Add0~201 (
// Equation(s):
// \Add0~201_sumout  = SUM(( reg_B[59] ) + ( reg_A[59] ) + ( \Add0~198  ))
// \Add0~202  = CARRY(( reg_B[59] ) + ( reg_A[59] ) + ( \Add0~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[59]),
	.datad(!reg_B[59]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~201_sumout ),
	.cout(\Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \Add0~201 .extended_lut = "off";
defparam \Add0~201 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y47_N21
cyclonev_io_ibuf \B[60]~input (
	.i(B[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[60]~input0 ));
// synopsys translate_off
defparam \B[60]~input .bus_hold = "false";
defparam \B[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N36
cyclonev_lcell_comb \reg_B[60]~feeder (
// Equation(s):
// \reg_B[60]~feeder_combout  = ( \B[60]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[60]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[60]~feeder .extended_lut = "off";
defparam \reg_B[60]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N37
dffeas \reg_B[60] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[60]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[60] .is_wysiwyg = "true";
defparam \reg_B[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N24
cyclonev_io_ibuf \A[60]~input (
	.i(A[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[60]~input0 ));
// synopsys translate_off
defparam \A[60]~input .bus_hold = "false";
defparam \A[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y48_N28
dffeas \reg_A[60] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[60]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[60]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[60] .is_wysiwyg = "true";
defparam \reg_A[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N30
cyclonev_lcell_comb \Add0~205 (
// Equation(s):
// \Add0~205_sumout  = SUM(( reg_A[60] ) + ( reg_B[60] ) + ( \Add0~202  ))
// \Add0~206  = CARRY(( reg_A[60] ) + ( reg_B[60] ) + ( \Add0~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[60]),
	.datad(!reg_A[60]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~205_sumout ),
	.cout(\Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \Add0~205 .extended_lut = "off";
defparam \Add0~205 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~205 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N12
cyclonev_io_ibuf \A[61]~input (
	.i(A[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[61]~input0 ));
// synopsys translate_off
defparam \A[61]~input .bus_hold = "false";
defparam \A[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N54
cyclonev_lcell_comb \reg_A[61]~feeder (
// Equation(s):
// \reg_A[61]~feeder_combout  = ( \A[61]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[61]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[61]~feeder .extended_lut = "off";
defparam \reg_A[61]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N55
dffeas \reg_A[61] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[61]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[61] .is_wysiwyg = "true";
defparam \reg_A[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N42
cyclonev_io_ibuf \B[61]~input (
	.i(B[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[61]~input0 ));
// synopsys translate_off
defparam \B[61]~input .bus_hold = "false";
defparam \B[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N6
cyclonev_lcell_comb \reg_B[61]~feeder (
// Equation(s):
// \reg_B[61]~feeder_combout  = ( \B[61]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[61]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[61]~feeder .extended_lut = "off";
defparam \reg_B[61]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N7
dffeas \reg_B[61] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[61]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[61] .is_wysiwyg = "true";
defparam \reg_B[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N33
cyclonev_lcell_comb \Add0~209 (
// Equation(s):
// \Add0~209_sumout  = SUM(( reg_B[61] ) + ( reg_A[61] ) + ( \Add0~206  ))
// \Add0~210  = CARRY(( reg_B[61] ) + ( reg_A[61] ) + ( \Add0~206  ))

	.dataa(!reg_A[61]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_B[61]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~209_sumout ),
	.cout(\Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \Add0~209 .extended_lut = "off";
defparam \Add0~209 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N36
cyclonev_io_ibuf \B[62]~input (
	.i(B[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[62]~input0 ));
// synopsys translate_off
defparam \B[62]~input .bus_hold = "false";
defparam \B[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N15
cyclonev_lcell_comb \reg_B[62]~feeder (
// Equation(s):
// \reg_B[62]~feeder_combout  = ( \B[62]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[62]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[62]~feeder .extended_lut = "off";
defparam \reg_B[62]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N16
dffeas \reg_B[62] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[62]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[62] .is_wysiwyg = "true";
defparam \reg_B[62] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N9
cyclonev_io_ibuf \A[62]~input (
	.i(A[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[62]~input0 ));
// synopsys translate_off
defparam \A[62]~input .bus_hold = "false";
defparam \A[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N12
cyclonev_lcell_comb \reg_A[62]~feeder (
// Equation(s):
// \reg_A[62]~feeder_combout  = ( \A[62]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[62]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[62]~feeder .extended_lut = "off";
defparam \reg_A[62]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N13
dffeas \reg_A[62] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[62]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[62] .is_wysiwyg = "true";
defparam \reg_A[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N36
cyclonev_lcell_comb \Add0~213 (
// Equation(s):
// \Add0~213_sumout  = SUM(( reg_A[62] ) + ( reg_B[62] ) + ( \Add0~210  ))
// \Add0~214  = CARRY(( reg_A[62] ) + ( reg_B[62] ) + ( \Add0~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[62]),
	.datad(!reg_A[62]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~213_sumout ),
	.cout(\Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \Add0~213 .extended_lut = "off";
defparam \Add0~213 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N57
cyclonev_io_ibuf \B[63]~input (
	.i(B[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[63]~input0 ));
// synopsys translate_off
defparam \B[63]~input .bus_hold = "false";
defparam \B[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N51
cyclonev_lcell_comb \reg_B[63]~feeder (
// Equation(s):
// \reg_B[63]~feeder_combout  = ( \B[63]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[63]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[63]~feeder .extended_lut = "off";
defparam \reg_B[63]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N52
dffeas \reg_B[63] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[63]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[63] .is_wysiwyg = "true";
defparam \reg_B[63] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N21
cyclonev_io_ibuf \A[63]~input (
	.i(A[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[63]~input0 ));
// synopsys translate_off
defparam \A[63]~input .bus_hold = "false";
defparam \A[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N33
cyclonev_lcell_comb \reg_A[63]~feeder (
// Equation(s):
// \reg_A[63]~feeder_combout  = ( \A[63]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[63]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[63]~feeder .extended_lut = "off";
defparam \reg_A[63]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y48_N35
dffeas \reg_A[63] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[63]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[63] .is_wysiwyg = "true";
defparam \reg_A[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N39
cyclonev_lcell_comb \Add0~217 (
// Equation(s):
// \Add0~217_sumout  = SUM(( reg_A[63] ) + ( reg_B[63] ) + ( \Add0~214  ))
// \Add0~218  = CARRY(( reg_A[63] ) + ( reg_B[63] ) + ( \Add0~214  ))

	.dataa(!reg_B[63]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_A[63]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~217_sumout ),
	.cout(\Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \Add0~217 .extended_lut = "off";
defparam \Add0~217 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~217 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N39
cyclonev_io_ibuf \A[64]~input (
	.i(A[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[64]~input0 ));
// synopsys translate_off
defparam \A[64]~input .bus_hold = "false";
defparam \A[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N45
cyclonev_lcell_comb \reg_A[64]~feeder (
// Equation(s):
// \reg_A[64]~feeder_combout  = ( \A[64]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[64]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[64]~feeder .extended_lut = "off";
defparam \reg_A[64]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N46
dffeas \reg_A[64] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[64]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[64] .is_wysiwyg = "true";
defparam \reg_A[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N42
cyclonev_io_ibuf \B[64]~input (
	.i(B[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[64]~input0 ));
// synopsys translate_off
defparam \B[64]~input .bus_hold = "false";
defparam \B[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N57
cyclonev_lcell_comb \reg_B[64]~feeder (
// Equation(s):
// \reg_B[64]~feeder_combout  = ( \B[64]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[64]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[64]~feeder .extended_lut = "off";
defparam \reg_B[64]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N58
dffeas \reg_B[64] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[64]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[64] .is_wysiwyg = "true";
defparam \reg_B[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N42
cyclonev_lcell_comb \Add0~221 (
// Equation(s):
// \Add0~221_sumout  = SUM(( reg_B[64] ) + ( reg_A[64] ) + ( \Add0~218  ))
// \Add0~222  = CARRY(( reg_B[64] ) + ( reg_A[64] ) + ( \Add0~218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[64]),
	.datad(!reg_B[64]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~221_sumout ),
	.cout(\Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \Add0~221 .extended_lut = "off";
defparam \Add0~221 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N54
cyclonev_io_ibuf \A[65]~input (
	.i(A[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[65]~input0 ));
// synopsys translate_off
defparam \A[65]~input .bus_hold = "false";
defparam \A[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N18
cyclonev_lcell_comb \reg_A[65]~feeder (
// Equation(s):
// \reg_A[65]~feeder_combout  = ( \A[65]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[65]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[65]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[65]~feeder .extended_lut = "off";
defparam \reg_A[65]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[65]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N19
dffeas \reg_A[65] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[65]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[65] .is_wysiwyg = "true";
defparam \reg_A[65] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N51
cyclonev_io_ibuf \B[65]~input (
	.i(B[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[65]~input0 ));
// synopsys translate_off
defparam \B[65]~input .bus_hold = "false";
defparam \B[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y48_N29
dffeas \reg_B[65] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[65]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[65]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[65] .is_wysiwyg = "true";
defparam \reg_B[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N45
cyclonev_lcell_comb \Add0~225 (
// Equation(s):
// \Add0~225_sumout  = SUM(( reg_B[65] ) + ( reg_A[65] ) + ( \Add0~222  ))
// \Add0~226  = CARRY(( reg_B[65] ) + ( reg_A[65] ) + ( \Add0~222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[65]),
	.datad(!reg_B[65]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~225_sumout ),
	.cout(\Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \Add0~225 .extended_lut = "off";
defparam \Add0~225 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N57
cyclonev_io_ibuf \A[66]~input (
	.i(A[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[66]~input0 ));
// synopsys translate_off
defparam \A[66]~input .bus_hold = "false";
defparam \A[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N57
cyclonev_lcell_comb \reg_A[66]~feeder (
// Equation(s):
// \reg_A[66]~feeder_combout  = ( \A[66]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[66]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[66]~feeder .extended_lut = "off";
defparam \reg_A[66]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y48_N58
dffeas \reg_A[66] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[66]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[66] .is_wysiwyg = "true";
defparam \reg_A[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N24
cyclonev_io_ibuf \B[66]~input (
	.i(B[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[66]~input0 ));
// synopsys translate_off
defparam \B[66]~input .bus_hold = "false";
defparam \B[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y48_N34
dffeas \reg_B[66] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[66]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[66]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[66] .is_wysiwyg = "true";
defparam \reg_B[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N48
cyclonev_lcell_comb \Add0~229 (
// Equation(s):
// \Add0~229_sumout  = SUM(( reg_B[66] ) + ( reg_A[66] ) + ( \Add0~226  ))
// \Add0~230  = CARRY(( reg_B[66] ) + ( reg_A[66] ) + ( \Add0~226  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[66]),
	.datad(!reg_B[66]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~229_sumout ),
	.cout(\Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \Add0~229 .extended_lut = "off";
defparam \Add0~229 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~229 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N9
cyclonev_io_ibuf \A[67]~input (
	.i(A[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[67]~input0 ));
// synopsys translate_off
defparam \A[67]~input .bus_hold = "false";
defparam \A[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N0
cyclonev_lcell_comb \reg_A[67]~feeder (
// Equation(s):
// \reg_A[67]~feeder_combout  = ( \A[67]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[67]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[67]~feeder .extended_lut = "off";
defparam \reg_A[67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N1
dffeas \reg_A[67] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[67]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[67] .is_wysiwyg = "true";
defparam \reg_A[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N9
cyclonev_io_ibuf \B[67]~input (
	.i(B[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[67]~input0 ));
// synopsys translate_off
defparam \B[67]~input .bus_hold = "false";
defparam \B[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y48_N2
dffeas \reg_B[67] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[67]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[67]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[67] .is_wysiwyg = "true";
defparam \reg_B[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N51
cyclonev_lcell_comb \Add0~233 (
// Equation(s):
// \Add0~233_sumout  = SUM(( reg_B[67] ) + ( reg_A[67] ) + ( \Add0~230  ))
// \Add0~234  = CARRY(( reg_B[67] ) + ( reg_A[67] ) + ( \Add0~230  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[67]),
	.datad(!reg_B[67]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~233_sumout ),
	.cout(\Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \Add0~233 .extended_lut = "off";
defparam \Add0~233 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N51
cyclonev_io_ibuf \B[68]~input (
	.i(B[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[68]~input0 ));
// synopsys translate_off
defparam \B[68]~input .bus_hold = "false";
defparam \B[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y48_N5
dffeas \reg_B[68] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[68]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[68]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[68] .is_wysiwyg = "true";
defparam \reg_B[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N27
cyclonev_io_ibuf \A[68]~input (
	.i(A[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[68]~input0 ));
// synopsys translate_off
defparam \A[68]~input .bus_hold = "false";
defparam \A[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N21
cyclonev_lcell_comb \reg_A[68]~feeder (
// Equation(s):
// \reg_A[68]~feeder_combout  = ( \A[68]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[68]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[68]~feeder .extended_lut = "off";
defparam \reg_A[68]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N22
dffeas \reg_A[68] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[68]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[68] .is_wysiwyg = "true";
defparam \reg_A[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N54
cyclonev_lcell_comb \Add0~237 (
// Equation(s):
// \Add0~237_sumout  = SUM(( reg_A[68] ) + ( reg_B[68] ) + ( \Add0~234  ))
// \Add0~238  = CARRY(( reg_A[68] ) + ( reg_B[68] ) + ( \Add0~234  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[68]),
	.datad(!reg_A[68]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~237_sumout ),
	.cout(\Add0~238 ),
	.shareout());
// synopsys translate_off
defparam \Add0~237 .extended_lut = "off";
defparam \Add0~237 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N0
cyclonev_io_ibuf \B[69]~input (
	.i(B[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[69]~input0 ));
// synopsys translate_off
defparam \B[69]~input .bus_hold = "false";
defparam \B[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y48_N32
dffeas \reg_B[69] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[69]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[69]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[69] .is_wysiwyg = "true";
defparam \reg_B[69] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N45
cyclonev_io_ibuf \A[69]~input (
	.i(A[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[69]~input0 ));
// synopsys translate_off
defparam \A[69]~input .bus_hold = "false";
defparam \A[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N24
cyclonev_lcell_comb \reg_A[69]~feeder (
// Equation(s):
// \reg_A[69]~feeder_combout  = ( \A[69]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[69]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[69]~feeder .extended_lut = "off";
defparam \reg_A[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y48_N25
dffeas \reg_A[69] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[69]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[69] .is_wysiwyg = "true";
defparam \reg_A[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N57
cyclonev_lcell_comb \Add0~241 (
// Equation(s):
// \Add0~241_sumout  = SUM(( reg_A[69] ) + ( reg_B[69] ) + ( \Add0~238  ))
// \Add0~242  = CARRY(( reg_A[69] ) + ( reg_B[69] ) + ( \Add0~238  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[69]),
	.datad(!reg_A[69]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~241_sumout ),
	.cout(\Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \Add0~241 .extended_lut = "off";
defparam \Add0~241 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~241 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N39
cyclonev_io_ibuf \B[70]~input (
	.i(B[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[70]~input0 ));
// synopsys translate_off
defparam \B[70]~input .bus_hold = "false";
defparam \B[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y47_N11
dffeas \reg_B[70] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[70]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[70]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[70] .is_wysiwyg = "true";
defparam \reg_B[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N9
cyclonev_io_ibuf \A[70]~input (
	.i(A[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[70]~input0 ));
// synopsys translate_off
defparam \A[70]~input .bus_hold = "false";
defparam \A[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y47_N13
dffeas \reg_A[70] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[70]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[70]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[70] .is_wysiwyg = "true";
defparam \reg_A[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N0
cyclonev_lcell_comb \Add0~245 (
// Equation(s):
// \Add0~245_sumout  = SUM(( reg_A[70] ) + ( reg_B[70] ) + ( \Add0~242  ))
// \Add0~246  = CARRY(( reg_A[70] ) + ( reg_B[70] ) + ( \Add0~242  ))

	.dataa(gnd),
	.datab(!reg_B[70]),
	.datac(gnd),
	.datad(!reg_A[70]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~245_sumout ),
	.cout(\Add0~246 ),
	.shareout());
// synopsys translate_off
defparam \Add0~245 .extended_lut = "off";
defparam \Add0~245 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~245 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N15
cyclonev_io_ibuf \B[71]~input (
	.i(B[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[71]~input0 ));
// synopsys translate_off
defparam \B[71]~input .bus_hold = "false";
defparam \B[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N3
cyclonev_lcell_comb \reg_B[71]~feeder (
// Equation(s):
// \reg_B[71]~feeder_combout  = ( \B[71]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[71]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[71]~feeder .extended_lut = "off";
defparam \reg_B[71]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N4
dffeas \reg_B[71] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[71]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[71] .is_wysiwyg = "true";
defparam \reg_B[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y44_N54
cyclonev_io_ibuf \A[71]~input (
	.i(A[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[71]~input0 ));
// synopsys translate_off
defparam \A[71]~input .bus_hold = "false";
defparam \A[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N6
cyclonev_lcell_comb \reg_A[71]~feeder (
// Equation(s):
// \reg_A[71]~feeder_combout  = ( \A[71]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[71]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[71]~feeder .extended_lut = "off";
defparam \reg_A[71]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N7
dffeas \reg_A[71] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[71]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[71] .is_wysiwyg = "true";
defparam \reg_A[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N3
cyclonev_lcell_comb \Add0~249 (
// Equation(s):
// \Add0~249_sumout  = SUM(( reg_A[71] ) + ( reg_B[71] ) + ( \Add0~246  ))
// \Add0~250  = CARRY(( reg_A[71] ) + ( reg_B[71] ) + ( \Add0~246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[71]),
	.datad(!reg_A[71]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~249_sumout ),
	.cout(\Add0~250 ),
	.shareout());
// synopsys translate_off
defparam \Add0~249 .extended_lut = "off";
defparam \Add0~249 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~249 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y45_N0
cyclonev_mac \Mult0~1751 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~249_sumout ,\Add0~245_sumout ,\Add0~241_sumout ,\Add0~237_sumout ,\Add0~233_sumout ,\Add0~229_sumout ,\Add0~225_sumout ,\Add0~221_sumout ,\Add0~217_sumout ,\Add0~213_sumout ,\Add0~209_sumout ,\Add0~205_sumout ,\Add0~201_sumout ,\Add0~197_sumout ,\Add0~193_sumout ,
\Add0~189_sumout ,\Add0~185_sumout ,\Add0~181_sumout }),
	.ay({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~1751_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~1751 .accumulate_clock = "none";
defparam \Mult0~1751 .ax_clock = "none";
defparam \Mult0~1751 .ax_width = 18;
defparam \Mult0~1751 .ay_scan_in_clock = "0";
defparam \Mult0~1751 .ay_scan_in_width = 18;
defparam \Mult0~1751 .ay_use_scan_in = "false";
defparam \Mult0~1751 .az_clock = "none";
defparam \Mult0~1751 .bx_clock = "none";
defparam \Mult0~1751 .by_clock = "none";
defparam \Mult0~1751 .by_use_scan_in = "false";
defparam \Mult0~1751 .bz_clock = "none";
defparam \Mult0~1751 .coef_a_0 = 0;
defparam \Mult0~1751 .coef_a_1 = 0;
defparam \Mult0~1751 .coef_a_2 = 0;
defparam \Mult0~1751 .coef_a_3 = 0;
defparam \Mult0~1751 .coef_a_4 = 0;
defparam \Mult0~1751 .coef_a_5 = 0;
defparam \Mult0~1751 .coef_a_6 = 0;
defparam \Mult0~1751 .coef_a_7 = 0;
defparam \Mult0~1751 .coef_b_0 = 0;
defparam \Mult0~1751 .coef_b_1 = 0;
defparam \Mult0~1751 .coef_b_2 = 0;
defparam \Mult0~1751 .coef_b_3 = 0;
defparam \Mult0~1751 .coef_b_4 = 0;
defparam \Mult0~1751 .coef_b_5 = 0;
defparam \Mult0~1751 .coef_b_6 = 0;
defparam \Mult0~1751 .coef_b_7 = 0;
defparam \Mult0~1751 .coef_sel_a_clock = "none";
defparam \Mult0~1751 .coef_sel_b_clock = "none";
defparam \Mult0~1751 .delay_scan_out_ay = "false";
defparam \Mult0~1751 .delay_scan_out_by = "false";
defparam \Mult0~1751 .enable_double_accum = "false";
defparam \Mult0~1751 .load_const_clock = "none";
defparam \Mult0~1751 .load_const_value = 0;
defparam \Mult0~1751 .mode_sub_location = 0;
defparam \Mult0~1751 .negate_clock = "none";
defparam \Mult0~1751 .operand_source_max = "input";
defparam \Mult0~1751 .operand_source_may = "input";
defparam \Mult0~1751 .operand_source_mbx = "input";
defparam \Mult0~1751 .operand_source_mby = "input";
defparam \Mult0~1751 .operation_mode = "m18x18_full";
defparam \Mult0~1751 .output_clock = "none";
defparam \Mult0~1751 .preadder_subtract_a = "false";
defparam \Mult0~1751 .preadder_subtract_b = "false";
defparam \Mult0~1751 .result_a_width = 64;
defparam \Mult0~1751 .signed_max = "false";
defparam \Mult0~1751 .signed_may = "false";
defparam \Mult0~1751 .signed_mbx = "false";
defparam \Mult0~1751 .signed_mby = "false";
defparam \Mult0~1751 .sub_clock = "none";
defparam \Mult0~1751 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N30
cyclonev_lcell_comb \Mult0~486 (
// Equation(s):
// \Mult0~486_sumout  = SUM(( \Mult0~1751_resulta  ) + ( \Mult0~1740_sumout  ) + ( !VCC ))
// \Mult0~487  = CARRY(( \Mult0~1751_resulta  ) + ( \Mult0~1740_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1740_sumout ),
	.datad(!\Mult0~1751_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~486_sumout ),
	.cout(\Mult0~487 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~486 .extended_lut = "off";
defparam \Mult0~486 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~486 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N32
dffeas \reg_sum[54] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~486_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[54]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[54] .is_wysiwyg = "true";
defparam \reg_sum[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N21
cyclonev_lcell_comb \Mult0~3263 (
// Equation(s):
// \Mult0~3263_sumout  = SUM(( GND ) + ( \Mult0~2599  ) + ( \Mult0~3256  ))
// \Mult0~3264  = CARRY(( GND ) + ( \Mult0~2599  ) + ( \Mult0~3256  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2599 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3256 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3263_sumout ),
	.cout(\Mult0~3264 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3263 .extended_lut = "off";
defparam \Mult0~3263 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~3263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N0
cyclonev_lcell_comb \Mult0~3267 (
// Equation(s):
// \Mult0~3267_sumout  = SUM(( \Mult0~1294  ) + ( \Mult0~2931  ) + ( \Mult0~3260  ))
// \Mult0~3268  = CARRY(( \Mult0~1294  ) + ( \Mult0~2931  ) + ( \Mult0~3260  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2931 ),
	.datad(!\Mult0~1294 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3260 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3267_sumout ),
	.cout(\Mult0~3268 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3267 .extended_lut = "off";
defparam \Mult0~3267 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N54
cyclonev_lcell_comb \Mult0~2085 (
// Equation(s):
// \Mult0~2085_sumout  = SUM(( \Mult0~3267_sumout  ) + ( \Mult0~3263_sumout  ) + ( \Mult0~1741  ))
// \Mult0~2086  = CARRY(( \Mult0~3267_sumout  ) + ( \Mult0~3263_sumout  ) + ( \Mult0~1741  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3263_sumout ),
	.datad(!\Mult0~3267_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~1741 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2085_sumout ),
	.cout(\Mult0~2086 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2085 .extended_lut = "off";
defparam \Mult0~2085 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2085 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N33
cyclonev_lcell_comb \Mult0~490 (
// Equation(s):
// \Mult0~490_sumout  = SUM(( \Mult0~2085_sumout  ) + ( \Mult0~1752  ) + ( \Mult0~487  ))
// \Mult0~491  = CARRY(( \Mult0~2085_sumout  ) + ( \Mult0~1752  ) + ( \Mult0~487  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1752 ),
	.datad(!\Mult0~2085_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~487 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~490_sumout ),
	.cout(\Mult0~491 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~490 .extended_lut = "off";
defparam \Mult0~490 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~490 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N34
dffeas \reg_sum[55] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~490_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[55]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[55] .is_wysiwyg = "true";
defparam \reg_sum[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N3
cyclonev_lcell_comb \Mult0~3275 (
// Equation(s):
// \Mult0~3275_sumout  = SUM(( \Mult0~2932  ) + ( \Mult0~1295  ) + ( \Mult0~3268  ))
// \Mult0~3276  = CARRY(( \Mult0~2932  ) + ( \Mult0~1295  ) + ( \Mult0~3268  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1295 ),
	.datad(!\Mult0~2932 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3268 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3275_sumout ),
	.cout(\Mult0~3276 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3275 .extended_lut = "off";
defparam \Mult0~3275 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N24
cyclonev_lcell_comb \Mult0~3271 (
// Equation(s):
// \Mult0~3271_sumout  = SUM(( \Mult0~2600  ) + ( GND ) + ( \Mult0~3264  ))
// \Mult0~3272  = CARRY(( \Mult0~2600  ) + ( GND ) + ( \Mult0~3264  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2600 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3264 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3271_sumout ),
	.cout(\Mult0~3272 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3271 .extended_lut = "off";
defparam \Mult0~3271 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~3271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y48_N57
cyclonev_lcell_comb \Mult0~2089 (
// Equation(s):
// \Mult0~2089_sumout  = SUM(( \Mult0~3271_sumout  ) + ( \Mult0~3275_sumout  ) + ( \Mult0~2086  ))
// \Mult0~2090  = CARRY(( \Mult0~3271_sumout  ) + ( \Mult0~3275_sumout  ) + ( \Mult0~2086  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3275_sumout ),
	.datad(!\Mult0~3271_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2086 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2089_sumout ),
	.cout(\Mult0~2090 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2089 .extended_lut = "off";
defparam \Mult0~2089 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2089 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N36
cyclonev_lcell_comb \Mult0~494 (
// Equation(s):
// \Mult0~494_sumout  = SUM(( \Mult0~1753  ) + ( \Mult0~2089_sumout  ) + ( \Mult0~491  ))
// \Mult0~495  = CARRY(( \Mult0~1753  ) + ( \Mult0~2089_sumout  ) + ( \Mult0~491  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2089_sumout ),
	.datad(!\Mult0~1753 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~491 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~494_sumout ),
	.cout(\Mult0~495 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~494 .extended_lut = "off";
defparam \Mult0~494 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~494 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N37
dffeas \reg_sum[56] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~494_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[56]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[56] .is_wysiwyg = "true";
defparam \reg_sum[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N6
cyclonev_lcell_comb \Mult0~3283 (
// Equation(s):
// \Mult0~3283_sumout  = SUM(( \Mult0~2933  ) + ( \Mult0~1296  ) + ( \Mult0~3276  ))
// \Mult0~3284  = CARRY(( \Mult0~2933  ) + ( \Mult0~1296  ) + ( \Mult0~3276  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1296 ),
	.datad(!\Mult0~2933 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3276 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3283_sumout ),
	.cout(\Mult0~3284 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3283 .extended_lut = "off";
defparam \Mult0~3283 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N27
cyclonev_lcell_comb \Mult0~3279 (
// Equation(s):
// \Mult0~3279_sumout  = SUM(( \Mult0~2601  ) + ( GND ) + ( \Mult0~3272  ))
// \Mult0~3280  = CARRY(( \Mult0~2601  ) + ( GND ) + ( \Mult0~3272  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2601 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3272 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3279_sumout ),
	.cout(\Mult0~3280 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3279 .extended_lut = "off";
defparam \Mult0~3279 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~3279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N0
cyclonev_lcell_comb \Mult0~2093 (
// Equation(s):
// \Mult0~2093_sumout  = SUM(( \Mult0~3279_sumout  ) + ( \Mult0~3283_sumout  ) + ( \Mult0~2090  ))
// \Mult0~2094  = CARRY(( \Mult0~3279_sumout  ) + ( \Mult0~3283_sumout  ) + ( \Mult0~2090  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3283_sumout ),
	.datad(!\Mult0~3279_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2090 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2093_sumout ),
	.cout(\Mult0~2094 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2093 .extended_lut = "off";
defparam \Mult0~2093 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2093 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N39
cyclonev_lcell_comb \Mult0~498 (
// Equation(s):
// \Mult0~498_sumout  = SUM(( \Mult0~1754  ) + ( \Mult0~2093_sumout  ) + ( \Mult0~495  ))
// \Mult0~499  = CARRY(( \Mult0~1754  ) + ( \Mult0~2093_sumout  ) + ( \Mult0~495  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2093_sumout ),
	.datad(!\Mult0~1754 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~495 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~498_sumout ),
	.cout(\Mult0~499 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~498 .extended_lut = "off";
defparam \Mult0~498 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~498 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N40
dffeas \reg_sum[57] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~498_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[57]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[57] .is_wysiwyg = "true";
defparam \reg_sum[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y49_N30
cyclonev_lcell_comb \Mult0~3287 (
// Equation(s):
// \Mult0~3287_sumout  = SUM(( \Mult0~2602  ) + ( GND ) + ( \Mult0~3280  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2602 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3280 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3287_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~3287 .extended_lut = "off";
defparam \Mult0~3287 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~3287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N9
cyclonev_lcell_comb \Mult0~3291 (
// Equation(s):
// \Mult0~3291_sumout  = SUM(( \Mult0~1297  ) + ( \Mult0~2934  ) + ( \Mult0~3284  ))
// \Mult0~3292  = CARRY(( \Mult0~1297  ) + ( \Mult0~2934  ) + ( \Mult0~3284  ))

	.dataa(!\Mult0~1297 ),
	.datab(gnd),
	.datac(!\Mult0~2934 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3284 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3291_sumout ),
	.cout(\Mult0~3292 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3291 .extended_lut = "off";
defparam \Mult0~3291 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~3291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N3
cyclonev_lcell_comb \Mult0~2097 (
// Equation(s):
// \Mult0~2097_sumout  = SUM(( \Mult0~3291_sumout  ) + ( \Mult0~3287_sumout  ) + ( \Mult0~2094  ))
// \Mult0~2098  = CARRY(( \Mult0~3291_sumout  ) + ( \Mult0~3287_sumout  ) + ( \Mult0~2094  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3287_sumout ),
	.datad(!\Mult0~3291_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2094 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2097_sumout ),
	.cout(\Mult0~2098 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2097 .extended_lut = "off";
defparam \Mult0~2097 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2097 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N42
cyclonev_lcell_comb \Mult0~502 (
// Equation(s):
// \Mult0~502_sumout  = SUM(( \Mult0~2097_sumout  ) + ( \Mult0~1755  ) + ( \Mult0~499  ))
// \Mult0~503  = CARRY(( \Mult0~2097_sumout  ) + ( \Mult0~1755  ) + ( \Mult0~499  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1755 ),
	.datad(!\Mult0~2097_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~499 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~502_sumout ),
	.cout(\Mult0~503 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~502 .extended_lut = "off";
defparam \Mult0~502 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~502 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N44
dffeas \reg_sum[58] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~502_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[58]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[58] .is_wysiwyg = "true";
defparam \reg_sum[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N12
cyclonev_lcell_comb \Mult0~3295 (
// Equation(s):
// \Mult0~3295_sumout  = SUM(( \Mult0~1298  ) + ( \Mult0~2935  ) + ( \Mult0~3292  ))
// \Mult0~3296  = CARRY(( \Mult0~1298  ) + ( \Mult0~2935  ) + ( \Mult0~3292  ))

	.dataa(gnd),
	.datab(!\Mult0~2935 ),
	.datac(!\Mult0~1298 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3292 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3295_sumout ),
	.cout(\Mult0~3296 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3295 .extended_lut = "off";
defparam \Mult0~3295 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~3295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N6
cyclonev_lcell_comb \Mult0~2101 (
// Equation(s):
// \Mult0~2101_sumout  = SUM(( GND ) + ( \Mult0~3295_sumout  ) + ( \Mult0~2098  ))
// \Mult0~2102  = CARRY(( GND ) + ( \Mult0~3295_sumout  ) + ( \Mult0~2098  ))

	.dataa(gnd),
	.datab(!\Mult0~3295_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2098 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2101_sumout ),
	.cout(\Mult0~2102 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2101 .extended_lut = "off";
defparam \Mult0~2101 .lut_mask = 64'h0000CCCC00000000;
defparam \Mult0~2101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N45
cyclonev_lcell_comb \Mult0~506 (
// Equation(s):
// \Mult0~506_sumout  = SUM(( \Mult0~2101_sumout  ) + ( \Mult0~1756  ) + ( \Mult0~503  ))
// \Mult0~507  = CARRY(( \Mult0~2101_sumout  ) + ( \Mult0~1756  ) + ( \Mult0~503  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1756 ),
	.datad(!\Mult0~2101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~503 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~506_sumout ),
	.cout(\Mult0~507 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~506 .extended_lut = "off";
defparam \Mult0~506 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~506 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N47
dffeas \reg_sum[59] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~506_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[59]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[59] .is_wysiwyg = "true";
defparam \reg_sum[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N15
cyclonev_lcell_comb \Mult0~3299 (
// Equation(s):
// \Mult0~3299_sumout  = SUM(( \Mult0~1299  ) + ( \Mult0~2936  ) + ( \Mult0~3296  ))
// \Mult0~3300  = CARRY(( \Mult0~1299  ) + ( \Mult0~2936  ) + ( \Mult0~3296  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2936 ),
	.datad(!\Mult0~1299 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3296 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3299_sumout ),
	.cout(\Mult0~3300 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3299 .extended_lut = "off";
defparam \Mult0~3299 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N9
cyclonev_lcell_comb \Mult0~2105 (
// Equation(s):
// \Mult0~2105_sumout  = SUM(( \Mult0~3299_sumout  ) + ( GND ) + ( \Mult0~2102  ))
// \Mult0~2106  = CARRY(( \Mult0~3299_sumout  ) + ( GND ) + ( \Mult0~2102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3299_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2105_sumout ),
	.cout(\Mult0~2106 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2105 .extended_lut = "off";
defparam \Mult0~2105 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N48
cyclonev_lcell_comb \Mult0~510 (
// Equation(s):
// \Mult0~510_sumout  = SUM(( \Mult0~2105_sumout  ) + ( \Mult0~1757  ) + ( \Mult0~507  ))
// \Mult0~511  = CARRY(( \Mult0~2105_sumout  ) + ( \Mult0~1757  ) + ( \Mult0~507  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1757 ),
	.datad(!\Mult0~2105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~507 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~510_sumout ),
	.cout(\Mult0~511 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~510 .extended_lut = "off";
defparam \Mult0~510 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~510 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N50
dffeas \reg_sum[60] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~510_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[60]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[60] .is_wysiwyg = "true";
defparam \reg_sum[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N18
cyclonev_lcell_comb \Mult0~3303 (
// Equation(s):
// \Mult0~3303_sumout  = SUM(( \Mult0~1300  ) + ( \Mult0~2937  ) + ( \Mult0~3300  ))
// \Mult0~3304  = CARRY(( \Mult0~1300  ) + ( \Mult0~2937  ) + ( \Mult0~3300  ))

	.dataa(!\Mult0~1300 ),
	.datab(gnd),
	.datac(!\Mult0~2937 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3300 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3303_sumout ),
	.cout(\Mult0~3304 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3303 .extended_lut = "off";
defparam \Mult0~3303 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~3303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N12
cyclonev_lcell_comb \Mult0~2109 (
// Equation(s):
// \Mult0~2109_sumout  = SUM(( GND ) + ( \Mult0~3303_sumout  ) + ( \Mult0~2106  ))
// \Mult0~2110  = CARRY(( GND ) + ( \Mult0~3303_sumout  ) + ( \Mult0~2106  ))

	.dataa(gnd),
	.datab(!\Mult0~3303_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2109_sumout ),
	.cout(\Mult0~2110 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2109 .extended_lut = "off";
defparam \Mult0~2109 .lut_mask = 64'h0000CCCC00000000;
defparam \Mult0~2109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N51
cyclonev_lcell_comb \Mult0~514 (
// Equation(s):
// \Mult0~514_sumout  = SUM(( \Mult0~1758  ) + ( \Mult0~2109_sumout  ) + ( \Mult0~511  ))
// \Mult0~515  = CARRY(( \Mult0~1758  ) + ( \Mult0~2109_sumout  ) + ( \Mult0~511  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2109_sumout ),
	.datad(!\Mult0~1758 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~511 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~514_sumout ),
	.cout(\Mult0~515 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~514 .extended_lut = "off";
defparam \Mult0~514 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N53
dffeas \reg_sum[61] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~514_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[61]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[61] .is_wysiwyg = "true";
defparam \reg_sum[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N21
cyclonev_lcell_comb \Mult0~3307 (
// Equation(s):
// \Mult0~3307_sumout  = SUM(( \Mult0~1301  ) + ( \Mult0~2938  ) + ( \Mult0~3304  ))
// \Mult0~3308  = CARRY(( \Mult0~1301  ) + ( \Mult0~2938  ) + ( \Mult0~3304  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2938 ),
	.datad(!\Mult0~1301 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3304 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3307_sumout ),
	.cout(\Mult0~3308 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3307 .extended_lut = "off";
defparam \Mult0~3307 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N15
cyclonev_lcell_comb \Mult0~2113 (
// Equation(s):
// \Mult0~2113_sumout  = SUM(( \Mult0~3307_sumout  ) + ( GND ) + ( \Mult0~2110  ))
// \Mult0~2114  = CARRY(( \Mult0~3307_sumout  ) + ( GND ) + ( \Mult0~2110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3307_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2113_sumout ),
	.cout(\Mult0~2114 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2113 .extended_lut = "off";
defparam \Mult0~2113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N54
cyclonev_lcell_comb \Mult0~518 (
// Equation(s):
// \Mult0~518_sumout  = SUM(( \Mult0~2113_sumout  ) + ( \Mult0~1759  ) + ( \Mult0~515  ))
// \Mult0~519  = CARRY(( \Mult0~2113_sumout  ) + ( \Mult0~1759  ) + ( \Mult0~515  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1759 ),
	.datad(!\Mult0~2113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~515 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~518_sumout ),
	.cout(\Mult0~519 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~518 .extended_lut = "off";
defparam \Mult0~518 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~518 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N55
dffeas \reg_sum[62] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~518_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[62]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[62] .is_wysiwyg = "true";
defparam \reg_sum[62] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y49_N0
cyclonev_mac \Mult0~4432 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~285_sumout ,\Add0~281_sumout ,\Add0~277_sumout ,\Add0~273_sumout ,\Add0~269_sumout ,\Add0~265_sumout ,\Add0~261_sumout ,\Add0~257_sumout ,\Add0~253_sumout }),
	.ay({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~4432_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~4432 .accumulate_clock = "none";
defparam \Mult0~4432 .ax_clock = "none";
defparam \Mult0~4432 .ax_width = 9;
defparam \Mult0~4432 .ay_scan_in_clock = "0";
defparam \Mult0~4432 .ay_scan_in_width = 14;
defparam \Mult0~4432 .ay_use_scan_in = "false";
defparam \Mult0~4432 .az_clock = "none";
defparam \Mult0~4432 .bx_clock = "none";
defparam \Mult0~4432 .by_clock = "none";
defparam \Mult0~4432 .by_use_scan_in = "false";
defparam \Mult0~4432 .bz_clock = "none";
defparam \Mult0~4432 .coef_a_0 = 0;
defparam \Mult0~4432 .coef_a_1 = 0;
defparam \Mult0~4432 .coef_a_2 = 0;
defparam \Mult0~4432 .coef_a_3 = 0;
defparam \Mult0~4432 .coef_a_4 = 0;
defparam \Mult0~4432 .coef_a_5 = 0;
defparam \Mult0~4432 .coef_a_6 = 0;
defparam \Mult0~4432 .coef_a_7 = 0;
defparam \Mult0~4432 .coef_b_0 = 0;
defparam \Mult0~4432 .coef_b_1 = 0;
defparam \Mult0~4432 .coef_b_2 = 0;
defparam \Mult0~4432 .coef_b_3 = 0;
defparam \Mult0~4432 .coef_b_4 = 0;
defparam \Mult0~4432 .coef_b_5 = 0;
defparam \Mult0~4432 .coef_b_6 = 0;
defparam \Mult0~4432 .coef_b_7 = 0;
defparam \Mult0~4432 .coef_sel_a_clock = "none";
defparam \Mult0~4432 .coef_sel_b_clock = "none";
defparam \Mult0~4432 .delay_scan_out_ay = "false";
defparam \Mult0~4432 .delay_scan_out_by = "false";
defparam \Mult0~4432 .enable_double_accum = "false";
defparam \Mult0~4432 .load_const_clock = "none";
defparam \Mult0~4432 .load_const_value = 0;
defparam \Mult0~4432 .mode_sub_location = 0;
defparam \Mult0~4432 .negate_clock = "none";
defparam \Mult0~4432 .operand_source_max = "input";
defparam \Mult0~4432 .operand_source_may = "input";
defparam \Mult0~4432 .operand_source_mbx = "input";
defparam \Mult0~4432 .operand_source_mby = "input";
defparam \Mult0~4432 .operation_mode = "m18x18_full";
defparam \Mult0~4432 .output_clock = "none";
defparam \Mult0~4432 .preadder_subtract_a = "false";
defparam \Mult0~4432 .preadder_subtract_b = "false";
defparam \Mult0~4432 .result_a_width = 64;
defparam \Mult0~4432 .signed_max = "false";
defparam \Mult0~4432 .signed_may = "false";
defparam \Mult0~4432 .signed_mbx = "false";
defparam \Mult0~4432 .signed_mby = "false";
defparam \Mult0~4432 .sub_clock = "none";
defparam \Mult0~4432 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N24
cyclonev_lcell_comb \Mult0~3311 (
// Equation(s):
// \Mult0~3311_sumout  = SUM(( \Mult0~2939  ) + ( \Mult0~4432_resulta  ) + ( \Mult0~3308  ))
// \Mult0~3312  = CARRY(( \Mult0~2939  ) + ( \Mult0~4432_resulta  ) + ( \Mult0~3308  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4432_resulta ),
	.datad(!\Mult0~2939 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3308 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3311_sumout ),
	.cout(\Mult0~3312 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3311 .extended_lut = "off";
defparam \Mult0~3311 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N18
cyclonev_lcell_comb \Mult0~2117 (
// Equation(s):
// \Mult0~2117_sumout  = SUM(( GND ) + ( \Mult0~3311_sumout  ) + ( \Mult0~2114  ))
// \Mult0~2118  = CARRY(( GND ) + ( \Mult0~3311_sumout  ) + ( \Mult0~2114  ))

	.dataa(gnd),
	.datab(!\Mult0~3311_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2117_sumout ),
	.cout(\Mult0~2118 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2117 .extended_lut = "off";
defparam \Mult0~2117 .lut_mask = 64'h0000CCCC00000000;
defparam \Mult0~2117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y44_N57
cyclonev_lcell_comb \Mult0~522 (
// Equation(s):
// \Mult0~522_sumout  = SUM(( \Mult0~2117_sumout  ) + ( \Mult0~1760  ) + ( \Mult0~519  ))
// \Mult0~523  = CARRY(( \Mult0~2117_sumout  ) + ( \Mult0~1760  ) + ( \Mult0~519  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1760 ),
	.datad(!\Mult0~2117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~519 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~522_sumout ),
	.cout(\Mult0~523 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~522 .extended_lut = "off";
defparam \Mult0~522 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~522 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y44_N59
dffeas \reg_sum[63] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~522_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[63]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[63] .is_wysiwyg = "true";
defparam \reg_sum[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N27
cyclonev_lcell_comb \Mult0~3315 (
// Equation(s):
// \Mult0~3315_sumout  = SUM(( \Mult0~4433  ) + ( \Mult0~2940  ) + ( \Mult0~3312  ))
// \Mult0~3316  = CARRY(( \Mult0~4433  ) + ( \Mult0~2940  ) + ( \Mult0~3312  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2940 ),
	.datad(!\Mult0~4433 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3312 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3315_sumout ),
	.cout(\Mult0~3316 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3315 .extended_lut = "off";
defparam \Mult0~3315 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N21
cyclonev_lcell_comb \Mult0~2121 (
// Equation(s):
// \Mult0~2121_sumout  = SUM(( \Mult0~3315_sumout  ) + ( GND ) + ( \Mult0~2118  ))
// \Mult0~2122  = CARRY(( \Mult0~3315_sumout  ) + ( GND ) + ( \Mult0~2118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3315_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2121_sumout ),
	.cout(\Mult0~2122 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2121 .extended_lut = "off";
defparam \Mult0~2121 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N0
cyclonev_lcell_comb \Mult0~526 (
// Equation(s):
// \Mult0~526_sumout  = SUM(( \Mult0~2121_sumout  ) + ( \Mult0~1761  ) + ( \Mult0~523  ))
// \Mult0~527  = CARRY(( \Mult0~2121_sumout  ) + ( \Mult0~1761  ) + ( \Mult0~523  ))

	.dataa(gnd),
	.datab(!\Mult0~1761 ),
	.datac(gnd),
	.datad(!\Mult0~2121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~523 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~526_sumout ),
	.cout(\Mult0~527 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~526 .extended_lut = "off";
defparam \Mult0~526 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~526 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N1
dffeas \reg_sum[64] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~526_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[64]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[64] .is_wysiwyg = "true";
defparam \reg_sum[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N30
cyclonev_lcell_comb \Mult0~3319 (
// Equation(s):
// \Mult0~3319_sumout  = SUM(( \Mult0~4434  ) + ( \Mult0~2941  ) + ( \Mult0~3316  ))
// \Mult0~3320  = CARRY(( \Mult0~4434  ) + ( \Mult0~2941  ) + ( \Mult0~3316  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2941 ),
	.datad(!\Mult0~4434 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3316 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3319_sumout ),
	.cout(\Mult0~3320 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3319 .extended_lut = "off";
defparam \Mult0~3319 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N24
cyclonev_lcell_comb \Mult0~2125 (
// Equation(s):
// \Mult0~2125_sumout  = SUM(( GND ) + ( \Mult0~3319_sumout  ) + ( \Mult0~2122  ))
// \Mult0~2126  = CARRY(( GND ) + ( \Mult0~3319_sumout  ) + ( \Mult0~2122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3319_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2125_sumout ),
	.cout(\Mult0~2126 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2125 .extended_lut = "off";
defparam \Mult0~2125 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N3
cyclonev_lcell_comb \Mult0~530 (
// Equation(s):
// \Mult0~530_sumout  = SUM(( \Mult0~1762  ) + ( \Mult0~2125_sumout  ) + ( \Mult0~527  ))
// \Mult0~531  = CARRY(( \Mult0~1762  ) + ( \Mult0~2125_sumout  ) + ( \Mult0~527  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2125_sumout ),
	.datad(!\Mult0~1762 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~527 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~530_sumout ),
	.cout(\Mult0~531 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~530 .extended_lut = "off";
defparam \Mult0~530 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N5
dffeas \reg_sum[65] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~530_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[65]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[65] .is_wysiwyg = "true";
defparam \reg_sum[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N33
cyclonev_lcell_comb \Mult0~3323 (
// Equation(s):
// \Mult0~3323_sumout  = SUM(( \Mult0~2942  ) + ( \Mult0~4435  ) + ( \Mult0~3320  ))
// \Mult0~3324  = CARRY(( \Mult0~2942  ) + ( \Mult0~4435  ) + ( \Mult0~3320  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4435 ),
	.datad(!\Mult0~2942 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3320 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3323_sumout ),
	.cout(\Mult0~3324 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3323 .extended_lut = "off";
defparam \Mult0~3323 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N27
cyclonev_lcell_comb \Mult0~2129 (
// Equation(s):
// \Mult0~2129_sumout  = SUM(( GND ) + ( \Mult0~3323_sumout  ) + ( \Mult0~2126  ))
// \Mult0~2130  = CARRY(( GND ) + ( \Mult0~3323_sumout  ) + ( \Mult0~2126  ))

	.dataa(!\Mult0~3323_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2129_sumout ),
	.cout(\Mult0~2130 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2129 .extended_lut = "off";
defparam \Mult0~2129 .lut_mask = 64'h0000AAAA00000000;
defparam \Mult0~2129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N6
cyclonev_lcell_comb \Mult0~534 (
// Equation(s):
// \Mult0~534_sumout  = SUM(( \Mult0~1763  ) + ( \Mult0~2129_sumout  ) + ( \Mult0~531  ))
// \Mult0~535  = CARRY(( \Mult0~1763  ) + ( \Mult0~2129_sumout  ) + ( \Mult0~531  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2129_sumout ),
	.datad(!\Mult0~1763 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~531 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~534_sumout ),
	.cout(\Mult0~535 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~534 .extended_lut = "off";
defparam \Mult0~534 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~534 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N7
dffeas \reg_sum[66] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~534_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[66]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[66] .is_wysiwyg = "true";
defparam \reg_sum[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N36
cyclonev_lcell_comb \Mult0~3327 (
// Equation(s):
// \Mult0~3327_sumout  = SUM(( \Mult0~4436  ) + ( \Mult0~2943  ) + ( \Mult0~3324  ))
// \Mult0~3328  = CARRY(( \Mult0~4436  ) + ( \Mult0~2943  ) + ( \Mult0~3324  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2943 ),
	.datad(!\Mult0~4436 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3324 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3327_sumout ),
	.cout(\Mult0~3328 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3327 .extended_lut = "off";
defparam \Mult0~3327 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N30
cyclonev_lcell_comb \Mult0~2133 (
// Equation(s):
// \Mult0~2133_sumout  = SUM(( \Mult0~3327_sumout  ) + ( GND ) + ( \Mult0~2130  ))
// \Mult0~2134  = CARRY(( \Mult0~3327_sumout  ) + ( GND ) + ( \Mult0~2130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3327_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2133_sumout ),
	.cout(\Mult0~2134 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2133 .extended_lut = "off";
defparam \Mult0~2133 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N9
cyclonev_lcell_comb \Mult0~538 (
// Equation(s):
// \Mult0~538_sumout  = SUM(( \Mult0~2133_sumout  ) + ( \Mult0~1764  ) + ( \Mult0~535  ))
// \Mult0~539  = CARRY(( \Mult0~2133_sumout  ) + ( \Mult0~1764  ) + ( \Mult0~535  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1764 ),
	.datad(!\Mult0~2133_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~535 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~538_sumout ),
	.cout(\Mult0~539 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~538 .extended_lut = "off";
defparam \Mult0~538 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~538 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N11
dffeas \reg_sum[67] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~538_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[67]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[67] .is_wysiwyg = "true";
defparam \reg_sum[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N39
cyclonev_lcell_comb \Mult0~3331 (
// Equation(s):
// \Mult0~3331_sumout  = SUM(( \Mult0~2944  ) + ( \Mult0~4437  ) + ( \Mult0~3328  ))
// \Mult0~3332  = CARRY(( \Mult0~2944  ) + ( \Mult0~4437  ) + ( \Mult0~3328  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4437 ),
	.datad(!\Mult0~2944 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3328 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3331_sumout ),
	.cout(\Mult0~3332 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3331 .extended_lut = "off";
defparam \Mult0~3331 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N33
cyclonev_lcell_comb \Mult0~2137 (
// Equation(s):
// \Mult0~2137_sumout  = SUM(( \Mult0~3331_sumout  ) + ( GND ) + ( \Mult0~2134  ))
// \Mult0~2138  = CARRY(( \Mult0~3331_sumout  ) + ( GND ) + ( \Mult0~2134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3331_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2137_sumout ),
	.cout(\Mult0~2138 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2137 .extended_lut = "off";
defparam \Mult0~2137 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N12
cyclonev_lcell_comb \Mult0~542 (
// Equation(s):
// \Mult0~542_sumout  = SUM(( \Mult0~1765  ) + ( \Mult0~2137_sumout  ) + ( \Mult0~539  ))
// \Mult0~543  = CARRY(( \Mult0~1765  ) + ( \Mult0~2137_sumout  ) + ( \Mult0~539  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2137_sumout ),
	.datad(!\Mult0~1765 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~539 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~542_sumout ),
	.cout(\Mult0~543 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~542 .extended_lut = "off";
defparam \Mult0~542 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N13
dffeas \reg_sum[68] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~542_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[68]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[68] .is_wysiwyg = "true";
defparam \reg_sum[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N42
cyclonev_lcell_comb \Mult0~3335 (
// Equation(s):
// \Mult0~3335_sumout  = SUM(( \Mult0~4438  ) + ( \Mult0~2945  ) + ( \Mult0~3332  ))
// \Mult0~3336  = CARRY(( \Mult0~4438  ) + ( \Mult0~2945  ) + ( \Mult0~3332  ))

	.dataa(gnd),
	.datab(!\Mult0~2945 ),
	.datac(gnd),
	.datad(!\Mult0~4438 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3332 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3335_sumout ),
	.cout(\Mult0~3336 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3335 .extended_lut = "off";
defparam \Mult0~3335 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~3335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N36
cyclonev_lcell_comb \Mult0~2141 (
// Equation(s):
// \Mult0~2141_sumout  = SUM(( \Mult0~3335_sumout  ) + ( GND ) + ( \Mult0~2138  ))
// \Mult0~2142  = CARRY(( \Mult0~3335_sumout  ) + ( GND ) + ( \Mult0~2138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3335_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2141_sumout ),
	.cout(\Mult0~2142 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2141 .extended_lut = "off";
defparam \Mult0~2141 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N15
cyclonev_lcell_comb \Mult0~546 (
// Equation(s):
// \Mult0~546_sumout  = SUM(( \Mult0~2141_sumout  ) + ( \Mult0~1766  ) + ( \Mult0~543  ))
// \Mult0~547  = CARRY(( \Mult0~2141_sumout  ) + ( \Mult0~1766  ) + ( \Mult0~543  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1766 ),
	.datad(!\Mult0~2141_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~543 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~546_sumout ),
	.cout(\Mult0~547 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~546 .extended_lut = "off";
defparam \Mult0~546 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~546 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N17
dffeas \reg_sum[69] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~546_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[69]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[69] .is_wysiwyg = "true";
defparam \reg_sum[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N45
cyclonev_lcell_comb \Mult0~3339 (
// Equation(s):
// \Mult0~3339_sumout  = SUM(( \Mult0~2946  ) + ( \Mult0~4439  ) + ( \Mult0~3336  ))
// \Mult0~3340  = CARRY(( \Mult0~2946  ) + ( \Mult0~4439  ) + ( \Mult0~3336  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4439 ),
	.datad(!\Mult0~2946 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3336 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3339_sumout ),
	.cout(\Mult0~3340 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3339 .extended_lut = "off";
defparam \Mult0~3339 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N39
cyclonev_lcell_comb \Mult0~2145 (
// Equation(s):
// \Mult0~2145_sumout  = SUM(( \Mult0~3339_sumout  ) + ( GND ) + ( \Mult0~2142  ))
// \Mult0~2146  = CARRY(( \Mult0~3339_sumout  ) + ( GND ) + ( \Mult0~2142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3339_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2145_sumout ),
	.cout(\Mult0~2146 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2145 .extended_lut = "off";
defparam \Mult0~2145 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N18
cyclonev_lcell_comb \Mult0~550 (
// Equation(s):
// \Mult0~550_sumout  = SUM(( \Mult0~1767  ) + ( \Mult0~2145_sumout  ) + ( \Mult0~547  ))
// \Mult0~551  = CARRY(( \Mult0~1767  ) + ( \Mult0~2145_sumout  ) + ( \Mult0~547  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2145_sumout ),
	.datad(!\Mult0~1767 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~547 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~550_sumout ),
	.cout(\Mult0~551 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~550 .extended_lut = "off";
defparam \Mult0~550 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N20
dffeas \reg_sum[70] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~550_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[70]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[70] .is_wysiwyg = "true";
defparam \reg_sum[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N48
cyclonev_lcell_comb \Mult0~3343 (
// Equation(s):
// \Mult0~3343_sumout  = SUM(( \Mult0~4440  ) + ( \Mult0~2947  ) + ( \Mult0~3340  ))
// \Mult0~3344  = CARRY(( \Mult0~4440  ) + ( \Mult0~2947  ) + ( \Mult0~3340  ))

	.dataa(gnd),
	.datab(!\Mult0~2947 ),
	.datac(!\Mult0~4440 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3340 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3343_sumout ),
	.cout(\Mult0~3344 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3343 .extended_lut = "off";
defparam \Mult0~3343 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~3343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N42
cyclonev_lcell_comb \Mult0~2149 (
// Equation(s):
// \Mult0~2149_sumout  = SUM(( \Mult0~3343_sumout  ) + ( GND ) + ( \Mult0~2146  ))
// \Mult0~2150  = CARRY(( \Mult0~3343_sumout  ) + ( GND ) + ( \Mult0~2146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3343_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2149_sumout ),
	.cout(\Mult0~2150 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2149 .extended_lut = "off";
defparam \Mult0~2149 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N21
cyclonev_lcell_comb \Mult0~554 (
// Equation(s):
// \Mult0~554_sumout  = SUM(( \Mult0~2149_sumout  ) + ( \Mult0~1768  ) + ( \Mult0~551  ))
// \Mult0~555  = CARRY(( \Mult0~2149_sumout  ) + ( \Mult0~1768  ) + ( \Mult0~551  ))

	.dataa(!\Mult0~1768 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2149_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~551 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~554_sumout ),
	.cout(\Mult0~555 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~554 .extended_lut = "off";
defparam \Mult0~554 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~554 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N22
dffeas \reg_sum[71] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~554_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[71]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[71] .is_wysiwyg = "true";
defparam \reg_sum[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N12
cyclonev_io_ibuf \B[72]~input (
	.i(B[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[72]~input0 ));
// synopsys translate_off
defparam \B[72]~input .bus_hold = "false";
defparam \B[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N39
cyclonev_lcell_comb \reg_B[72]~feeder (
// Equation(s):
// \reg_B[72]~feeder_combout  = ( \B[72]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[72]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[72]~feeder .extended_lut = "off";
defparam \reg_B[72]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N40
dffeas \reg_B[72] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[72]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[72] .is_wysiwyg = "true";
defparam \reg_B[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N33
cyclonev_io_ibuf \A[72]~input (
	.i(A[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[72]~input0 ));
// synopsys translate_off
defparam \A[72]~input .bus_hold = "false";
defparam \A[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y47_N22
dffeas \reg_A[72] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[72]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[72]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[72] .is_wysiwyg = "true";
defparam \reg_A[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N6
cyclonev_lcell_comb \Add0~289 (
// Equation(s):
// \Add0~289_sumout  = SUM(( reg_A[72] ) + ( reg_B[72] ) + ( \Add0~250  ))
// \Add0~290  = CARRY(( reg_A[72] ) + ( reg_B[72] ) + ( \Add0~250  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[72]),
	.datad(!reg_A[72]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~289_sumout ),
	.cout(\Add0~290 ),
	.shareout());
// synopsys translate_off
defparam \Add0~289 .extended_lut = "off";
defparam \Add0~289 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N15
cyclonev_io_ibuf \A[73]~input (
	.i(A[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[73]~input0 ));
// synopsys translate_off
defparam \A[73]~input .bus_hold = "false";
defparam \A[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y47_N37
dffeas \reg_A[73] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[73]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[73]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[73] .is_wysiwyg = "true";
defparam \reg_A[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N18
cyclonev_io_ibuf \B[73]~input (
	.i(B[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[73]~input0 ));
// synopsys translate_off
defparam \B[73]~input .bus_hold = "false";
defparam \B[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y47_N16
dffeas \reg_B[73] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[73]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[73]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[73] .is_wysiwyg = "true";
defparam \reg_B[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N9
cyclonev_lcell_comb \Add0~293 (
// Equation(s):
// \Add0~293_sumout  = SUM(( reg_A[73] ) + ( reg_B[73] ) + ( \Add0~290  ))
// \Add0~294  = CARRY(( reg_A[73] ) + ( reg_B[73] ) + ( \Add0~290  ))

	.dataa(!reg_A[73]),
	.datab(gnd),
	.datac(!reg_B[73]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~290 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~293_sumout ),
	.cout(\Add0~294 ),
	.shareout());
// synopsys translate_off
defparam \Add0~293 .extended_lut = "off";
defparam \Add0~293 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N24
cyclonev_io_ibuf \B[74]~input (
	.i(B[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[74]~input0 ));
// synopsys translate_off
defparam \B[74]~input .bus_hold = "false";
defparam \B[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y47_N26
dffeas \reg_B[74] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[74]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[74]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[74] .is_wysiwyg = "true";
defparam \reg_B[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N21
cyclonev_io_ibuf \A[74]~input (
	.i(A[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[74]~input0 ));
// synopsys translate_off
defparam \A[74]~input .bus_hold = "false";
defparam \A[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N30
cyclonev_lcell_comb \reg_A[74]~feeder (
// Equation(s):
// \reg_A[74]~feeder_combout  = ( \A[74]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[74]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[74]~feeder .extended_lut = "off";
defparam \reg_A[74]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N31
dffeas \reg_A[74] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[74]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[74] .is_wysiwyg = "true";
defparam \reg_A[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N12
cyclonev_lcell_comb \Add0~297 (
// Equation(s):
// \Add0~297_sumout  = SUM(( reg_B[74] ) + ( reg_A[74] ) + ( \Add0~294  ))
// \Add0~298  = CARRY(( reg_B[74] ) + ( reg_A[74] ) + ( \Add0~294  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[74]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_A[74]),
	.datag(gnd),
	.cin(\Add0~294 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~297_sumout ),
	.cout(\Add0~298 ),
	.shareout());
// synopsys translate_off
defparam \Add0~297 .extended_lut = "off";
defparam \Add0~297 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N27
cyclonev_io_ibuf \A[75]~input (
	.i(A[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[75]~input0 ));
// synopsys translate_off
defparam \A[75]~input .bus_hold = "false";
defparam \A[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y47_N35
dffeas \reg_A[75] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[75]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[75]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[75] .is_wysiwyg = "true";
defparam \reg_A[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N6
cyclonev_io_ibuf \B[75]~input (
	.i(B[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[75]~input0 ));
// synopsys translate_off
defparam \B[75]~input .bus_hold = "false";
defparam \B[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N48
cyclonev_lcell_comb \reg_B[75]~feeder (
// Equation(s):
// \reg_B[75]~feeder_combout  = ( \B[75]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[75]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[75]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[75]~feeder .extended_lut = "off";
defparam \reg_B[75]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[75]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N49
dffeas \reg_B[75] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[75]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[75] .is_wysiwyg = "true";
defparam \reg_B[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N15
cyclonev_lcell_comb \Add0~301 (
// Equation(s):
// \Add0~301_sumout  = SUM(( reg_B[75] ) + ( reg_A[75] ) + ( \Add0~298  ))
// \Add0~302  = CARRY(( reg_B[75] ) + ( reg_A[75] ) + ( \Add0~298  ))

	.dataa(!reg_A[75]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_B[75]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~298 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~301_sumout ),
	.cout(\Add0~302 ),
	.shareout());
// synopsys translate_off
defparam \Add0~301 .extended_lut = "off";
defparam \Add0~301 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N9
cyclonev_io_ibuf \A[76]~input (
	.i(A[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[76]~input0 ));
// synopsys translate_off
defparam \A[76]~input .bus_hold = "false";
defparam \A[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y47_N17
dffeas \reg_A[76] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[76]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[76]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[76] .is_wysiwyg = "true";
defparam \reg_A[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N48
cyclonev_io_ibuf \B[76]~input (
	.i(B[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[76]~input0 ));
// synopsys translate_off
defparam \B[76]~input .bus_hold = "false";
defparam \B[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N42
cyclonev_lcell_comb \reg_B[76]~feeder (
// Equation(s):
// \reg_B[76]~feeder_combout  = ( \B[76]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[76]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[76]~feeder .extended_lut = "off";
defparam \reg_B[76]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N43
dffeas \reg_B[76] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[76]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[76] .is_wysiwyg = "true";
defparam \reg_B[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N18
cyclonev_lcell_comb \Add0~305 (
// Equation(s):
// \Add0~305_sumout  = SUM(( reg_B[76] ) + ( reg_A[76] ) + ( \Add0~302  ))
// \Add0~306  = CARRY(( reg_B[76] ) + ( reg_A[76] ) + ( \Add0~302  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[76]),
	.datad(!reg_B[76]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~302 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~305_sumout ),
	.cout(\Add0~306 ),
	.shareout());
// synopsys translate_off
defparam \Add0~305 .extended_lut = "off";
defparam \Add0~305 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N51
cyclonev_io_ibuf \A[77]~input (
	.i(A[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[77]~input0 ));
// synopsys translate_off
defparam \A[77]~input .bus_hold = "false";
defparam \A[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N24
cyclonev_lcell_comb \reg_A[77]~feeder (
// Equation(s):
// \reg_A[77]~feeder_combout  = ( \A[77]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[77]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[77]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[77]~feeder .extended_lut = "off";
defparam \reg_A[77]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[77]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N25
dffeas \reg_A[77] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[77]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[77] .is_wysiwyg = "true";
defparam \reg_A[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N54
cyclonev_io_ibuf \B[77]~input (
	.i(B[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[77]~input0 ));
// synopsys translate_off
defparam \B[77]~input .bus_hold = "false";
defparam \B[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y47_N34
dffeas \reg_B[77] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[77]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[77]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[77] .is_wysiwyg = "true";
defparam \reg_B[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N21
cyclonev_lcell_comb \Add0~309 (
// Equation(s):
// \Add0~309_sumout  = SUM(( reg_B[77] ) + ( reg_A[77] ) + ( \Add0~306  ))
// \Add0~310  = CARRY(( reg_B[77] ) + ( reg_A[77] ) + ( \Add0~306  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[77]),
	.datad(!reg_B[77]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~306 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~309_sumout ),
	.cout(\Add0~310 ),
	.shareout());
// synopsys translate_off
defparam \Add0~309 .extended_lut = "off";
defparam \Add0~309 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N57
cyclonev_io_ibuf \A[78]~input (
	.i(A[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[78]~input0 ));
// synopsys translate_off
defparam \A[78]~input .bus_hold = "false";
defparam \A[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N27
cyclonev_lcell_comb \reg_A[78]~feeder (
// Equation(s):
// \reg_A[78]~feeder_combout  = ( \A[78]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[78]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[78]~feeder .extended_lut = "off";
defparam \reg_A[78]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y47_N28
dffeas \reg_A[78] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[78]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[78] .is_wysiwyg = "true";
defparam \reg_A[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N0
cyclonev_io_ibuf \B[78]~input (
	.i(B[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[78]~input0 ));
// synopsys translate_off
defparam \B[78]~input .bus_hold = "false";
defparam \B[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y47_N55
dffeas \reg_B[78] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[78]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[78]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[78] .is_wysiwyg = "true";
defparam \reg_B[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N24
cyclonev_lcell_comb \Add0~313 (
// Equation(s):
// \Add0~313_sumout  = SUM(( reg_A[78] ) + ( reg_B[78] ) + ( \Add0~310  ))
// \Add0~314  = CARRY(( reg_A[78] ) + ( reg_B[78] ) + ( \Add0~310  ))

	.dataa(gnd),
	.datab(!reg_A[78]),
	.datac(!reg_B[78]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~310 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~313_sumout ),
	.cout(\Add0~314 ),
	.shareout());
// synopsys translate_off
defparam \Add0~313 .extended_lut = "off";
defparam \Add0~313 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N42
cyclonev_io_ibuf \B[79]~input (
	.i(B[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[79]~input0 ));
// synopsys translate_off
defparam \B[79]~input .bus_hold = "false";
defparam \B[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N18
cyclonev_lcell_comb \reg_B[79]~feeder (
// Equation(s):
// \reg_B[79]~feeder_combout  = ( \B[79]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[79]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[79]~feeder .extended_lut = "off";
defparam \reg_B[79]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N19
dffeas \reg_B[79] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[79]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[79] .is_wysiwyg = "true";
defparam \reg_B[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N3
cyclonev_io_ibuf \A[79]~input (
	.i(A[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[79]~input0 ));
// synopsys translate_off
defparam \A[79]~input .bus_hold = "false";
defparam \A[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N6
cyclonev_lcell_comb \reg_A[79]~feeder (
// Equation(s):
// \reg_A[79]~feeder_combout  = ( \A[79]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[79]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[79]~feeder .extended_lut = "off";
defparam \reg_A[79]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y47_N7
dffeas \reg_A[79] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[79]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[79] .is_wysiwyg = "true";
defparam \reg_A[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N27
cyclonev_lcell_comb \Add0~317 (
// Equation(s):
// \Add0~317_sumout  = SUM(( reg_A[79] ) + ( reg_B[79] ) + ( \Add0~314  ))
// \Add0~318  = CARRY(( reg_A[79] ) + ( reg_B[79] ) + ( \Add0~314  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[79]),
	.datad(!reg_A[79]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~314 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~317_sumout ),
	.cout(\Add0~318 ),
	.shareout());
// synopsys translate_off
defparam \Add0~317 .extended_lut = "off";
defparam \Add0~317 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N36
cyclonev_io_ibuf \B[80]~input (
	.i(B[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[80]~input0 ));
// synopsys translate_off
defparam \B[80]~input .bus_hold = "false";
defparam \B[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y47_N41
dffeas \reg_B[80] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[80]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[80]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[80] .is_wysiwyg = "true";
defparam \reg_B[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N45
cyclonev_io_ibuf \A[80]~input (
	.i(A[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[80]~input0 ));
// synopsys translate_off
defparam \A[80]~input .bus_hold = "false";
defparam \A[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N12
cyclonev_lcell_comb \reg_A[80]~feeder (
// Equation(s):
// \reg_A[80]~feeder_combout  = ( \A[80]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[80]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[80]~feeder .extended_lut = "off";
defparam \reg_A[80]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y47_N13
dffeas \reg_A[80] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[80]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[80] .is_wysiwyg = "true";
defparam \reg_A[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N30
cyclonev_lcell_comb \Add0~321 (
// Equation(s):
// \Add0~321_sumout  = SUM(( reg_A[80] ) + ( reg_B[80] ) + ( \Add0~318  ))
// \Add0~322  = CARRY(( reg_A[80] ) + ( reg_B[80] ) + ( \Add0~318  ))

	.dataa(gnd),
	.datab(!reg_B[80]),
	.datac(gnd),
	.datad(!reg_A[80]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~318 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~321_sumout ),
	.cout(\Add0~322 ),
	.shareout());
// synopsys translate_off
defparam \Add0~321 .extended_lut = "off";
defparam \Add0~321 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~321 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y45_N0
cyclonev_mac \Mult0~3358 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 }),
	.ay({\Add0~249_sumout ,\Add0~245_sumout ,\Add0~241_sumout ,\Add0~237_sumout ,\Add0~233_sumout ,\Add0~229_sumout ,\Add0~225_sumout ,\Add0~221_sumout ,\Add0~217_sumout ,\Add0~213_sumout ,\Add0~209_sumout ,\Add0~205_sumout ,\Add0~201_sumout ,\Add0~197_sumout ,\Add0~193_sumout ,
\Add0~189_sumout ,\Add0~185_sumout ,\Add0~181_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({\Add0~321_sumout ,\Add0~317_sumout ,\Add0~313_sumout ,\Add0~309_sumout ,\Add0~305_sumout ,\Add0~301_sumout ,\Add0~297_sumout ,\Add0~293_sumout ,\Add0~289_sumout }),
	.by({\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~3358_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~3358 .accumulate_clock = "none";
defparam \Mult0~3358 .ax_clock = "0";
defparam \Mult0~3358 .ax_width = 14;
defparam \Mult0~3358 .ay_scan_in_clock = "none";
defparam \Mult0~3358 .ay_scan_in_width = 18;
defparam \Mult0~3358 .ay_use_scan_in = "false";
defparam \Mult0~3358 .az_clock = "none";
defparam \Mult0~3358 .bx_clock = "none";
defparam \Mult0~3358 .bx_width = 9;
defparam \Mult0~3358 .by_clock = "0";
defparam \Mult0~3358 .by_use_scan_in = "false";
defparam \Mult0~3358 .by_width = 18;
defparam \Mult0~3358 .bz_clock = "none";
defparam \Mult0~3358 .coef_a_0 = 0;
defparam \Mult0~3358 .coef_a_1 = 0;
defparam \Mult0~3358 .coef_a_2 = 0;
defparam \Mult0~3358 .coef_a_3 = 0;
defparam \Mult0~3358 .coef_a_4 = 0;
defparam \Mult0~3358 .coef_a_5 = 0;
defparam \Mult0~3358 .coef_a_6 = 0;
defparam \Mult0~3358 .coef_a_7 = 0;
defparam \Mult0~3358 .coef_b_0 = 0;
defparam \Mult0~3358 .coef_b_1 = 0;
defparam \Mult0~3358 .coef_b_2 = 0;
defparam \Mult0~3358 .coef_b_3 = 0;
defparam \Mult0~3358 .coef_b_4 = 0;
defparam \Mult0~3358 .coef_b_5 = 0;
defparam \Mult0~3358 .coef_b_6 = 0;
defparam \Mult0~3358 .coef_b_7 = 0;
defparam \Mult0~3358 .coef_sel_a_clock = "none";
defparam \Mult0~3358 .coef_sel_b_clock = "none";
defparam \Mult0~3358 .delay_scan_out_ay = "false";
defparam \Mult0~3358 .delay_scan_out_by = "false";
defparam \Mult0~3358 .enable_double_accum = "false";
defparam \Mult0~3358 .load_const_clock = "none";
defparam \Mult0~3358 .load_const_value = 0;
defparam \Mult0~3358 .mode_sub_location = 0;
defparam \Mult0~3358 .negate_clock = "none";
defparam \Mult0~3358 .operand_source_max = "input";
defparam \Mult0~3358 .operand_source_may = "input";
defparam \Mult0~3358 .operand_source_mbx = "input";
defparam \Mult0~3358 .operand_source_mby = "input";
defparam \Mult0~3358 .operation_mode = "m18x18_sumof2";
defparam \Mult0~3358 .output_clock = "none";
defparam \Mult0~3358 .preadder_subtract_a = "false";
defparam \Mult0~3358 .preadder_subtract_b = "false";
defparam \Mult0~3358 .result_a_width = 64;
defparam \Mult0~3358 .signed_max = "false";
defparam \Mult0~3358 .signed_may = "false";
defparam \Mult0~3358 .signed_mbx = "false";
defparam \Mult0~3358 .signed_mby = "false";
defparam \Mult0~3358 .sub_clock = "none";
defparam \Mult0~3358 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N30
cyclonev_lcell_comb \Mult0~2157 (
// Equation(s):
// \Mult0~2157_sumout  = SUM(( \Mult0~3358_resulta  ) + ( \Mult0~1769  ) + ( !VCC ))
// \Mult0~2158  = CARRY(( \Mult0~3358_resulta  ) + ( \Mult0~1769  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1769 ),
	.datad(!\Mult0~3358_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2157_sumout ),
	.cout(\Mult0~2158 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2157 .extended_lut = "off";
defparam \Mult0~2157 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N51
cyclonev_lcell_comb \Mult0~3347 (
// Equation(s):
// \Mult0~3347_sumout  = SUM(( \Mult0~4441  ) + ( \Mult0~2948  ) + ( \Mult0~3344  ))
// \Mult0~3348  = CARRY(( \Mult0~4441  ) + ( \Mult0~2948  ) + ( \Mult0~3344  ))

	.dataa(!\Mult0~2948 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4441 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3344 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3347_sumout ),
	.cout(\Mult0~3348 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3347 .extended_lut = "off";
defparam \Mult0~3347 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~3347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N45
cyclonev_lcell_comb \Mult0~2153 (
// Equation(s):
// \Mult0~2153_sumout  = SUM(( GND ) + ( \Mult0~3347_sumout  ) + ( \Mult0~2150  ))
// \Mult0~2154  = CARRY(( GND ) + ( \Mult0~3347_sumout  ) + ( \Mult0~2150  ))

	.dataa(!\Mult0~3347_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2153_sumout ),
	.cout(\Mult0~2154 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2153 .extended_lut = "off";
defparam \Mult0~2153 .lut_mask = 64'h0000AAAA00000000;
defparam \Mult0~2153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N24
cyclonev_lcell_comb \Mult0~558 (
// Equation(s):
// \Mult0~558_sumout  = SUM(( \Mult0~2153_sumout  ) + ( \Mult0~2157_sumout  ) + ( \Mult0~555  ))
// \Mult0~559  = CARRY(( \Mult0~2153_sumout  ) + ( \Mult0~2157_sumout  ) + ( \Mult0~555  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2157_sumout ),
	.datad(!\Mult0~2153_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~555 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~558_sumout ),
	.cout(\Mult0~559 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~558 .extended_lut = "off";
defparam \Mult0~558 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N25
dffeas \reg_sum[72] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~558_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[72]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[72] .is_wysiwyg = "true";
defparam \reg_sum[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N33
cyclonev_lcell_comb \Mult0~2165 (
// Equation(s):
// \Mult0~2165_sumout  = SUM(( \Mult0~3359  ) + ( \Mult0~1770  ) + ( \Mult0~2158  ))
// \Mult0~2166  = CARRY(( \Mult0~3359  ) + ( \Mult0~1770  ) + ( \Mult0~2158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1770 ),
	.datad(!\Mult0~3359 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2165_sumout ),
	.cout(\Mult0~2166 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2165 .extended_lut = "off";
defparam \Mult0~2165 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N54
cyclonev_lcell_comb \Mult0~3692 (
// Equation(s):
// \Mult0~3692_sumout  = SUM(( \Mult0~4442  ) + ( \Mult0~2949  ) + ( \Mult0~3348  ))
// \Mult0~3693  = CARRY(( \Mult0~4442  ) + ( \Mult0~2949  ) + ( \Mult0~3348  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2949 ),
	.datad(!\Mult0~4442 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3348 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3692_sumout ),
	.cout(\Mult0~3693 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3692 .extended_lut = "off";
defparam \Mult0~3692 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3692 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N48
cyclonev_lcell_comb \Mult0~2161 (
// Equation(s):
// \Mult0~2161_sumout  = SUM(( \Mult0~3692_sumout  ) + ( GND ) + ( \Mult0~2154  ))
// \Mult0~2162  = CARRY(( \Mult0~3692_sumout  ) + ( GND ) + ( \Mult0~2154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3692_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2161_sumout ),
	.cout(\Mult0~2162 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2161 .extended_lut = "off";
defparam \Mult0~2161 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N27
cyclonev_lcell_comb \Mult0~562 (
// Equation(s):
// \Mult0~562_sumout  = SUM(( \Mult0~2161_sumout  ) + ( \Mult0~2165_sumout  ) + ( \Mult0~559  ))
// \Mult0~563  = CARRY(( \Mult0~2161_sumout  ) + ( \Mult0~2165_sumout  ) + ( \Mult0~559  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2165_sumout ),
	.datad(!\Mult0~2161_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~559 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~562_sumout ),
	.cout(\Mult0~563 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~562 .extended_lut = "off";
defparam \Mult0~562 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~562 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N28
dffeas \reg_sum[73] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~562_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[73]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[73] .is_wysiwyg = "true";
defparam \reg_sum[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N36
cyclonev_lcell_comb \Mult0~2173 (
// Equation(s):
// \Mult0~2173_sumout  = SUM(( \Mult0~1771  ) + ( \Mult0~3360  ) + ( \Mult0~2166  ))
// \Mult0~2174  = CARRY(( \Mult0~1771  ) + ( \Mult0~3360  ) + ( \Mult0~2166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3360 ),
	.datad(!\Mult0~1771 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2173_sumout ),
	.cout(\Mult0~2174 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2173 .extended_lut = "off";
defparam \Mult0~2173 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N57
cyclonev_lcell_comb \Mult0~3696 (
// Equation(s):
// \Mult0~3696_sumout  = SUM(( \Mult0~2950  ) + ( \Mult0~4443  ) + ( \Mult0~3693  ))
// \Mult0~3697  = CARRY(( \Mult0~2950  ) + ( \Mult0~4443  ) + ( \Mult0~3693  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4443 ),
	.datad(!\Mult0~2950 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3693 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3696_sumout ),
	.cout(\Mult0~3697 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3696 .extended_lut = "off";
defparam \Mult0~3696 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3696 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N51
cyclonev_lcell_comb \Mult0~2169 (
// Equation(s):
// \Mult0~2169_sumout  = SUM(( \Mult0~3696_sumout  ) + ( GND ) + ( \Mult0~2162  ))
// \Mult0~2170  = CARRY(( \Mult0~3696_sumout  ) + ( GND ) + ( \Mult0~2162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3696_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2169_sumout ),
	.cout(\Mult0~2170 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2169 .extended_lut = "off";
defparam \Mult0~2169 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N30
cyclonev_lcell_comb \Mult0~566 (
// Equation(s):
// \Mult0~566_sumout  = SUM(( \Mult0~2169_sumout  ) + ( \Mult0~2173_sumout  ) + ( \Mult0~563  ))
// \Mult0~567  = CARRY(( \Mult0~2169_sumout  ) + ( \Mult0~2173_sumout  ) + ( \Mult0~563  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2173_sumout ),
	.datad(!\Mult0~2169_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~563 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~566_sumout ),
	.cout(\Mult0~567 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~566 .extended_lut = "off";
defparam \Mult0~566 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N31
dffeas \reg_sum[74] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~566_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[74]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[74] .is_wysiwyg = "true";
defparam \reg_sum[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N39
cyclonev_lcell_comb \Mult0~2181 (
// Equation(s):
// \Mult0~2181_sumout  = SUM(( \Mult0~3361  ) + ( \Mult0~1772  ) + ( \Mult0~2174  ))
// \Mult0~2182  = CARRY(( \Mult0~3361  ) + ( \Mult0~1772  ) + ( \Mult0~2174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1772 ),
	.datad(!\Mult0~3361 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2181_sumout ),
	.cout(\Mult0~2182 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2181 .extended_lut = "off";
defparam \Mult0~2181 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N0
cyclonev_lcell_comb \Mult0~3700 (
// Equation(s):
// \Mult0~3700_sumout  = SUM(( \Mult0~4444  ) + ( \Mult0~2951  ) + ( \Mult0~3697  ))
// \Mult0~3701  = CARRY(( \Mult0~4444  ) + ( \Mult0~2951  ) + ( \Mult0~3697  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2951 ),
	.datad(!\Mult0~4444 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3697 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3700_sumout ),
	.cout(\Mult0~3701 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3700 .extended_lut = "off";
defparam \Mult0~3700 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3700 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N54
cyclonev_lcell_comb \Mult0~2177 (
// Equation(s):
// \Mult0~2177_sumout  = SUM(( GND ) + ( \Mult0~3700_sumout  ) + ( \Mult0~2170  ))
// \Mult0~2178  = CARRY(( GND ) + ( \Mult0~3700_sumout  ) + ( \Mult0~2170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3700_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2177_sumout ),
	.cout(\Mult0~2178 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2177 .extended_lut = "off";
defparam \Mult0~2177 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N33
cyclonev_lcell_comb \Mult0~570 (
// Equation(s):
// \Mult0~570_sumout  = SUM(( \Mult0~2177_sumout  ) + ( \Mult0~2181_sumout  ) + ( \Mult0~567  ))
// \Mult0~571  = CARRY(( \Mult0~2177_sumout  ) + ( \Mult0~2181_sumout  ) + ( \Mult0~567  ))

	.dataa(!\Mult0~2181_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2177_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~567 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~570_sumout ),
	.cout(\Mult0~571 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~570 .extended_lut = "off";
defparam \Mult0~570 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N34
dffeas \reg_sum[75] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~570_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[75]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[75] .is_wysiwyg = "true";
defparam \reg_sum[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N3
cyclonev_lcell_comb \Mult0~3704 (
// Equation(s):
// \Mult0~3704_sumout  = SUM(( \Mult0~4445  ) + ( \Mult0~2952  ) + ( \Mult0~3701  ))
// \Mult0~3705  = CARRY(( \Mult0~4445  ) + ( \Mult0~2952  ) + ( \Mult0~3701  ))

	.dataa(!\Mult0~4445 ),
	.datab(gnd),
	.datac(!\Mult0~2952 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3701 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3704_sumout ),
	.cout(\Mult0~3705 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3704 .extended_lut = "off";
defparam \Mult0~3704 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~3704 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y47_N57
cyclonev_lcell_comb \Mult0~2185 (
// Equation(s):
// \Mult0~2185_sumout  = SUM(( \Mult0~3704_sumout  ) + ( GND ) + ( \Mult0~2178  ))
// \Mult0~2186  = CARRY(( \Mult0~3704_sumout  ) + ( GND ) + ( \Mult0~2178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3704_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2185_sumout ),
	.cout(\Mult0~2186 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2185 .extended_lut = "off";
defparam \Mult0~2185 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N42
cyclonev_lcell_comb \Mult0~2189 (
// Equation(s):
// \Mult0~2189_sumout  = SUM(( \Mult0~1773  ) + ( \Mult0~3362  ) + ( \Mult0~2182  ))
// \Mult0~2190  = CARRY(( \Mult0~1773  ) + ( \Mult0~3362  ) + ( \Mult0~2182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3362 ),
	.datad(!\Mult0~1773 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2189_sumout ),
	.cout(\Mult0~2190 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2189 .extended_lut = "off";
defparam \Mult0~2189 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N36
cyclonev_lcell_comb \Mult0~574 (
// Equation(s):
// \Mult0~574_sumout  = SUM(( \Mult0~2189_sumout  ) + ( \Mult0~2185_sumout  ) + ( \Mult0~571  ))
// \Mult0~575  = CARRY(( \Mult0~2189_sumout  ) + ( \Mult0~2185_sumout  ) + ( \Mult0~571  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2185_sumout ),
	.datad(!\Mult0~2189_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~571 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~574_sumout ),
	.cout(\Mult0~575 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~574 .extended_lut = "off";
defparam \Mult0~574 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N37
dffeas \reg_sum[76] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~574_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[76]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[76] .is_wysiwyg = "true";
defparam \reg_sum[76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N6
cyclonev_lcell_comb \Mult0~3708 (
// Equation(s):
// \Mult0~3708_sumout  = SUM(( \Mult0~2953  ) + ( \Mult0~4446  ) + ( \Mult0~3705  ))
// \Mult0~3709  = CARRY(( \Mult0~2953  ) + ( \Mult0~4446  ) + ( \Mult0~3705  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4446 ),
	.datad(!\Mult0~2953 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3705 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3708_sumout ),
	.cout(\Mult0~3709 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3708 .extended_lut = "off";
defparam \Mult0~3708 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3708 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N0
cyclonev_lcell_comb \Mult0~2193 (
// Equation(s):
// \Mult0~2193_sumout  = SUM(( \Mult0~3708_sumout  ) + ( GND ) + ( \Mult0~2186  ))
// \Mult0~2194  = CARRY(( \Mult0~3708_sumout  ) + ( GND ) + ( \Mult0~2186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3708_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2193_sumout ),
	.cout(\Mult0~2194 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2193 .extended_lut = "off";
defparam \Mult0~2193 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N45
cyclonev_lcell_comb \Mult0~2197 (
// Equation(s):
// \Mult0~2197_sumout  = SUM(( \Mult0~3363  ) + ( \Mult0~1774  ) + ( \Mult0~2190  ))
// \Mult0~2198  = CARRY(( \Mult0~3363  ) + ( \Mult0~1774  ) + ( \Mult0~2190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1774 ),
	.datad(!\Mult0~3363 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2197_sumout ),
	.cout(\Mult0~2198 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2197 .extended_lut = "off";
defparam \Mult0~2197 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N39
cyclonev_lcell_comb \Mult0~578 (
// Equation(s):
// \Mult0~578_sumout  = SUM(( \Mult0~2197_sumout  ) + ( \Mult0~2193_sumout  ) + ( \Mult0~575  ))
// \Mult0~579  = CARRY(( \Mult0~2197_sumout  ) + ( \Mult0~2193_sumout  ) + ( \Mult0~575  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2193_sumout ),
	.datad(!\Mult0~2197_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~575 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~578_sumout ),
	.cout(\Mult0~579 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~578 .extended_lut = "off";
defparam \Mult0~578 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~578 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N40
dffeas \reg_sum[77] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~578_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[77]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[77] .is_wysiwyg = "true";
defparam \reg_sum[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N48
cyclonev_lcell_comb \Mult0~2205 (
// Equation(s):
// \Mult0~2205_sumout  = SUM(( \Mult0~3364  ) + ( \Mult0~1775  ) + ( \Mult0~2198  ))
// \Mult0~2206  = CARRY(( \Mult0~3364  ) + ( \Mult0~1775  ) + ( \Mult0~2198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1775 ),
	.datad(!\Mult0~3364 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2205_sumout ),
	.cout(\Mult0~2206 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2205 .extended_lut = "off";
defparam \Mult0~2205 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N9
cyclonev_lcell_comb \Mult0~3712 (
// Equation(s):
// \Mult0~3712_sumout  = SUM(( \Mult0~4447  ) + ( GND ) + ( \Mult0~3709  ))
// \Mult0~3713  = CARRY(( \Mult0~4447  ) + ( GND ) + ( \Mult0~3709  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4447 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3709 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3712_sumout ),
	.cout(\Mult0~3713 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3712 .extended_lut = "off";
defparam \Mult0~3712 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mult0~3712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N3
cyclonev_lcell_comb \Mult0~2201 (
// Equation(s):
// \Mult0~2201_sumout  = SUM(( \Mult0~3712_sumout  ) + ( GND ) + ( \Mult0~2194  ))
// \Mult0~2202  = CARRY(( \Mult0~3712_sumout  ) + ( GND ) + ( \Mult0~2194  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3712_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2201_sumout ),
	.cout(\Mult0~2202 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2201 .extended_lut = "off";
defparam \Mult0~2201 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N42
cyclonev_lcell_comb \Mult0~582 (
// Equation(s):
// \Mult0~582_sumout  = SUM(( \Mult0~2201_sumout  ) + ( \Mult0~2205_sumout  ) + ( \Mult0~579  ))
// \Mult0~583  = CARRY(( \Mult0~2201_sumout  ) + ( \Mult0~2205_sumout  ) + ( \Mult0~579  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2205_sumout ),
	.datad(!\Mult0~2201_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~579 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~582_sumout ),
	.cout(\Mult0~583 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~582 .extended_lut = "off";
defparam \Mult0~582 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N43
dffeas \reg_sum[78] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~582_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[78]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[78] .is_wysiwyg = "true";
defparam \reg_sum[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N51
cyclonev_lcell_comb \Mult0~2213 (
// Equation(s):
// \Mult0~2213_sumout  = SUM(( \Mult0~3365  ) + ( \Mult0~1776  ) + ( \Mult0~2206  ))
// \Mult0~2214  = CARRY(( \Mult0~3365  ) + ( \Mult0~1776  ) + ( \Mult0~2206  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1776 ),
	.datad(!\Mult0~3365 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2213_sumout ),
	.cout(\Mult0~2214 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2213 .extended_lut = "off";
defparam \Mult0~2213 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N12
cyclonev_lcell_comb \Mult0~3716 (
// Equation(s):
// \Mult0~3716_sumout  = SUM(( \Mult0~4448  ) + ( GND ) + ( \Mult0~3713  ))
// \Mult0~3717  = CARRY(( \Mult0~4448  ) + ( GND ) + ( \Mult0~3713  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4448 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3713 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3716_sumout ),
	.cout(\Mult0~3717 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3716 .extended_lut = "off";
defparam \Mult0~3716 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mult0~3716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N6
cyclonev_lcell_comb \Mult0~2209 (
// Equation(s):
// \Mult0~2209_sumout  = SUM(( GND ) + ( \Mult0~3716_sumout  ) + ( \Mult0~2202  ))
// \Mult0~2210  = CARRY(( GND ) + ( \Mult0~3716_sumout  ) + ( \Mult0~2202  ))

	.dataa(gnd),
	.datab(!\Mult0~3716_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2209_sumout ),
	.cout(\Mult0~2210 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2209 .extended_lut = "off";
defparam \Mult0~2209 .lut_mask = 64'h0000CCCC00000000;
defparam \Mult0~2209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N45
cyclonev_lcell_comb \Mult0~586 (
// Equation(s):
// \Mult0~586_sumout  = SUM(( \Mult0~2209_sumout  ) + ( \Mult0~2213_sumout  ) + ( \Mult0~583  ))
// \Mult0~587  = CARRY(( \Mult0~2209_sumout  ) + ( \Mult0~2213_sumout  ) + ( \Mult0~583  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2213_sumout ),
	.datad(!\Mult0~2209_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~583 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~586_sumout ),
	.cout(\Mult0~587 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~586 .extended_lut = "off";
defparam \Mult0~586 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~586 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N46
dffeas \reg_sum[79] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~586_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[79]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[79] .is_wysiwyg = "true";
defparam \reg_sum[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N54
cyclonev_lcell_comb \Mult0~2221 (
// Equation(s):
// \Mult0~2221_sumout  = SUM(( \Mult0~3366  ) + ( \Mult0~1777  ) + ( \Mult0~2214  ))
// \Mult0~2222  = CARRY(( \Mult0~3366  ) + ( \Mult0~1777  ) + ( \Mult0~2214  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1777 ),
	.datad(!\Mult0~3366 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2221_sumout ),
	.cout(\Mult0~2222 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2221 .extended_lut = "off";
defparam \Mult0~2221 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N15
cyclonev_lcell_comb \Mult0~3720 (
// Equation(s):
// \Mult0~3720_sumout  = SUM(( \Mult0~4449  ) + ( GND ) + ( \Mult0~3717  ))
// \Mult0~3721  = CARRY(( \Mult0~4449  ) + ( GND ) + ( \Mult0~3717  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4449 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3717 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3720_sumout ),
	.cout(\Mult0~3721 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3720 .extended_lut = "off";
defparam \Mult0~3720 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~3720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N9
cyclonev_lcell_comb \Mult0~2217 (
// Equation(s):
// \Mult0~2217_sumout  = SUM(( \Mult0~3720_sumout  ) + ( GND ) + ( \Mult0~2210  ))
// \Mult0~2218  = CARRY(( \Mult0~3720_sumout  ) + ( GND ) + ( \Mult0~2210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3720_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2217_sumout ),
	.cout(\Mult0~2218 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2217 .extended_lut = "off";
defparam \Mult0~2217 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N48
cyclonev_lcell_comb \Mult0~590 (
// Equation(s):
// \Mult0~590_sumout  = SUM(( \Mult0~2217_sumout  ) + ( \Mult0~2221_sumout  ) + ( \Mult0~587  ))
// \Mult0~591  = CARRY(( \Mult0~2217_sumout  ) + ( \Mult0~2221_sumout  ) + ( \Mult0~587  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2221_sumout ),
	.datad(!\Mult0~2217_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~587 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~590_sumout ),
	.cout(\Mult0~591 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~590 .extended_lut = "off";
defparam \Mult0~590 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~590 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N49
dffeas \reg_sum[80] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~590_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[80]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[80] .is_wysiwyg = "true";
defparam \reg_sum[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y45_N57
cyclonev_lcell_comb \Mult0~3728 (
// Equation(s):
// \Mult0~3728_sumout  = SUM(( \Mult0~1778  ) + ( \Mult0~3367  ) + ( \Mult0~2222  ))
// \Mult0~3729  = CARRY(( \Mult0~1778  ) + ( \Mult0~3367  ) + ( \Mult0~2222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3367 ),
	.datad(!\Mult0~1778 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3728_sumout ),
	.cout(\Mult0~3729 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3728 .extended_lut = "off";
defparam \Mult0~3728 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~3728 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N24
cyclonev_io_ibuf \B[81]~input (
	.i(B[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[81]~input0 ));
// synopsys translate_off
defparam \B[81]~input .bus_hold = "false";
defparam \B[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y47_N10
dffeas \reg_B[81] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[81]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[81]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[81] .is_wysiwyg = "true";
defparam \reg_B[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N12
cyclonev_io_ibuf \A[81]~input (
	.i(A[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[81]~input0 ));
// synopsys translate_off
defparam \A[81]~input .bus_hold = "false";
defparam \A[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N54
cyclonev_lcell_comb \reg_A[81]~feeder (
// Equation(s):
// \reg_A[81]~feeder_combout  = ( \A[81]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[81]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[81]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[81]~feeder .extended_lut = "off";
defparam \reg_A[81]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[81]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y47_N55
dffeas \reg_A[81] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[81]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[81] .is_wysiwyg = "true";
defparam \reg_A[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N33
cyclonev_lcell_comb \Add0~325 (
// Equation(s):
// \Add0~325_sumout  = SUM(( reg_A[81] ) + ( reg_B[81] ) + ( \Add0~322  ))
// \Add0~326  = CARRY(( reg_A[81] ) + ( reg_B[81] ) + ( \Add0~322  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[81]),
	.datad(!reg_A[81]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~322 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~325_sumout ),
	.cout(\Add0~326 ),
	.shareout());
// synopsys translate_off
defparam \Add0~325 .extended_lut = "off";
defparam \Add0~325 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~325 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y47_N39
cyclonev_io_ibuf \B[82]~input (
	.i(B[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[82]~input0 ));
// synopsys translate_off
defparam \B[82]~input .bus_hold = "false";
defparam \B[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N27
cyclonev_lcell_comb \reg_B[82]~feeder (
// Equation(s):
// \reg_B[82]~feeder_combout  = ( \B[82]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[82]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[82]~feeder .extended_lut = "off";
defparam \reg_B[82]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N28
dffeas \reg_B[82] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[82]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[82] .is_wysiwyg = "true";
defparam \reg_B[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N18
cyclonev_io_ibuf \A[82]~input (
	.i(A[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[82]~input0 ));
// synopsys translate_off
defparam \A[82]~input .bus_hold = "false";
defparam \A[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y47_N58
dffeas \reg_A[82] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[82]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[82]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[82] .is_wysiwyg = "true";
defparam \reg_A[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N36
cyclonev_lcell_comb \Add0~329 (
// Equation(s):
// \Add0~329_sumout  = SUM(( reg_A[82] ) + ( reg_B[82] ) + ( \Add0~326  ))
// \Add0~330  = CARRY(( reg_A[82] ) + ( reg_B[82] ) + ( \Add0~326  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[82]),
	.datad(!reg_A[82]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~326 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~329_sumout ),
	.cout(\Add0~330 ),
	.shareout());
// synopsys translate_off
defparam \Add0~329 .extended_lut = "off";
defparam \Add0~329 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y46_N39
cyclonev_io_ibuf \B[83]~input (
	.i(B[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[83]~input0 ));
// synopsys translate_off
defparam \B[83]~input .bus_hold = "false";
defparam \B[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N45
cyclonev_lcell_comb \reg_B[83]~feeder (
// Equation(s):
// \reg_B[83]~feeder_combout  = ( \B[83]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[83]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[83]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[83]~feeder .extended_lut = "off";
defparam \reg_B[83]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[83]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N46
dffeas \reg_B[83] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[83]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[83] .is_wysiwyg = "true";
defparam \reg_B[83] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N15
cyclonev_io_ibuf \A[83]~input (
	.i(A[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[83]~input0 ));
// synopsys translate_off
defparam \A[83]~input .bus_hold = "false";
defparam \A[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N0
cyclonev_lcell_comb \reg_A[83]~feeder (
// Equation(s):
// \reg_A[83]~feeder_combout  = ( \A[83]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[83]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[83]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[83]~feeder .extended_lut = "off";
defparam \reg_A[83]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[83]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N1
dffeas \reg_A[83] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[83]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[83] .is_wysiwyg = "true";
defparam \reg_A[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N39
cyclonev_lcell_comb \Add0~333 (
// Equation(s):
// \Add0~333_sumout  = SUM(( reg_A[83] ) + ( reg_B[83] ) + ( \Add0~330  ))
// \Add0~334  = CARRY(( reg_A[83] ) + ( reg_B[83] ) + ( \Add0~330  ))

	.dataa(!reg_B[83]),
	.datab(gnd),
	.datac(!reg_A[83]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~330 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~333_sumout ),
	.cout(\Add0~334 ),
	.shareout());
// synopsys translate_off
defparam \Add0~333 .extended_lut = "off";
defparam \Add0~333 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N3
cyclonev_io_ibuf \A[84]~input (
	.i(A[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[84]~input0 ));
// synopsys translate_off
defparam \A[84]~input .bus_hold = "false";
defparam \A[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y47_N31
dffeas \reg_A[84] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[84]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[84]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[84] .is_wysiwyg = "true";
defparam \reg_A[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y46_N33
cyclonev_io_ibuf \B[84]~input (
	.i(B[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[84]~input0 ));
// synopsys translate_off
defparam \B[84]~input .bus_hold = "false";
defparam \B[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y47_N28
dffeas \reg_B[84] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[84]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[84]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[84] .is_wysiwyg = "true";
defparam \reg_B[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N42
cyclonev_lcell_comb \Add0~337 (
// Equation(s):
// \Add0~337_sumout  = SUM(( reg_B[84] ) + ( reg_A[84] ) + ( \Add0~334  ))
// \Add0~338  = CARRY(( reg_B[84] ) + ( reg_A[84] ) + ( \Add0~334  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[84]),
	.datad(!reg_B[84]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~334 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~337_sumout ),
	.cout(\Add0~338 ),
	.shareout());
// synopsys translate_off
defparam \Add0~337 .extended_lut = "off";
defparam \Add0~337 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~337 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y45_N33
cyclonev_io_ibuf \A[85]~input (
	.i(A[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[85]~input0 ));
// synopsys translate_off
defparam \A[85]~input .bus_hold = "false";
defparam \A[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N48
cyclonev_lcell_comb \reg_A[85]~feeder (
// Equation(s):
// \reg_A[85]~feeder_combout  = ( \A[85]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[85]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[85]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[85]~feeder .extended_lut = "off";
defparam \reg_A[85]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[85]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y47_N49
dffeas \reg_A[85] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[85]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[85] .is_wysiwyg = "true";
defparam \reg_A[85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y47_N18
cyclonev_io_ibuf \B[85]~input (
	.i(B[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[85]~input0 ));
// synopsys translate_off
defparam \B[85]~input .bus_hold = "false";
defparam \B[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N33
cyclonev_lcell_comb \reg_B[85]~feeder (
// Equation(s):
// \reg_B[85]~feeder_combout  = ( \B[85]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[85]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[85]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[85]~feeder .extended_lut = "off";
defparam \reg_B[85]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[85]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y47_N35
dffeas \reg_B[85] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[85]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[85] .is_wysiwyg = "true";
defparam \reg_B[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N45
cyclonev_lcell_comb \Add0~341 (
// Equation(s):
// \Add0~341_sumout  = SUM(( reg_B[85] ) + ( reg_A[85] ) + ( \Add0~338  ))
// \Add0~342  = CARRY(( reg_B[85] ) + ( reg_A[85] ) + ( \Add0~338  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[85]),
	.datad(!reg_B[85]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~338 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~341_sumout ),
	.cout(\Add0~342 ),
	.shareout());
// synopsys translate_off
defparam \Add0~341 .extended_lut = "off";
defparam \Add0~341 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N36
cyclonev_io_ibuf \B[86]~input (
	.i(B[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[86]~input0 ));
// synopsys translate_off
defparam \B[86]~input .bus_hold = "false";
defparam \B[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N51
cyclonev_lcell_comb \reg_B[86]~feeder (
// Equation(s):
// \reg_B[86]~feeder_combout  = ( \B[86]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[86]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[86]~feeder .extended_lut = "off";
defparam \reg_B[86]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y47_N52
dffeas \reg_B[86] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[86]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[86] .is_wysiwyg = "true";
defparam \reg_B[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N45
cyclonev_io_ibuf \A[86]~input (
	.i(A[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[86]~input0 ));
// synopsys translate_off
defparam \A[86]~input .bus_hold = "false";
defparam \A[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N0
cyclonev_lcell_comb \reg_A[86]~feeder (
// Equation(s):
// \reg_A[86]~feeder_combout  = ( \A[86]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[86]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[86]~feeder .extended_lut = "off";
defparam \reg_A[86]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y47_N1
dffeas \reg_A[86] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[86]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[86] .is_wysiwyg = "true";
defparam \reg_A[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N48
cyclonev_lcell_comb \Add0~345 (
// Equation(s):
// \Add0~345_sumout  = SUM(( reg_A[86] ) + ( reg_B[86] ) + ( \Add0~342  ))
// \Add0~346  = CARRY(( reg_A[86] ) + ( reg_B[86] ) + ( \Add0~342  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[86]),
	.datad(!reg_A[86]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~342 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~345_sumout ),
	.cout(\Add0~346 ),
	.shareout());
// synopsys translate_off
defparam \Add0~345 .extended_lut = "off";
defparam \Add0~345 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y46_N15
cyclonev_io_ibuf \A[87]~input (
	.i(A[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[87]~input0 ));
// synopsys translate_off
defparam \A[87]~input .bus_hold = "false";
defparam \A[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N45
cyclonev_lcell_comb \reg_A[87]~feeder (
// Equation(s):
// \reg_A[87]~feeder_combout  = ( \A[87]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[87]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[87]~feeder .extended_lut = "off";
defparam \reg_A[87]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y47_N46
dffeas \reg_A[87] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[87]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[87] .is_wysiwyg = "true";
defparam \reg_A[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y46_N21
cyclonev_io_ibuf \B[87]~input (
	.i(B[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[87]~input0 ));
// synopsys translate_off
defparam \B[87]~input .bus_hold = "false";
defparam \B[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N45
cyclonev_lcell_comb \reg_B[87]~feeder (
// Equation(s):
// \reg_B[87]~feeder_combout  = ( \B[87]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[87]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[87]~feeder .extended_lut = "off";
defparam \reg_B[87]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N46
dffeas \reg_B[87] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[87]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[87] .is_wysiwyg = "true";
defparam \reg_B[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N51
cyclonev_lcell_comb \Add0~349 (
// Equation(s):
// \Add0~349_sumout  = SUM(( reg_B[87] ) + ( reg_A[87] ) + ( \Add0~346  ))
// \Add0~350  = CARRY(( reg_B[87] ) + ( reg_A[87] ) + ( \Add0~346  ))

	.dataa(!reg_A[87]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_B[87]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~346 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~349_sumout ),
	.cout(\Add0~350 ),
	.shareout());
// synopsys translate_off
defparam \Add0~349 .extended_lut = "off";
defparam \Add0~349 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N33
cyclonev_io_ibuf \A[88]~input (
	.i(A[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[88]~input0 ));
// synopsys translate_off
defparam \A[88]~input .bus_hold = "false";
defparam \A[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N36
cyclonev_lcell_comb \reg_A[88]~feeder (
// Equation(s):
// \reg_A[88]~feeder_combout  = ( \A[88]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[88]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[88]~feeder .extended_lut = "off";
defparam \reg_A[88]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N37
dffeas \reg_A[88] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[88]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[88] .is_wysiwyg = "true";
defparam \reg_A[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y46_N24
cyclonev_io_ibuf \B[88]~input (
	.i(B[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[88]~input0 ));
// synopsys translate_off
defparam \B[88]~input .bus_hold = "false";
defparam \B[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y47_N58
dffeas \reg_B[88] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[88]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[88]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[88] .is_wysiwyg = "true";
defparam \reg_B[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N54
cyclonev_lcell_comb \Add0~353 (
// Equation(s):
// \Add0~353_sumout  = SUM(( reg_B[88] ) + ( reg_A[88] ) + ( \Add0~350  ))
// \Add0~354  = CARRY(( reg_B[88] ) + ( reg_A[88] ) + ( \Add0~350  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[88]),
	.datad(!reg_B[88]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~350 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~353_sumout ),
	.cout(\Add0~354 ),
	.shareout());
// synopsys translate_off
defparam \Add0~353 .extended_lut = "off";
defparam \Add0~353 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N24
cyclonev_io_ibuf \A[89]~input (
	.i(A[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[89]~input0 ));
// synopsys translate_off
defparam \A[89]~input .bus_hold = "false";
defparam \A[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N3
cyclonev_lcell_comb \reg_A[89]~feeder (
// Equation(s):
// \reg_A[89]~feeder_combout  = ( \A[89]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[89]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[89]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[89]~feeder .extended_lut = "off";
defparam \reg_A[89]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[89]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N4
dffeas \reg_A[89] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[89]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[89] .is_wysiwyg = "true";
defparam \reg_A[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N54
cyclonev_io_ibuf \B[89]~input (
	.i(B[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[89]~input0 ));
// synopsys translate_off
defparam \B[89]~input .bus_hold = "false";
defparam \B[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N6
cyclonev_lcell_comb \reg_B[89]~feeder (
// Equation(s):
// \reg_B[89]~feeder_combout  = ( \B[89]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[89]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[89]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[89]~feeder .extended_lut = "off";
defparam \reg_B[89]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[89]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N7
dffeas \reg_B[89] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[89]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[89] .is_wysiwyg = "true";
defparam \reg_B[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N57
cyclonev_lcell_comb \Add0~357 (
// Equation(s):
// \Add0~357_sumout  = SUM(( reg_B[89] ) + ( reg_A[89] ) + ( \Add0~354  ))
// \Add0~358  = CARRY(( reg_B[89] ) + ( reg_A[89] ) + ( \Add0~354  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[89]),
	.datad(!reg_B[89]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~354 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~357_sumout ),
	.cout(\Add0~358 ),
	.shareout());
// synopsys translate_off
defparam \Add0~357 .extended_lut = "off";
defparam \Add0~357 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~357 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N45
cyclonev_io_ibuf \B[90]~input (
	.i(B[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[90]~input0 ));
// synopsys translate_off
defparam \B[90]~input .bus_hold = "false";
defparam \B[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y46_N20
dffeas \reg_B[90] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[90]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[90]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[90] .is_wysiwyg = "true";
defparam \reg_B[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y46_N36
cyclonev_io_ibuf \A[90]~input (
	.i(A[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[90]~input0 ));
// synopsys translate_off
defparam \A[90]~input .bus_hold = "false";
defparam \A[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N54
cyclonev_lcell_comb \reg_A[90]~feeder (
// Equation(s):
// \reg_A[90]~feeder_combout  = ( \A[90]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[90]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[90]~feeder .extended_lut = "off";
defparam \reg_A[90]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N55
dffeas \reg_A[90] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[90]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[90] .is_wysiwyg = "true";
defparam \reg_A[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N0
cyclonev_lcell_comb \Add0~361 (
// Equation(s):
// \Add0~361_sumout  = SUM(( reg_A[90] ) + ( reg_B[90] ) + ( \Add0~358  ))
// \Add0~362  = CARRY(( reg_A[90] ) + ( reg_B[90] ) + ( \Add0~358  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[90]),
	.datad(!reg_A[90]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~358 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~361_sumout ),
	.cout(\Add0~362 ),
	.shareout());
// synopsys translate_off
defparam \Add0~361 .extended_lut = "off";
defparam \Add0~361 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~361 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y47_N3
cyclonev_io_ibuf \A[91]~input (
	.i(A[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[91]~input0 ));
// synopsys translate_off
defparam \A[91]~input .bus_hold = "false";
defparam \A[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y46_N4
dffeas \reg_A[91] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[91]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[91]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[91] .is_wysiwyg = "true";
defparam \reg_A[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y49_N51
cyclonev_io_ibuf \B[91]~input (
	.i(B[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[91]~input0 ));
// synopsys translate_off
defparam \B[91]~input .bus_hold = "false";
defparam \B[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y46_N38
dffeas \reg_B[91] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[91]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[91]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[91] .is_wysiwyg = "true";
defparam \reg_B[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N3
cyclonev_lcell_comb \Add0~365 (
// Equation(s):
// \Add0~365_sumout  = SUM(( reg_B[91] ) + ( reg_A[91] ) + ( \Add0~362  ))
// \Add0~366  = CARRY(( reg_B[91] ) + ( reg_A[91] ) + ( \Add0~362  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[91]),
	.datad(!reg_B[91]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~362 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~365_sumout ),
	.cout(\Add0~366 ),
	.shareout());
// synopsys translate_off
defparam \Add0~365 .extended_lut = "off";
defparam \Add0~365 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~365 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N3
cyclonev_io_ibuf \B[92]~input (
	.i(B[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[92]~input0 ));
// synopsys translate_off
defparam \B[92]~input .bus_hold = "false";
defparam \B[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N39
cyclonev_lcell_comb \reg_B[92]~feeder (
// Equation(s):
// \reg_B[92]~feeder_combout  = ( \B[92]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[92]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[92]~feeder .extended_lut = "off";
defparam \reg_B[92]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N40
dffeas \reg_B[92] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[92]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[92] .is_wysiwyg = "true";
defparam \reg_B[92] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N15
cyclonev_io_ibuf \A[92]~input (
	.i(A[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[92]~input0 ));
// synopsys translate_off
defparam \A[92]~input .bus_hold = "false";
defparam \A[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y46_N7
dffeas \reg_A[92] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[92]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[92]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[92] .is_wysiwyg = "true";
defparam \reg_A[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N6
cyclonev_lcell_comb \Add0~369 (
// Equation(s):
// \Add0~369_sumout  = SUM(( reg_A[92] ) + ( reg_B[92] ) + ( \Add0~366  ))
// \Add0~370  = CARRY(( reg_A[92] ) + ( reg_B[92] ) + ( \Add0~366  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[92]),
	.datad(!reg_A[92]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~366 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~369_sumout ),
	.cout(\Add0~370 ),
	.shareout());
// synopsys translate_off
defparam \Add0~369 .extended_lut = "off";
defparam \Add0~369 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~369 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y48_N12
cyclonev_io_ibuf \A[93]~input (
	.i(A[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[93]~input0 ));
// synopsys translate_off
defparam \A[93]~input .bus_hold = "false";
defparam \A[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N30
cyclonev_lcell_comb \reg_A[93]~feeder (
// Equation(s):
// \reg_A[93]~feeder_combout  = ( \A[93]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[93]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[93]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[93]~feeder .extended_lut = "off";
defparam \reg_A[93]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[93]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N31
dffeas \reg_A[93] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[93]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[93] .is_wysiwyg = "true";
defparam \reg_A[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N51
cyclonev_io_ibuf \B[93]~input (
	.i(B[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[93]~input0 ));
// synopsys translate_off
defparam \B[93]~input .bus_hold = "false";
defparam \B[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y46_N28
dffeas \reg_B[93] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[93]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[93]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[93] .is_wysiwyg = "true";
defparam \reg_B[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N9
cyclonev_lcell_comb \Add0~373 (
// Equation(s):
// \Add0~373_sumout  = SUM(( reg_B[93] ) + ( reg_A[93] ) + ( \Add0~370  ))
// \Add0~374  = CARRY(( reg_B[93] ) + ( reg_A[93] ) + ( \Add0~370  ))

	.dataa(!reg_A[93]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_B[93]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~370 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~373_sumout ),
	.cout(\Add0~374 ),
	.shareout());
// synopsys translate_off
defparam \Add0~373 .extended_lut = "off";
defparam \Add0~373 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~373 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N21
cyclonev_io_ibuf \B[94]~input (
	.i(B[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[94]~input0 ));
// synopsys translate_off
defparam \B[94]~input .bus_hold = "false";
defparam \B[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y46_N8
dffeas \reg_B[94] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[94]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[94]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[94] .is_wysiwyg = "true";
defparam \reg_B[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y49_N6
cyclonev_io_ibuf \A[94]~input (
	.i(A[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[94]~input0 ));
// synopsys translate_off
defparam \A[94]~input .bus_hold = "false";
defparam \A[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N45
cyclonev_lcell_comb \reg_A[94]~feeder (
// Equation(s):
// \reg_A[94]~feeder_combout  = ( \A[94]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[94]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[94]~feeder .extended_lut = "off";
defparam \reg_A[94]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N46
dffeas \reg_A[94] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[94]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[94] .is_wysiwyg = "true";
defparam \reg_A[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N12
cyclonev_lcell_comb \Add0~377 (
// Equation(s):
// \Add0~377_sumout  = SUM(( reg_A[94] ) + ( reg_B[94] ) + ( \Add0~374  ))
// \Add0~378  = CARRY(( reg_A[94] ) + ( reg_B[94] ) + ( \Add0~374  ))

	.dataa(gnd),
	.datab(!reg_B[94]),
	.datac(!reg_A[94]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~374 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~377_sumout ),
	.cout(\Add0~378 ),
	.shareout());
// synopsys translate_off
defparam \Add0~377 .extended_lut = "off";
defparam \Add0~377 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y48_N15
cyclonev_io_ibuf \A[95]~input (
	.i(A[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[95]~input0 ));
// synopsys translate_off
defparam \A[95]~input .bus_hold = "false";
defparam \A[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N33
cyclonev_lcell_comb \reg_A[95]~feeder (
// Equation(s):
// \reg_A[95]~feeder_combout  = ( \A[95]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[95]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[95]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[95]~feeder .extended_lut = "off";
defparam \reg_A[95]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[95]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N34
dffeas \reg_A[95] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[95]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[95] .is_wysiwyg = "true";
defparam \reg_A[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y46_N30
cyclonev_io_ibuf \B[95]~input (
	.i(B[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[95]~input0 ));
// synopsys translate_off
defparam \B[95]~input .bus_hold = "false";
defparam \B[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N12
cyclonev_lcell_comb \reg_B[95]~feeder (
// Equation(s):
// \reg_B[95]~feeder_combout  = ( \B[95]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[95]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[95]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[95]~feeder .extended_lut = "off";
defparam \reg_B[95]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[95]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N13
dffeas \reg_B[95] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[95]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[95] .is_wysiwyg = "true";
defparam \reg_B[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N15
cyclonev_lcell_comb \Add0~381 (
// Equation(s):
// \Add0~381_sumout  = SUM(( reg_B[95] ) + ( reg_A[95] ) + ( \Add0~378  ))
// \Add0~382  = CARRY(( reg_B[95] ) + ( reg_A[95] ) + ( \Add0~378  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[95]),
	.datad(!reg_B[95]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~378 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~381_sumout ),
	.cout(\Add0~382 ),
	.shareout());
// synopsys translate_off
defparam \Add0~381 .extended_lut = "off";
defparam \Add0~381 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y46_N15
cyclonev_io_ibuf \B[96]~input (
	.i(B[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[96]~input0 ));
// synopsys translate_off
defparam \B[96]~input .bus_hold = "false";
defparam \B[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y46_N14
dffeas \reg_B[96] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[96]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[96]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[96] .is_wysiwyg = "true";
defparam \reg_B[96] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N36
cyclonev_io_ibuf \A[96]~input (
	.i(A[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[96]~input0 ));
// synopsys translate_off
defparam \A[96]~input .bus_hold = "false";
defparam \A[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N0
cyclonev_lcell_comb \reg_A[96]~feeder (
// Equation(s):
// \reg_A[96]~feeder_combout  = ( \A[96]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[96]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[96]~feeder .extended_lut = "off";
defparam \reg_A[96]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N1
dffeas \reg_A[96] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[96]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[96] .is_wysiwyg = "true";
defparam \reg_A[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N18
cyclonev_lcell_comb \Add0~385 (
// Equation(s):
// \Add0~385_sumout  = SUM(( reg_A[96] ) + ( reg_B[96] ) + ( \Add0~382  ))
// \Add0~386  = CARRY(( reg_A[96] ) + ( reg_B[96] ) + ( \Add0~382  ))

	.dataa(gnd),
	.datab(!reg_B[96]),
	.datac(gnd),
	.datad(!reg_A[96]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~382 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~385_sumout ),
	.cout(\Add0~386 ),
	.shareout());
// synopsys translate_off
defparam \Add0~385 .extended_lut = "off";
defparam \Add0~385 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~385 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y48_N9
cyclonev_io_ibuf \A[97]~input (
	.i(A[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[97]~input0 ));
// synopsys translate_off
defparam \A[97]~input .bus_hold = "false";
defparam \A[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N24
cyclonev_lcell_comb \reg_A[97]~feeder (
// Equation(s):
// \reg_A[97]~feeder_combout  = ( \A[97]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[97]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[97]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[97]~feeder .extended_lut = "off";
defparam \reg_A[97]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[97]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N25
dffeas \reg_A[97] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[97]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[97] .is_wysiwyg = "true";
defparam \reg_A[97] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N33
cyclonev_io_ibuf \B[97]~input (
	.i(B[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[97]~input0 ));
// synopsys translate_off
defparam \B[97]~input .bus_hold = "false";
defparam \B[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N21
cyclonev_lcell_comb \reg_B[97]~feeder (
// Equation(s):
// \reg_B[97]~feeder_combout  = ( \B[97]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[97]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[97]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[97]~feeder .extended_lut = "off";
defparam \reg_B[97]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[97]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N22
dffeas \reg_B[97] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[97]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[97] .is_wysiwyg = "true";
defparam \reg_B[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N21
cyclonev_lcell_comb \Add0~389 (
// Equation(s):
// \Add0~389_sumout  = SUM(( reg_B[97] ) + ( reg_A[97] ) + ( \Add0~386  ))
// \Add0~390  = CARRY(( reg_B[97] ) + ( reg_A[97] ) + ( \Add0~386  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[97]),
	.datad(!reg_B[97]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~386 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~389_sumout ),
	.cout(\Add0~390 ),
	.shareout());
// synopsys translate_off
defparam \Add0~389 .extended_lut = "off";
defparam \Add0~389 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~389 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y49_N27
cyclonev_io_ibuf \B[98]~input (
	.i(B[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[98]~input0 ));
// synopsys translate_off
defparam \B[98]~input .bus_hold = "false";
defparam \B[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y46_N52
dffeas \reg_B[98] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[98]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[98]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[98] .is_wysiwyg = "true";
defparam \reg_B[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y48_N57
cyclonev_io_ibuf \A[98]~input (
	.i(A[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[98]~input0 ));
// synopsys translate_off
defparam \A[98]~input .bus_hold = "false";
defparam \A[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N18
cyclonev_lcell_comb \reg_A[98]~feeder (
// Equation(s):
// \reg_A[98]~feeder_combout  = ( \A[98]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[98]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[98]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[98]~feeder .extended_lut = "off";
defparam \reg_A[98]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[98]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N19
dffeas \reg_A[98] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[98]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[98] .is_wysiwyg = "true";
defparam \reg_A[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N24
cyclonev_lcell_comb \Add0~393 (
// Equation(s):
// \Add0~393_sumout  = SUM(( reg_A[98] ) + ( reg_B[98] ) + ( \Add0~390  ))
// \Add0~394  = CARRY(( reg_A[98] ) + ( reg_B[98] ) + ( \Add0~390  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[98]),
	.datad(!reg_A[98]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~390 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~393_sumout ),
	.cout(\Add0~394 ),
	.shareout());
// synopsys translate_off
defparam \Add0~393 .extended_lut = "off";
defparam \Add0~393 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~393 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N57
cyclonev_io_ibuf \B[99]~input (
	.i(B[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[99]~input0 ));
// synopsys translate_off
defparam \B[99]~input .bus_hold = "false";
defparam \B[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N36
cyclonev_lcell_comb \reg_B[99]~feeder (
// Equation(s):
// \reg_B[99]~feeder_combout  = ( \B[99]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[99]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[99]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[99]~feeder .extended_lut = "off";
defparam \reg_B[99]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[99]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N37
dffeas \reg_B[99] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[99]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[99]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[99] .is_wysiwyg = "true";
defparam \reg_B[99] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N48
cyclonev_io_ibuf \A[99]~input (
	.i(A[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[99]~input0 ));
// synopsys translate_off
defparam \A[99]~input .bus_hold = "false";
defparam \A[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y46_N58
dffeas \reg_A[99] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[99]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[99]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[99] .is_wysiwyg = "true";
defparam \reg_A[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N27
cyclonev_lcell_comb \Add0~397 (
// Equation(s):
// \Add0~397_sumout  = SUM(( reg_A[99] ) + ( reg_B[99] ) + ( \Add0~394  ))
// \Add0~398  = CARRY(( reg_A[99] ) + ( reg_B[99] ) + ( \Add0~394  ))

	.dataa(!reg_B[99]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_A[99]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~394 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~397_sumout ),
	.cout(\Add0~398 ),
	.shareout());
// synopsys translate_off
defparam \Add0~397 .extended_lut = "off";
defparam \Add0~397 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~397 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y46_N0
cyclonev_io_ibuf \B[100]~input (
	.i(B[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[100]~input0 ));
// synopsys translate_off
defparam \B[100]~input .bus_hold = "false";
defparam \B[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y46_N34
dffeas \reg_B[100] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[100]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[100]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[100] .is_wysiwyg = "true";
defparam \reg_B[100] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N3
cyclonev_io_ibuf \A[100]~input (
	.i(A[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[100]~input0 ));
// synopsys translate_off
defparam \A[100]~input .bus_hold = "false";
defparam \A[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N3
cyclonev_lcell_comb \reg_A[100]~feeder (
// Equation(s):
// \reg_A[100]~feeder_combout  = ( \A[100]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[100]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[100]~feeder .extended_lut = "off";
defparam \reg_A[100]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y46_N4
dffeas \reg_A[100] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[100]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[100] .is_wysiwyg = "true";
defparam \reg_A[100] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N30
cyclonev_lcell_comb \Add0~401 (
// Equation(s):
// \Add0~401_sumout  = SUM(( reg_A[100] ) + ( reg_B[100] ) + ( \Add0~398  ))
// \Add0~402  = CARRY(( reg_A[100] ) + ( reg_B[100] ) + ( \Add0~398  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[100]),
	.datad(!reg_A[100]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~398 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~401_sumout ),
	.cout(\Add0~402 ),
	.shareout());
// synopsys translate_off
defparam \Add0~401 .extended_lut = "off";
defparam \Add0~401 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~401 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N33
cyclonev_io_ibuf \A[101]~input (
	.i(A[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[101]~input0 ));
// synopsys translate_off
defparam \A[101]~input .bus_hold = "false";
defparam \A[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N15
cyclonev_lcell_comb \reg_A[101]~feeder (
// Equation(s):
// \reg_A[101]~feeder_combout  = ( \A[101]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[101]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[101]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[101]~feeder .extended_lut = "off";
defparam \reg_A[101]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[101]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N16
dffeas \reg_A[101] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[101]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[101] .is_wysiwyg = "true";
defparam \reg_A[101] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y46_N6
cyclonev_io_ibuf \B[101]~input (
	.i(B[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[101]~input0 ));
// synopsys translate_off
defparam \B[101]~input .bus_hold = "false";
defparam \B[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N36
cyclonev_lcell_comb \reg_B[101]~feeder (
// Equation(s):
// \reg_B[101]~feeder_combout  = ( \B[101]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[101]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[101]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[101]~feeder .extended_lut = "off";
defparam \reg_B[101]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[101]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y46_N37
dffeas \reg_B[101] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[101]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[101] .is_wysiwyg = "true";
defparam \reg_B[101] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N33
cyclonev_lcell_comb \Add0~405 (
// Equation(s):
// \Add0~405_sumout  = SUM(( reg_B[101] ) + ( reg_A[101] ) + ( \Add0~402  ))
// \Add0~406  = CARRY(( reg_B[101] ) + ( reg_A[101] ) + ( \Add0~402  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[101]),
	.datad(!reg_B[101]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~402 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~405_sumout ),
	.cout(\Add0~406 ),
	.shareout());
// synopsys translate_off
defparam \Add0~405 .extended_lut = "off";
defparam \Add0~405 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~405 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y49_N54
cyclonev_io_ibuf \B[102]~input (
	.i(B[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[102]~input0 ));
// synopsys translate_off
defparam \B[102]~input .bus_hold = "false";
defparam \B[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N9
cyclonev_lcell_comb \reg_B[102]~feeder (
// Equation(s):
// \reg_B[102]~feeder_combout  = ( \B[102]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[102]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[102]~feeder .extended_lut = "off";
defparam \reg_B[102]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y46_N10
dffeas \reg_B[102] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[102]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[102] .is_wysiwyg = "true";
defparam \reg_B[102] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N3
cyclonev_io_ibuf \A[102]~input (
	.i(A[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[102]~input0 ));
// synopsys translate_off
defparam \A[102]~input .bus_hold = "false";
defparam \A[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N12
cyclonev_lcell_comb \reg_A[102]~feeder (
// Equation(s):
// \reg_A[102]~feeder_combout  = ( \A[102]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[102]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[102]~feeder .extended_lut = "off";
defparam \reg_A[102]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y46_N13
dffeas \reg_A[102] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[102]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[102] .is_wysiwyg = "true";
defparam \reg_A[102] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N36
cyclonev_lcell_comb \Add0~409 (
// Equation(s):
// \Add0~409_sumout  = SUM(( reg_A[102] ) + ( reg_B[102] ) + ( \Add0~406  ))
// \Add0~410  = CARRY(( reg_A[102] ) + ( reg_B[102] ) + ( \Add0~406  ))

	.dataa(gnd),
	.datab(!reg_B[102]),
	.datac(!reg_A[102]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~406 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~409_sumout ),
	.cout(\Add0~410 ),
	.shareout());
// synopsys translate_off
defparam \Add0~409 .extended_lut = "off";
defparam \Add0~409 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~409 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N36
cyclonev_io_ibuf \B[103]~input (
	.i(B[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[103]~input0 ));
// synopsys translate_off
defparam \B[103]~input .bus_hold = "false";
defparam \B[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y46_N43
dffeas \reg_B[103] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[103]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[103]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[103] .is_wysiwyg = "true";
defparam \reg_B[103] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N30
cyclonev_io_ibuf \A[103]~input (
	.i(A[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[103]~input0 ));
// synopsys translate_off
defparam \A[103]~input .bus_hold = "false";
defparam \A[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y46_N20
dffeas \reg_A[103] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[103]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[103]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[103] .is_wysiwyg = "true";
defparam \reg_A[103] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N39
cyclonev_lcell_comb \Add0~413 (
// Equation(s):
// \Add0~413_sumout  = SUM(( reg_A[103] ) + ( reg_B[103] ) + ( \Add0~410  ))
// \Add0~414  = CARRY(( reg_A[103] ) + ( reg_B[103] ) + ( \Add0~410  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[103]),
	.datad(!reg_A[103]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~410 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~413_sumout ),
	.cout(\Add0~414 ),
	.shareout());
// synopsys translate_off
defparam \Add0~413 .extended_lut = "off";
defparam \Add0~413 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~413 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N3
cyclonev_io_ibuf \B[104]~input (
	.i(B[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[104]~input0 ));
// synopsys translate_off
defparam \B[104]~input .bus_hold = "false";
defparam \B[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N27
cyclonev_lcell_comb \reg_B[104]~feeder (
// Equation(s):
// \reg_B[104]~feeder_combout  = ( \B[104]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[104]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[104]~feeder .extended_lut = "off";
defparam \reg_B[104]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y46_N28
dffeas \reg_B[104] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[104]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[104] .is_wysiwyg = "true";
defparam \reg_B[104] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N9
cyclonev_io_ibuf \A[104]~input (
	.i(A[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[104]~input0 ));
// synopsys translate_off
defparam \A[104]~input .bus_hold = "false";
defparam \A[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y46_N43
dffeas \reg_A[104] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[104]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[104]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[104] .is_wysiwyg = "true";
defparam \reg_A[104] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N42
cyclonev_lcell_comb \Add0~417 (
// Equation(s):
// \Add0~417_sumout  = SUM(( reg_A[104] ) + ( reg_B[104] ) + ( \Add0~414  ))
// \Add0~418  = CARRY(( reg_A[104] ) + ( reg_B[104] ) + ( \Add0~414  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[104]),
	.datad(!reg_A[104]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~414 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~417_sumout ),
	.cout(\Add0~418 ),
	.shareout());
// synopsys translate_off
defparam \Add0~417 .extended_lut = "off";
defparam \Add0~417 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N48
cyclonev_io_ibuf \A[105]~input (
	.i(A[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[105]~input0 ));
// synopsys translate_off
defparam \A[105]~input .bus_hold = "false";
defparam \A[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y46_N58
dffeas \reg_A[105] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[105]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[105]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[105] .is_wysiwyg = "true";
defparam \reg_A[105] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N57
cyclonev_io_ibuf \B[105]~input (
	.i(B[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[105]~input0 ));
// synopsys translate_off
defparam \B[105]~input .bus_hold = "false";
defparam \B[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N48
cyclonev_lcell_comb \reg_B[105]~feeder (
// Equation(s):
// \reg_B[105]~feeder_combout  = ( \B[105]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[105]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[105]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[105]~feeder .extended_lut = "off";
defparam \reg_B[105]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[105]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y46_N49
dffeas \reg_B[105] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[105]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[105] .is_wysiwyg = "true";
defparam \reg_B[105] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N45
cyclonev_lcell_comb \Add0~421 (
// Equation(s):
// \Add0~421_sumout  = SUM(( reg_B[105] ) + ( reg_A[105] ) + ( \Add0~418  ))
// \Add0~422  = CARRY(( reg_B[105] ) + ( reg_A[105] ) + ( \Add0~418  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[105]),
	.datad(!reg_B[105]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~418 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~421_sumout ),
	.cout(\Add0~422 ),
	.shareout());
// synopsys translate_off
defparam \Add0~421 .extended_lut = "off";
defparam \Add0~421 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y46_N6
cyclonev_io_ibuf \A[106]~input (
	.i(A[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[106]~input0 ));
// synopsys translate_off
defparam \A[106]~input .bus_hold = "false";
defparam \A[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N27
cyclonev_lcell_comb \reg_A[106]~feeder (
// Equation(s):
// \reg_A[106]~feeder_combout  = ( \A[106]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[106]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[106]~feeder .extended_lut = "off";
defparam \reg_A[106]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y44_N28
dffeas \reg_A[106] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[106]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[106] .is_wysiwyg = "true";
defparam \reg_A[106] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N51
cyclonev_io_ibuf \B[106]~input (
	.i(B[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[106]~input0 ));
// synopsys translate_off
defparam \B[106]~input .bus_hold = "false";
defparam \B[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N18
cyclonev_lcell_comb \reg_B[106]~feeder (
// Equation(s):
// \reg_B[106]~feeder_combout  = ( \B[106]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[106]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[106]~feeder .extended_lut = "off";
defparam \reg_B[106]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y46_N20
dffeas \reg_B[106] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[106]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[106] .is_wysiwyg = "true";
defparam \reg_B[106] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N48
cyclonev_lcell_comb \Add0~425 (
// Equation(s):
// \Add0~425_sumout  = SUM(( reg_B[106] ) + ( reg_A[106] ) + ( \Add0~422  ))
// \Add0~426  = CARRY(( reg_B[106] ) + ( reg_A[106] ) + ( \Add0~422  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[106]),
	.datad(!reg_B[106]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~422 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~425_sumout ),
	.cout(\Add0~426 ),
	.shareout());
// synopsys translate_off
defparam \Add0~425 .extended_lut = "off";
defparam \Add0~425 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~425 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N48
cyclonev_io_ibuf \A[107]~input (
	.i(A[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[107]~input0 ));
// synopsys translate_off
defparam \A[107]~input .bus_hold = "false";
defparam \A[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y46_N1
dffeas \reg_A[107] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[107]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[107]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[107] .is_wysiwyg = "true";
defparam \reg_A[107] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N18
cyclonev_io_ibuf \B[107]~input (
	.i(B[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[107]~input0 ));
// synopsys translate_off
defparam \B[107]~input .bus_hold = "false";
defparam \B[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N57
cyclonev_lcell_comb \reg_B[107]~feeder (
// Equation(s):
// \reg_B[107]~feeder_combout  = ( \B[107]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[107]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[107]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[107]~feeder .extended_lut = "off";
defparam \reg_B[107]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[107]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y46_N58
dffeas \reg_B[107] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[107]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[107] .is_wysiwyg = "true";
defparam \reg_B[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N51
cyclonev_lcell_comb \Add0~429 (
// Equation(s):
// \Add0~429_sumout  = SUM(( reg_B[107] ) + ( reg_A[107] ) + ( \Add0~426  ))
// \Add0~430  = CARRY(( reg_B[107] ) + ( reg_A[107] ) + ( \Add0~426  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[107]),
	.datad(!reg_B[107]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~426 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~429_sumout ),
	.cout(\Add0~430 ),
	.shareout());
// synopsys translate_off
defparam \Add0~429 .extended_lut = "off";
defparam \Add0~429 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~429 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y43_N0
cyclonev_mac \Mult0~3739 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~429_sumout ,\Add0~425_sumout ,\Add0~421_sumout ,\Add0~417_sumout ,\Add0~413_sumout ,\Add0~409_sumout ,\Add0~405_sumout ,\Add0~401_sumout ,\Add0~397_sumout ,\Add0~393_sumout ,\Add0~389_sumout ,\Add0~385_sumout ,\Add0~381_sumout ,\Add0~377_sumout ,\Add0~373_sumout ,
\Add0~369_sumout ,\Add0~365_sumout ,\Add0~361_sumout ,\Add0~357_sumout ,\Add0~353_sumout ,\Add0~349_sumout ,\Add0~345_sumout ,\Add0~341_sumout ,\Add0~337_sumout ,\Add0~333_sumout ,\Add0~329_sumout ,\Add0~325_sumout }),
	.ay({\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,
\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~3739_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~3739 .accumulate_clock = "none";
defparam \Mult0~3739 .ax_clock = "none";
defparam \Mult0~3739 .ax_width = 27;
defparam \Mult0~3739 .ay_scan_in_clock = "0";
defparam \Mult0~3739 .ay_scan_in_width = 27;
defparam \Mult0~3739 .ay_use_scan_in = "false";
defparam \Mult0~3739 .az_clock = "none";
defparam \Mult0~3739 .bx_clock = "none";
defparam \Mult0~3739 .by_clock = "none";
defparam \Mult0~3739 .by_use_scan_in = "false";
defparam \Mult0~3739 .bz_clock = "none";
defparam \Mult0~3739 .coef_a_0 = 0;
defparam \Mult0~3739 .coef_a_1 = 0;
defparam \Mult0~3739 .coef_a_2 = 0;
defparam \Mult0~3739 .coef_a_3 = 0;
defparam \Mult0~3739 .coef_a_4 = 0;
defparam \Mult0~3739 .coef_a_5 = 0;
defparam \Mult0~3739 .coef_a_6 = 0;
defparam \Mult0~3739 .coef_a_7 = 0;
defparam \Mult0~3739 .coef_b_0 = 0;
defparam \Mult0~3739 .coef_b_1 = 0;
defparam \Mult0~3739 .coef_b_2 = 0;
defparam \Mult0~3739 .coef_b_3 = 0;
defparam \Mult0~3739 .coef_b_4 = 0;
defparam \Mult0~3739 .coef_b_5 = 0;
defparam \Mult0~3739 .coef_b_6 = 0;
defparam \Mult0~3739 .coef_b_7 = 0;
defparam \Mult0~3739 .coef_sel_a_clock = "none";
defparam \Mult0~3739 .coef_sel_b_clock = "none";
defparam \Mult0~3739 .delay_scan_out_ay = "false";
defparam \Mult0~3739 .delay_scan_out_by = "false";
defparam \Mult0~3739 .enable_double_accum = "false";
defparam \Mult0~3739 .load_const_clock = "none";
defparam \Mult0~3739 .load_const_value = 0;
defparam \Mult0~3739 .mode_sub_location = 0;
defparam \Mult0~3739 .negate_clock = "none";
defparam \Mult0~3739 .operand_source_max = "input";
defparam \Mult0~3739 .operand_source_may = "input";
defparam \Mult0~3739 .operand_source_mbx = "input";
defparam \Mult0~3739 .operand_source_mby = "input";
defparam \Mult0~3739 .operation_mode = "m27x27";
defparam \Mult0~3739 .output_clock = "none";
defparam \Mult0~3739 .preadder_subtract_a = "false";
defparam \Mult0~3739 .preadder_subtract_b = "false";
defparam \Mult0~3739 .result_a_width = 64;
defparam \Mult0~3739 .signed_max = "false";
defparam \Mult0~3739 .signed_may = "false";
defparam \Mult0~3739 .signed_mbx = "false";
defparam \Mult0~3739 .signed_mby = "false";
defparam \Mult0~3739 .sub_clock = "none";
defparam \Mult0~3739 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N0
cyclonev_lcell_comb \Mult0~2229 (
// Equation(s):
// \Mult0~2229_sumout  = SUM(( \Mult0~3739_resulta  ) + ( \Mult0~3728_sumout  ) + ( !VCC ))
// \Mult0~2230  = CARRY(( \Mult0~3739_resulta  ) + ( \Mult0~3728_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3728_sumout ),
	.datad(!\Mult0~3739_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2229_sumout ),
	.cout(\Mult0~2230 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2229 .extended_lut = "off";
defparam \Mult0~2229 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N18
cyclonev_lcell_comb \Mult0~3724 (
// Equation(s):
// \Mult0~3724_sumout  = SUM(( \Mult0~4450  ) + ( GND ) + ( \Mult0~3721  ))
// \Mult0~3725  = CARRY(( \Mult0~4450  ) + ( GND ) + ( \Mult0~3721  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4450 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3721 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~3724_sumout ),
	.cout(\Mult0~3725 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~3724 .extended_lut = "off";
defparam \Mult0~3724 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~3724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N12
cyclonev_lcell_comb \Mult0~2225 (
// Equation(s):
// \Mult0~2225_sumout  = SUM(( \Mult0~3724_sumout  ) + ( GND ) + ( \Mult0~2218  ))
// \Mult0~2226  = CARRY(( \Mult0~3724_sumout  ) + ( GND ) + ( \Mult0~2218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~3724_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2225_sumout ),
	.cout(\Mult0~2226 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2225 .extended_lut = "off";
defparam \Mult0~2225 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N51
cyclonev_lcell_comb \Mult0~594 (
// Equation(s):
// \Mult0~594_sumout  = SUM(( \Mult0~2225_sumout  ) + ( \Mult0~2229_sumout  ) + ( \Mult0~591  ))
// \Mult0~595  = CARRY(( \Mult0~2225_sumout  ) + ( \Mult0~2229_sumout  ) + ( \Mult0~591  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2229_sumout ),
	.datad(!\Mult0~2225_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~591 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~594_sumout ),
	.cout(\Mult0~595 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~594 .extended_lut = "off";
defparam \Mult0~594 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N52
dffeas \reg_sum[81] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~594_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[81]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[81] .is_wysiwyg = "true";
defparam \reg_sum[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N0
cyclonev_lcell_comb \Mult0~4077 (
// Equation(s):
// \Mult0~4077_sumout  = SUM(( \Mult0~3368  ) + ( \Mult0~1779  ) + ( \Mult0~3729  ))
// \Mult0~4078  = CARRY(( \Mult0~3368  ) + ( \Mult0~1779  ) + ( \Mult0~3729  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1779 ),
	.datad(!\Mult0~3368 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3729 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4077_sumout ),
	.cout(\Mult0~4078 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4077 .extended_lut = "off";
defparam \Mult0~4077 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4077 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N3
cyclonev_lcell_comb \Mult0~2237 (
// Equation(s):
// \Mult0~2237_sumout  = SUM(( \Mult0~3740  ) + ( \Mult0~4077_sumout  ) + ( \Mult0~2230  ))
// \Mult0~2238  = CARRY(( \Mult0~3740  ) + ( \Mult0~4077_sumout  ) + ( \Mult0~2230  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4077_sumout ),
	.datad(!\Mult0~3740 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2237_sumout ),
	.cout(\Mult0~2238 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2237 .extended_lut = "off";
defparam \Mult0~2237 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N21
cyclonev_lcell_comb \Mult0~4073 (
// Equation(s):
// \Mult0~4073_sumout  = SUM(( \Mult0~4451  ) + ( GND ) + ( \Mult0~3725  ))
// \Mult0~4074  = CARRY(( \Mult0~4451  ) + ( GND ) + ( \Mult0~3725  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4451 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~3725 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4073_sumout ),
	.cout(\Mult0~4074 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4073 .extended_lut = "off";
defparam \Mult0~4073 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mult0~4073 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N15
cyclonev_lcell_comb \Mult0~2233 (
// Equation(s):
// \Mult0~2233_sumout  = SUM(( \Mult0~4073_sumout  ) + ( GND ) + ( \Mult0~2226  ))
// \Mult0~2234  = CARRY(( \Mult0~4073_sumout  ) + ( GND ) + ( \Mult0~2226  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4073_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2233_sumout ),
	.cout(\Mult0~2234 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2233 .extended_lut = "off";
defparam \Mult0~2233 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N54
cyclonev_lcell_comb \Mult0~598 (
// Equation(s):
// \Mult0~598_sumout  = SUM(( \Mult0~2233_sumout  ) + ( \Mult0~2237_sumout  ) + ( \Mult0~595  ))
// \Mult0~599  = CARRY(( \Mult0~2233_sumout  ) + ( \Mult0~2237_sumout  ) + ( \Mult0~595  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2237_sumout ),
	.datad(!\Mult0~2233_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~595 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~598_sumout ),
	.cout(\Mult0~599 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~598 .extended_lut = "off";
defparam \Mult0~598 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N55
dffeas \reg_sum[82] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~598_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[82]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[82] .is_wysiwyg = "true";
defparam \reg_sum[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N24
cyclonev_lcell_comb \Mult0~4081 (
// Equation(s):
// \Mult0~4081_sumout  = SUM(( \Mult0~4452  ) + ( GND ) + ( \Mult0~4074  ))
// \Mult0~4082  = CARRY(( \Mult0~4452  ) + ( GND ) + ( \Mult0~4074  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4452 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4074 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4081_sumout ),
	.cout(\Mult0~4082 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4081 .extended_lut = "off";
defparam \Mult0~4081 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mult0~4081 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N18
cyclonev_lcell_comb \Mult0~2241 (
// Equation(s):
// \Mult0~2241_sumout  = SUM(( GND ) + ( \Mult0~4081_sumout  ) + ( \Mult0~2234  ))
// \Mult0~2242  = CARRY(( GND ) + ( \Mult0~4081_sumout  ) + ( \Mult0~2234  ))

	.dataa(gnd),
	.datab(!\Mult0~4081_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2241_sumout ),
	.cout(\Mult0~2242 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2241 .extended_lut = "off";
defparam \Mult0~2241 .lut_mask = 64'h0000CCCC00000000;
defparam \Mult0~2241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N3
cyclonev_lcell_comb \Mult0~4085 (
// Equation(s):
// \Mult0~4085_sumout  = SUM(( \Mult0~3369  ) + ( \Mult0~1780  ) + ( \Mult0~4078  ))
// \Mult0~4086  = CARRY(( \Mult0~3369  ) + ( \Mult0~1780  ) + ( \Mult0~4078  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1780 ),
	.datad(!\Mult0~3369 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4078 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4085_sumout ),
	.cout(\Mult0~4086 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4085 .extended_lut = "off";
defparam \Mult0~4085 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4085 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N6
cyclonev_lcell_comb \Mult0~2245 (
// Equation(s):
// \Mult0~2245_sumout  = SUM(( \Mult0~4085_sumout  ) + ( \Mult0~3741  ) + ( \Mult0~2238  ))
// \Mult0~2246  = CARRY(( \Mult0~4085_sumout  ) + ( \Mult0~3741  ) + ( \Mult0~2238  ))

	.dataa(gnd),
	.datab(!\Mult0~3741 ),
	.datac(!\Mult0~4085_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2245_sumout ),
	.cout(\Mult0~2246 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2245 .extended_lut = "off";
defparam \Mult0~2245 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~2245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y43_N57
cyclonev_lcell_comb \Mult0~602 (
// Equation(s):
// \Mult0~602_sumout  = SUM(( \Mult0~2245_sumout  ) + ( \Mult0~2241_sumout  ) + ( \Mult0~599  ))
// \Mult0~603  = CARRY(( \Mult0~2245_sumout  ) + ( \Mult0~2241_sumout  ) + ( \Mult0~599  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2241_sumout ),
	.datad(!\Mult0~2245_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~599 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~602_sumout ),
	.cout(\Mult0~603 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~602 .extended_lut = "off";
defparam \Mult0~602 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y43_N58
dffeas \reg_sum[83] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~602_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[83]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[83] .is_wysiwyg = "true";
defparam \reg_sum[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N6
cyclonev_lcell_comb \Mult0~4093 (
// Equation(s):
// \Mult0~4093_sumout  = SUM(( \Mult0~1781  ) + ( \Mult0~3370  ) + ( \Mult0~4086  ))
// \Mult0~4094  = CARRY(( \Mult0~1781  ) + ( \Mult0~3370  ) + ( \Mult0~4086  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3370 ),
	.datad(!\Mult0~1781 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4086 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4093_sumout ),
	.cout(\Mult0~4094 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4093 .extended_lut = "off";
defparam \Mult0~4093 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4093 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N9
cyclonev_lcell_comb \Mult0~2253 (
// Equation(s):
// \Mult0~2253_sumout  = SUM(( \Mult0~4093_sumout  ) + ( \Mult0~3742  ) + ( \Mult0~2246  ))
// \Mult0~2254  = CARRY(( \Mult0~4093_sumout  ) + ( \Mult0~3742  ) + ( \Mult0~2246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3742 ),
	.datad(!\Mult0~4093_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2253_sumout ),
	.cout(\Mult0~2254 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2253 .extended_lut = "off";
defparam \Mult0~2253 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N27
cyclonev_lcell_comb \Mult0~4089 (
// Equation(s):
// \Mult0~4089_sumout  = SUM(( \Mult0~4453  ) + ( GND ) + ( \Mult0~4082  ))
// \Mult0~4090  = CARRY(( \Mult0~4453  ) + ( GND ) + ( \Mult0~4082  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4453 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4082 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4089_sumout ),
	.cout(\Mult0~4090 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4089 .extended_lut = "off";
defparam \Mult0~4089 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4089 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N21
cyclonev_lcell_comb \Mult0~2249 (
// Equation(s):
// \Mult0~2249_sumout  = SUM(( \Mult0~4089_sumout  ) + ( GND ) + ( \Mult0~2242  ))
// \Mult0~2250  = CARRY(( \Mult0~4089_sumout  ) + ( GND ) + ( \Mult0~2242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4089_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2249_sumout ),
	.cout(\Mult0~2250 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2249 .extended_lut = "off";
defparam \Mult0~2249 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N0
cyclonev_lcell_comb \Mult0~606 (
// Equation(s):
// \Mult0~606_sumout  = SUM(( \Mult0~2249_sumout  ) + ( \Mult0~2253_sumout  ) + ( \Mult0~603  ))
// \Mult0~607  = CARRY(( \Mult0~2249_sumout  ) + ( \Mult0~2253_sumout  ) + ( \Mult0~603  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2253_sumout ),
	.datad(!\Mult0~2249_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~603 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~606_sumout ),
	.cout(\Mult0~607 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~606 .extended_lut = "off";
defparam \Mult0~606 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~606 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N1
dffeas \reg_sum[84] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~606_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[84]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[84] .is_wysiwyg = "true";
defparam \reg_sum[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y46_N30
cyclonev_lcell_comb \Mult0~4097 (
// Equation(s):
// \Mult0~4097_sumout  = SUM(( \Mult0~4454  ) + ( GND ) + ( \Mult0~4090  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4454 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4090 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4097_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~4097 .extended_lut = "off";
defparam \Mult0~4097 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4097 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N24
cyclonev_lcell_comb \Mult0~2257 (
// Equation(s):
// \Mult0~2257_sumout  = SUM(( GND ) + ( \Mult0~4097_sumout  ) + ( \Mult0~2250  ))
// \Mult0~2258  = CARRY(( GND ) + ( \Mult0~4097_sumout  ) + ( \Mult0~2250  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4097_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2257_sumout ),
	.cout(\Mult0~2258 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2257 .extended_lut = "off";
defparam \Mult0~2257 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N9
cyclonev_lcell_comb \Mult0~4101 (
// Equation(s):
// \Mult0~4101_sumout  = SUM(( \Mult0~1782  ) + ( \Mult0~3371  ) + ( \Mult0~4094  ))
// \Mult0~4102  = CARRY(( \Mult0~1782  ) + ( \Mult0~3371  ) + ( \Mult0~4094  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3371 ),
	.datad(!\Mult0~1782 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4094 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4101_sumout ),
	.cout(\Mult0~4102 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4101 .extended_lut = "off";
defparam \Mult0~4101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N12
cyclonev_lcell_comb \Mult0~2261 (
// Equation(s):
// \Mult0~2261_sumout  = SUM(( \Mult0~4101_sumout  ) + ( \Mult0~3743  ) + ( \Mult0~2254  ))
// \Mult0~2262  = CARRY(( \Mult0~4101_sumout  ) + ( \Mult0~3743  ) + ( \Mult0~2254  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3743 ),
	.datad(!\Mult0~4101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2254 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2261_sumout ),
	.cout(\Mult0~2262 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2261 .extended_lut = "off";
defparam \Mult0~2261 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N3
cyclonev_lcell_comb \Mult0~610 (
// Equation(s):
// \Mult0~610_sumout  = SUM(( \Mult0~2261_sumout  ) + ( \Mult0~2257_sumout  ) + ( \Mult0~607  ))
// \Mult0~611  = CARRY(( \Mult0~2261_sumout  ) + ( \Mult0~2257_sumout  ) + ( \Mult0~607  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2257_sumout ),
	.datad(!\Mult0~2261_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~607 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~610_sumout ),
	.cout(\Mult0~611 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~610 .extended_lut = "off";
defparam \Mult0~610 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N5
dffeas \reg_sum[85] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~610_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[85]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[85] .is_wysiwyg = "true";
defparam \reg_sum[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N27
cyclonev_lcell_comb \Mult0~2265 (
// Equation(s):
// \Mult0~2265_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0~2258  ))
// \Mult0~2266  = CARRY(( GND ) + ( GND ) + ( \Mult0~2258  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2258 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2265_sumout ),
	.cout(\Mult0~2266 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2265 .extended_lut = "off";
defparam \Mult0~2265 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0~2265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N12
cyclonev_lcell_comb \Mult0~4105 (
// Equation(s):
// \Mult0~4105_sumout  = SUM(( \Mult0~3372  ) + ( \Mult0~1783  ) + ( \Mult0~4102  ))
// \Mult0~4106  = CARRY(( \Mult0~3372  ) + ( \Mult0~1783  ) + ( \Mult0~4102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1783 ),
	.datad(!\Mult0~3372 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4105_sumout ),
	.cout(\Mult0~4106 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4105 .extended_lut = "off";
defparam \Mult0~4105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N15
cyclonev_lcell_comb \Mult0~2269 (
// Equation(s):
// \Mult0~2269_sumout  = SUM(( \Mult0~4105_sumout  ) + ( \Mult0~3744  ) + ( \Mult0~2262  ))
// \Mult0~2270  = CARRY(( \Mult0~4105_sumout  ) + ( \Mult0~3744  ) + ( \Mult0~2262  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3744 ),
	.datad(!\Mult0~4105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2262 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2269_sumout ),
	.cout(\Mult0~2270 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2269 .extended_lut = "off";
defparam \Mult0~2269 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N6
cyclonev_lcell_comb \Mult0~614 (
// Equation(s):
// \Mult0~614_sumout  = SUM(( \Mult0~2269_sumout  ) + ( \Mult0~2265_sumout  ) + ( \Mult0~611  ))
// \Mult0~615  = CARRY(( \Mult0~2269_sumout  ) + ( \Mult0~2265_sumout  ) + ( \Mult0~611  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2265_sumout ),
	.datad(!\Mult0~2269_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~611 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~614_sumout ),
	.cout(\Mult0~615 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~614 .extended_lut = "off";
defparam \Mult0~614 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~614 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N7
dffeas \reg_sum[86] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~614_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[86]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[86] .is_wysiwyg = "true";
defparam \reg_sum[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y46_N30
cyclonev_lcell_comb \Mult0~2273 (
// Equation(s):
// \Mult0~2273_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0~2266  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2266 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2273_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~2273 .extended_lut = "off";
defparam \Mult0~2273 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0~2273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N15
cyclonev_lcell_comb \Mult0~4109 (
// Equation(s):
// \Mult0~4109_sumout  = SUM(( \Mult0~3373  ) + ( \Mult0~1784  ) + ( \Mult0~4106  ))
// \Mult0~4110  = CARRY(( \Mult0~3373  ) + ( \Mult0~1784  ) + ( \Mult0~4106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1784 ),
	.datad(!\Mult0~3373 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4109_sumout ),
	.cout(\Mult0~4110 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4109 .extended_lut = "off";
defparam \Mult0~4109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N18
cyclonev_lcell_comb \Mult0~2277 (
// Equation(s):
// \Mult0~2277_sumout  = SUM(( \Mult0~3745  ) + ( \Mult0~4109_sumout  ) + ( \Mult0~2270  ))
// \Mult0~2278  = CARRY(( \Mult0~3745  ) + ( \Mult0~4109_sumout  ) + ( \Mult0~2270  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4109_sumout ),
	.datad(!\Mult0~3745 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2270 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2277_sumout ),
	.cout(\Mult0~2278 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2277 .extended_lut = "off";
defparam \Mult0~2277 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N9
cyclonev_lcell_comb \Mult0~618 (
// Equation(s):
// \Mult0~618_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2277_sumout  ) + ( \Mult0~615  ))
// \Mult0~619  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2277_sumout  ) + ( \Mult0~615  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(!\Mult0~2277_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~615 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~618_sumout ),
	.cout(\Mult0~619 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~618 .extended_lut = "off";
defparam \Mult0~618 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~618 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N11
dffeas \reg_sum[87] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~618_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[87]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[87] .is_wysiwyg = "true";
defparam \reg_sum[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N18
cyclonev_lcell_comb \Mult0~4113 (
// Equation(s):
// \Mult0~4113_sumout  = SUM(( \Mult0~3374  ) + ( \Mult0~1785  ) + ( \Mult0~4110  ))
// \Mult0~4114  = CARRY(( \Mult0~3374  ) + ( \Mult0~1785  ) + ( \Mult0~4110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~1785 ),
	.datad(!\Mult0~3374 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4113_sumout ),
	.cout(\Mult0~4114 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4113 .extended_lut = "off";
defparam \Mult0~4113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N21
cyclonev_lcell_comb \Mult0~2281 (
// Equation(s):
// \Mult0~2281_sumout  = SUM(( \Mult0~3746  ) + ( \Mult0~4113_sumout  ) + ( \Mult0~2278  ))
// \Mult0~2282  = CARRY(( \Mult0~3746  ) + ( \Mult0~4113_sumout  ) + ( \Mult0~2278  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4113_sumout ),
	.datad(!\Mult0~3746 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2278 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2281_sumout ),
	.cout(\Mult0~2282 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2281 .extended_lut = "off";
defparam \Mult0~2281 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N12
cyclonev_lcell_comb \Mult0~622 (
// Equation(s):
// \Mult0~622_sumout  = SUM(( \Mult0~2281_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~619  ))
// \Mult0~623  = CARRY(( \Mult0~2281_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~619  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(gnd),
	.datad(!\Mult0~2281_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~619 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~622_sumout ),
	.cout(\Mult0~623 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~622 .extended_lut = "off";
defparam \Mult0~622 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~622 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N14
dffeas \reg_sum[88] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~622_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[88]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[88] .is_wysiwyg = "true";
defparam \reg_sum[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N21
cyclonev_lcell_comb \Mult0~4117 (
// Equation(s):
// \Mult0~4117_sumout  = SUM(( \Mult0~1786  ) + ( \Mult0~3375  ) + ( \Mult0~4114  ))
// \Mult0~4118  = CARRY(( \Mult0~1786  ) + ( \Mult0~3375  ) + ( \Mult0~4114  ))

	.dataa(!\Mult0~3375 ),
	.datab(gnd),
	.datac(!\Mult0~1786 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4117_sumout ),
	.cout(\Mult0~4118 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4117 .extended_lut = "off";
defparam \Mult0~4117 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~4117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N24
cyclonev_lcell_comb \Mult0~2285 (
// Equation(s):
// \Mult0~2285_sumout  = SUM(( \Mult0~4117_sumout  ) + ( \Mult0~3747  ) + ( \Mult0~2282  ))
// \Mult0~2286  = CARRY(( \Mult0~4117_sumout  ) + ( \Mult0~3747  ) + ( \Mult0~2282  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3747 ),
	.datad(!\Mult0~4117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2282 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2285_sumout ),
	.cout(\Mult0~2286 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2285 .extended_lut = "off";
defparam \Mult0~2285 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N15
cyclonev_lcell_comb \Mult0~626 (
// Equation(s):
// \Mult0~626_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2285_sumout  ) + ( \Mult0~623  ))
// \Mult0~627  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2285_sumout  ) + ( \Mult0~623  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(!\Mult0~2285_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~623 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~626_sumout ),
	.cout(\Mult0~627 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~626 .extended_lut = "off";
defparam \Mult0~626 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N16
dffeas \reg_sum[89] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~626_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[89]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[89] .is_wysiwyg = "true";
defparam \reg_sum[89] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y47_N0
cyclonev_mac \Mult0~4773 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~321_sumout ,\Add0~317_sumout ,\Add0~313_sumout ,\Add0~309_sumout ,\Add0~305_sumout ,\Add0~301_sumout ,\Add0~297_sumout ,\Add0~293_sumout ,\Add0~289_sumout }),
	.ay({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 ,\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~4773_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~4773 .accumulate_clock = "none";
defparam \Mult0~4773 .ax_clock = "none";
defparam \Mult0~4773 .ax_width = 9;
defparam \Mult0~4773 .ay_scan_in_clock = "0";
defparam \Mult0~4773 .ay_scan_in_width = 14;
defparam \Mult0~4773 .ay_use_scan_in = "false";
defparam \Mult0~4773 .az_clock = "none";
defparam \Mult0~4773 .bx_clock = "none";
defparam \Mult0~4773 .by_clock = "none";
defparam \Mult0~4773 .by_use_scan_in = "false";
defparam \Mult0~4773 .bz_clock = "none";
defparam \Mult0~4773 .coef_a_0 = 0;
defparam \Mult0~4773 .coef_a_1 = 0;
defparam \Mult0~4773 .coef_a_2 = 0;
defparam \Mult0~4773 .coef_a_3 = 0;
defparam \Mult0~4773 .coef_a_4 = 0;
defparam \Mult0~4773 .coef_a_5 = 0;
defparam \Mult0~4773 .coef_a_6 = 0;
defparam \Mult0~4773 .coef_a_7 = 0;
defparam \Mult0~4773 .coef_b_0 = 0;
defparam \Mult0~4773 .coef_b_1 = 0;
defparam \Mult0~4773 .coef_b_2 = 0;
defparam \Mult0~4773 .coef_b_3 = 0;
defparam \Mult0~4773 .coef_b_4 = 0;
defparam \Mult0~4773 .coef_b_5 = 0;
defparam \Mult0~4773 .coef_b_6 = 0;
defparam \Mult0~4773 .coef_b_7 = 0;
defparam \Mult0~4773 .coef_sel_a_clock = "none";
defparam \Mult0~4773 .coef_sel_b_clock = "none";
defparam \Mult0~4773 .delay_scan_out_ay = "false";
defparam \Mult0~4773 .delay_scan_out_by = "false";
defparam \Mult0~4773 .enable_double_accum = "false";
defparam \Mult0~4773 .load_const_clock = "none";
defparam \Mult0~4773 .load_const_value = 0;
defparam \Mult0~4773 .mode_sub_location = 0;
defparam \Mult0~4773 .negate_clock = "none";
defparam \Mult0~4773 .operand_source_max = "input";
defparam \Mult0~4773 .operand_source_may = "input";
defparam \Mult0~4773 .operand_source_mbx = "input";
defparam \Mult0~4773 .operand_source_mby = "input";
defparam \Mult0~4773 .operation_mode = "m18x18_full";
defparam \Mult0~4773 .output_clock = "none";
defparam \Mult0~4773 .preadder_subtract_a = "false";
defparam \Mult0~4773 .preadder_subtract_b = "false";
defparam \Mult0~4773 .result_a_width = 64;
defparam \Mult0~4773 .signed_max = "false";
defparam \Mult0~4773 .signed_may = "false";
defparam \Mult0~4773 .signed_mbx = "false";
defparam \Mult0~4773 .signed_mby = "false";
defparam \Mult0~4773 .sub_clock = "none";
defparam \Mult0~4773 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N24
cyclonev_lcell_comb \Mult0~4121 (
// Equation(s):
// \Mult0~4121_sumout  = SUM(( \Mult0~4773_resulta  ) + ( \Mult0~3376  ) + ( \Mult0~4118  ))
// \Mult0~4122  = CARRY(( \Mult0~4773_resulta  ) + ( \Mult0~3376  ) + ( \Mult0~4118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3376 ),
	.datad(!\Mult0~4773_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4121_sumout ),
	.cout(\Mult0~4122 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4121 .extended_lut = "off";
defparam \Mult0~4121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N27
cyclonev_lcell_comb \Mult0~2289 (
// Equation(s):
// \Mult0~2289_sumout  = SUM(( \Mult0~3748  ) + ( \Mult0~4121_sumout  ) + ( \Mult0~2286  ))
// \Mult0~2290  = CARRY(( \Mult0~3748  ) + ( \Mult0~4121_sumout  ) + ( \Mult0~2286  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4121_sumout ),
	.datad(!\Mult0~3748 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2286 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2289_sumout ),
	.cout(\Mult0~2290 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2289 .extended_lut = "off";
defparam \Mult0~2289 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N18
cyclonev_lcell_comb \Mult0~630 (
// Equation(s):
// \Mult0~630_sumout  = SUM(( \Mult0~2289_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~627  ))
// \Mult0~631  = CARRY(( \Mult0~2289_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~627  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(gnd),
	.datad(!\Mult0~2289_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~627 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~630_sumout ),
	.cout(\Mult0~631 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~630 .extended_lut = "off";
defparam \Mult0~630 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N19
dffeas \reg_sum[90] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~630_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[90]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[90] .is_wysiwyg = "true";
defparam \reg_sum[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N27
cyclonev_lcell_comb \Mult0~4125 (
// Equation(s):
// \Mult0~4125_sumout  = SUM(( \Mult0~3377  ) + ( \Mult0~4774  ) + ( \Mult0~4122  ))
// \Mult0~4126  = CARRY(( \Mult0~3377  ) + ( \Mult0~4774  ) + ( \Mult0~4122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4774 ),
	.datad(!\Mult0~3377 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4125_sumout ),
	.cout(\Mult0~4126 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4125 .extended_lut = "off";
defparam \Mult0~4125 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N30
cyclonev_lcell_comb \Mult0~2293 (
// Equation(s):
// \Mult0~2293_sumout  = SUM(( \Mult0~4125_sumout  ) + ( \Mult0~3749  ) + ( \Mult0~2290  ))
// \Mult0~2294  = CARRY(( \Mult0~4125_sumout  ) + ( \Mult0~3749  ) + ( \Mult0~2290  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3749 ),
	.datad(!\Mult0~4125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2290 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2293_sumout ),
	.cout(\Mult0~2294 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2293 .extended_lut = "off";
defparam \Mult0~2293 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N21
cyclonev_lcell_comb \Mult0~634 (
// Equation(s):
// \Mult0~634_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2293_sumout  ) + ( \Mult0~631  ))
// \Mult0~635  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2293_sumout  ) + ( \Mult0~631  ))

	.dataa(!\Mult0~2293_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~631 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~634_sumout ),
	.cout(\Mult0~635 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~634 .extended_lut = "off";
defparam \Mult0~634 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N22
dffeas \reg_sum[91] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~634_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[91]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[91] .is_wysiwyg = "true";
defparam \reg_sum[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N30
cyclonev_lcell_comb \Mult0~4129 (
// Equation(s):
// \Mult0~4129_sumout  = SUM(( \Mult0~4775  ) + ( \Mult0~3378  ) + ( \Mult0~4126  ))
// \Mult0~4130  = CARRY(( \Mult0~4775  ) + ( \Mult0~3378  ) + ( \Mult0~4126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3378 ),
	.datad(!\Mult0~4775 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4129_sumout ),
	.cout(\Mult0~4130 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4129 .extended_lut = "off";
defparam \Mult0~4129 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N33
cyclonev_lcell_comb \Mult0~2297 (
// Equation(s):
// \Mult0~2297_sumout  = SUM(( \Mult0~4129_sumout  ) + ( \Mult0~3750  ) + ( \Mult0~2294  ))
// \Mult0~2298  = CARRY(( \Mult0~4129_sumout  ) + ( \Mult0~3750  ) + ( \Mult0~2294  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3750 ),
	.datad(!\Mult0~4129_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2294 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2297_sumout ),
	.cout(\Mult0~2298 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2297 .extended_lut = "off";
defparam \Mult0~2297 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N24
cyclonev_lcell_comb \Mult0~638 (
// Equation(s):
// \Mult0~638_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2297_sumout  ) + ( \Mult0~635  ))
// \Mult0~639  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2297_sumout  ) + ( \Mult0~635  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(!\Mult0~2297_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~635 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~638_sumout ),
	.cout(\Mult0~639 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~638 .extended_lut = "off";
defparam \Mult0~638 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~638 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N26
dffeas \reg_sum[92] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~638_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[92]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[92] .is_wysiwyg = "true";
defparam \reg_sum[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N33
cyclonev_lcell_comb \Mult0~4133 (
// Equation(s):
// \Mult0~4133_sumout  = SUM(( \Mult0~3379  ) + ( \Mult0~4776  ) + ( \Mult0~4130  ))
// \Mult0~4134  = CARRY(( \Mult0~3379  ) + ( \Mult0~4776  ) + ( \Mult0~4130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4776 ),
	.datad(!\Mult0~3379 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4133_sumout ),
	.cout(\Mult0~4134 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4133 .extended_lut = "off";
defparam \Mult0~4133 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N36
cyclonev_lcell_comb \Mult0~2301 (
// Equation(s):
// \Mult0~2301_sumout  = SUM(( \Mult0~4133_sumout  ) + ( \Mult0~3751  ) + ( \Mult0~2298  ))
// \Mult0~2302  = CARRY(( \Mult0~4133_sumout  ) + ( \Mult0~3751  ) + ( \Mult0~2298  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3751 ),
	.datad(!\Mult0~4133_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2298 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2301_sumout ),
	.cout(\Mult0~2302 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2301 .extended_lut = "off";
defparam \Mult0~2301 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N27
cyclonev_lcell_comb \Mult0~642 (
// Equation(s):
// \Mult0~642_sumout  = SUM(( \Mult0~2301_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~639  ))
// \Mult0~643  = CARRY(( \Mult0~2301_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~639  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2301_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~639 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~642_sumout ),
	.cout(\Mult0~643 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~642 .extended_lut = "off";
defparam \Mult0~642 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N28
dffeas \reg_sum[93] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~642_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[93]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[93] .is_wysiwyg = "true";
defparam \reg_sum[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N36
cyclonev_lcell_comb \Mult0~4137 (
// Equation(s):
// \Mult0~4137_sumout  = SUM(( \Mult0~4777  ) + ( \Mult0~3380  ) + ( \Mult0~4134  ))
// \Mult0~4138  = CARRY(( \Mult0~4777  ) + ( \Mult0~3380  ) + ( \Mult0~4134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3380 ),
	.datad(!\Mult0~4777 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4137_sumout ),
	.cout(\Mult0~4138 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4137 .extended_lut = "off";
defparam \Mult0~4137 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N39
cyclonev_lcell_comb \Mult0~2305 (
// Equation(s):
// \Mult0~2305_sumout  = SUM(( \Mult0~4137_sumout  ) + ( \Mult0~3752  ) + ( \Mult0~2302  ))
// \Mult0~2306  = CARRY(( \Mult0~4137_sumout  ) + ( \Mult0~3752  ) + ( \Mult0~2302  ))

	.dataa(!\Mult0~3752 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4137_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2302 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2305_sumout ),
	.cout(\Mult0~2306 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2305 .extended_lut = "off";
defparam \Mult0~2305 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~2305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N30
cyclonev_lcell_comb \Mult0~646 (
// Equation(s):
// \Mult0~646_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2305_sumout  ) + ( \Mult0~643  ))
// \Mult0~647  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2305_sumout  ) + ( \Mult0~643  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(!\Mult0~2305_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~643 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~646_sumout ),
	.cout(\Mult0~647 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~646 .extended_lut = "off";
defparam \Mult0~646 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~646 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N32
dffeas \reg_sum[94] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~646_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[94]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[94] .is_wysiwyg = "true";
defparam \reg_sum[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N39
cyclonev_lcell_comb \Mult0~4141 (
// Equation(s):
// \Mult0~4141_sumout  = SUM(( \Mult0~4778  ) + ( \Mult0~3381  ) + ( \Mult0~4138  ))
// \Mult0~4142  = CARRY(( \Mult0~4778  ) + ( \Mult0~3381  ) + ( \Mult0~4138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3381 ),
	.datad(!\Mult0~4778 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4141_sumout ),
	.cout(\Mult0~4142 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4141 .extended_lut = "off";
defparam \Mult0~4141 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N42
cyclonev_lcell_comb \Mult0~2309 (
// Equation(s):
// \Mult0~2309_sumout  = SUM(( \Mult0~3753  ) + ( \Mult0~4141_sumout  ) + ( \Mult0~2306  ))
// \Mult0~2310  = CARRY(( \Mult0~3753  ) + ( \Mult0~4141_sumout  ) + ( \Mult0~2306  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4141_sumout ),
	.datad(!\Mult0~3753 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2306 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2309_sumout ),
	.cout(\Mult0~2310 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2309 .extended_lut = "off";
defparam \Mult0~2309 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N33
cyclonev_lcell_comb \Mult0~650 (
// Equation(s):
// \Mult0~650_sumout  = SUM(( \Mult0~2309_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~647  ))
// \Mult0~651  = CARRY(( \Mult0~2309_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~647  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2309_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~647 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~650_sumout ),
	.cout(\Mult0~651 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~650 .extended_lut = "off";
defparam \Mult0~650 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~650 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N35
dffeas \reg_sum[95] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~650_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[95]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[95] .is_wysiwyg = "true";
defparam \reg_sum[95] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N42
cyclonev_lcell_comb \Mult0~4145 (
// Equation(s):
// \Mult0~4145_sumout  = SUM(( \Mult0~4779  ) + ( \Mult0~3382  ) + ( \Mult0~4142  ))
// \Mult0~4146  = CARRY(( \Mult0~4779  ) + ( \Mult0~3382  ) + ( \Mult0~4142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3382 ),
	.datad(!\Mult0~4779 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4145_sumout ),
	.cout(\Mult0~4146 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4145 .extended_lut = "off";
defparam \Mult0~4145 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N45
cyclonev_lcell_comb \Mult0~2313 (
// Equation(s):
// \Mult0~2313_sumout  = SUM(( \Mult0~4145_sumout  ) + ( \Mult0~3754  ) + ( \Mult0~2310  ))
// \Mult0~2314  = CARRY(( \Mult0~4145_sumout  ) + ( \Mult0~3754  ) + ( \Mult0~2310  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3754 ),
	.datad(!\Mult0~4145_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2310 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2313_sumout ),
	.cout(\Mult0~2314 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2313 .extended_lut = "off";
defparam \Mult0~2313 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N36
cyclonev_lcell_comb \Mult0~654 (
// Equation(s):
// \Mult0~654_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2313_sumout  ) + ( \Mult0~651  ))
// \Mult0~655  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2313_sumout  ) + ( \Mult0~651  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(!\Mult0~2313_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~651 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~654_sumout ),
	.cout(\Mult0~655 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~654 .extended_lut = "off";
defparam \Mult0~654 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N38
dffeas \reg_sum[96] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~654_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[96]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[96] .is_wysiwyg = "true";
defparam \reg_sum[96] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N45
cyclonev_lcell_comb \Mult0~4149 (
// Equation(s):
// \Mult0~4149_sumout  = SUM(( \Mult0~4780  ) + ( \Mult0~3383  ) + ( \Mult0~4146  ))
// \Mult0~4150  = CARRY(( \Mult0~4780  ) + ( \Mult0~3383  ) + ( \Mult0~4146  ))

	.dataa(!\Mult0~3383 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4780 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4149_sumout ),
	.cout(\Mult0~4150 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4149 .extended_lut = "off";
defparam \Mult0~4149 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~4149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N48
cyclonev_lcell_comb \Mult0~2317 (
// Equation(s):
// \Mult0~2317_sumout  = SUM(( \Mult0~4149_sumout  ) + ( \Mult0~3755  ) + ( \Mult0~2314  ))
// \Mult0~2318  = CARRY(( \Mult0~4149_sumout  ) + ( \Mult0~3755  ) + ( \Mult0~2314  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3755 ),
	.datad(!\Mult0~4149_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2314 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2317_sumout ),
	.cout(\Mult0~2318 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2317 .extended_lut = "off";
defparam \Mult0~2317 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N39
cyclonev_lcell_comb \Mult0~658 (
// Equation(s):
// \Mult0~658_sumout  = SUM(( \Mult0~2317_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~655  ))
// \Mult0~659  = CARRY(( \Mult0~2317_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~655  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2317_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~655 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~658_sumout ),
	.cout(\Mult0~659 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~658 .extended_lut = "off";
defparam \Mult0~658 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~658 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N40
dffeas \reg_sum[97] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~658_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[97]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[97] .is_wysiwyg = "true";
defparam \reg_sum[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N48
cyclonev_lcell_comb \Mult0~4153 (
// Equation(s):
// \Mult0~4153_sumout  = SUM(( \Mult0~3384  ) + ( \Mult0~4781  ) + ( \Mult0~4150  ))
// \Mult0~4154  = CARRY(( \Mult0~3384  ) + ( \Mult0~4781  ) + ( \Mult0~4150  ))

	.dataa(gnd),
	.datab(!\Mult0~4781 ),
	.datac(gnd),
	.datad(!\Mult0~3384 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4153_sumout ),
	.cout(\Mult0~4154 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4153 .extended_lut = "off";
defparam \Mult0~4153 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~4153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N51
cyclonev_lcell_comb \Mult0~2321 (
// Equation(s):
// \Mult0~2321_sumout  = SUM(( \Mult0~4153_sumout  ) + ( \Mult0~3756  ) + ( \Mult0~2318  ))
// \Mult0~2322  = CARRY(( \Mult0~4153_sumout  ) + ( \Mult0~3756  ) + ( \Mult0~2318  ))

	.dataa(!\Mult0~3756 ),
	.datab(gnd),
	.datac(!\Mult0~4153_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2318 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2321_sumout ),
	.cout(\Mult0~2322 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2321 .extended_lut = "off";
defparam \Mult0~2321 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~2321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N42
cyclonev_lcell_comb \Mult0~662 (
// Equation(s):
// \Mult0~662_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2321_sumout  ) + ( \Mult0~659  ))
// \Mult0~663  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2321_sumout  ) + ( \Mult0~659  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(!\Mult0~2321_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~659 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~662_sumout ),
	.cout(\Mult0~663 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~662 .extended_lut = "off";
defparam \Mult0~662 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~662 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N44
dffeas \reg_sum[98] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~662_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[98]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[98] .is_wysiwyg = "true";
defparam \reg_sum[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N51
cyclonev_lcell_comb \Mult0~4157 (
// Equation(s):
// \Mult0~4157_sumout  = SUM(( \Mult0~4782  ) + ( \Mult0~3385  ) + ( \Mult0~4154  ))
// \Mult0~4158  = CARRY(( \Mult0~4782  ) + ( \Mult0~3385  ) + ( \Mult0~4154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3385 ),
	.datad(!\Mult0~4782 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4157_sumout ),
	.cout(\Mult0~4158 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4157 .extended_lut = "off";
defparam \Mult0~4157 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N54
cyclonev_lcell_comb \Mult0~2325 (
// Equation(s):
// \Mult0~2325_sumout  = SUM(( \Mult0~4157_sumout  ) + ( \Mult0~3757  ) + ( \Mult0~2322  ))
// \Mult0~2326  = CARRY(( \Mult0~4157_sumout  ) + ( \Mult0~3757  ) + ( \Mult0~2322  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3757 ),
	.datad(!\Mult0~4157_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2322 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2325_sumout ),
	.cout(\Mult0~2326 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2325 .extended_lut = "off";
defparam \Mult0~2325 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N45
cyclonev_lcell_comb \Mult0~666 (
// Equation(s):
// \Mult0~666_sumout  = SUM(( \Mult0~2325_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~663  ))
// \Mult0~667  = CARRY(( \Mult0~2325_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~663  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2325_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~663 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~666_sumout ),
	.cout(\Mult0~667 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~666 .extended_lut = "off";
defparam \Mult0~666 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~666 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N47
dffeas \reg_sum[99] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~666_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[99]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[99] .is_wysiwyg = "true";
defparam \reg_sum[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N54
cyclonev_lcell_comb \Mult0~4161 (
// Equation(s):
// \Mult0~4161_sumout  = SUM(( \Mult0~4783  ) + ( \Mult0~3386  ) + ( \Mult0~4158  ))
// \Mult0~4162  = CARRY(( \Mult0~4783  ) + ( \Mult0~3386  ) + ( \Mult0~4158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3386 ),
	.datad(!\Mult0~4783 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4161_sumout ),
	.cout(\Mult0~4162 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4161 .extended_lut = "off";
defparam \Mult0~4161 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y42_N57
cyclonev_lcell_comb \Mult0~2329 (
// Equation(s):
// \Mult0~2329_sumout  = SUM(( \Mult0~4161_sumout  ) + ( \Mult0~3758  ) + ( \Mult0~2326  ))
// \Mult0~2330  = CARRY(( \Mult0~4161_sumout  ) + ( \Mult0~3758  ) + ( \Mult0~2326  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3758 ),
	.datad(!\Mult0~4161_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2326 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2329_sumout ),
	.cout(\Mult0~2330 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2329 .extended_lut = "off";
defparam \Mult0~2329 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N48
cyclonev_lcell_comb \Mult0~670 (
// Equation(s):
// \Mult0~670_sumout  = SUM(( \Mult0~2329_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~667  ))
// \Mult0~671  = CARRY(( \Mult0~2329_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~667  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(gnd),
	.datad(!\Mult0~2329_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~667 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~670_sumout ),
	.cout(\Mult0~671 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~670 .extended_lut = "off";
defparam \Mult0~670 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~670 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N50
dffeas \reg_sum[100] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~670_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[100]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[100] .is_wysiwyg = "true";
defparam \reg_sum[100] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y44_N57
cyclonev_lcell_comb \Mult0~4165 (
// Equation(s):
// \Mult0~4165_sumout  = SUM(( \Mult0~4784  ) + ( \Mult0~3387  ) + ( \Mult0~4162  ))
// \Mult0~4166  = CARRY(( \Mult0~4784  ) + ( \Mult0~3387  ) + ( \Mult0~4162  ))

	.dataa(!\Mult0~3387 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4784 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4165_sumout ),
	.cout(\Mult0~4166 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4165 .extended_lut = "off";
defparam \Mult0~4165 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~4165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N0
cyclonev_lcell_comb \Mult0~2333 (
// Equation(s):
// \Mult0~2333_sumout  = SUM(( \Mult0~4165_sumout  ) + ( \Mult0~3759  ) + ( \Mult0~2330  ))
// \Mult0~2334  = CARRY(( \Mult0~4165_sumout  ) + ( \Mult0~3759  ) + ( \Mult0~2330  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3759 ),
	.datad(!\Mult0~4165_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2330 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2333_sumout ),
	.cout(\Mult0~2334 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2333 .extended_lut = "off";
defparam \Mult0~2333 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N51
cyclonev_lcell_comb \Mult0~674 (
// Equation(s):
// \Mult0~674_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2333_sumout  ) + ( \Mult0~671  ))
// \Mult0~675  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2333_sumout  ) + ( \Mult0~671  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(!\Mult0~2333_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~671 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~674_sumout ),
	.cout(\Mult0~675 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~674 .extended_lut = "off";
defparam \Mult0~674 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~674 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N53
dffeas \reg_sum[101] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~674_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[101]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[101] .is_wysiwyg = "true";
defparam \reg_sum[101] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N0
cyclonev_lcell_comb \Mult0~4169 (
// Equation(s):
// \Mult0~4169_sumout  = SUM(( \Mult0~4785  ) + ( \Mult0~3388  ) + ( \Mult0~4166  ))
// \Mult0~4170  = CARRY(( \Mult0~4785  ) + ( \Mult0~3388  ) + ( \Mult0~4166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3388 ),
	.datad(!\Mult0~4785 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4169_sumout ),
	.cout(\Mult0~4170 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4169 .extended_lut = "off";
defparam \Mult0~4169 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N3
cyclonev_lcell_comb \Mult0~2337 (
// Equation(s):
// \Mult0~2337_sumout  = SUM(( \Mult0~4169_sumout  ) + ( \Mult0~3760  ) + ( \Mult0~2334  ))
// \Mult0~2338  = CARRY(( \Mult0~4169_sumout  ) + ( \Mult0~3760  ) + ( \Mult0~2334  ))

	.dataa(gnd),
	.datab(!\Mult0~3760 ),
	.datac(!\Mult0~4169_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2334 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2337_sumout ),
	.cout(\Mult0~2338 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2337 .extended_lut = "off";
defparam \Mult0~2337 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~2337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N54
cyclonev_lcell_comb \Mult0~678 (
// Equation(s):
// \Mult0~678_sumout  = SUM(( \Mult0~2337_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~675  ))
// \Mult0~679  = CARRY(( \Mult0~2337_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~675  ))

	.dataa(gnd),
	.datab(!\Mult0~2273_sumout ),
	.datac(gnd),
	.datad(!\Mult0~2337_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~675 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~678_sumout ),
	.cout(\Mult0~679 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~678 .extended_lut = "off";
defparam \Mult0~678 .lut_mask = 64'h0000CCCC000000FF;
defparam \Mult0~678 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N55
dffeas \reg_sum[102] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~678_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[102]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[102] .is_wysiwyg = "true";
defparam \reg_sum[102] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N3
cyclonev_lcell_comb \Mult0~4173 (
// Equation(s):
// \Mult0~4173_sumout  = SUM(( \Mult0~4786  ) + ( \Mult0~3389  ) + ( \Mult0~4170  ))
// \Mult0~4174  = CARRY(( \Mult0~4786  ) + ( \Mult0~3389  ) + ( \Mult0~4170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3389 ),
	.datad(!\Mult0~4786 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4173_sumout ),
	.cout(\Mult0~4174 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4173 .extended_lut = "off";
defparam \Mult0~4173 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N6
cyclonev_lcell_comb \Mult0~2341 (
// Equation(s):
// \Mult0~2341_sumout  = SUM(( \Mult0~4173_sumout  ) + ( \Mult0~3761  ) + ( \Mult0~2338  ))
// \Mult0~2342  = CARRY(( \Mult0~4173_sumout  ) + ( \Mult0~3761  ) + ( \Mult0~2338  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3761 ),
	.datad(!\Mult0~4173_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2338 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2341_sumout ),
	.cout(\Mult0~2342 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2341 .extended_lut = "off";
defparam \Mult0~2341 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y42_N57
cyclonev_lcell_comb \Mult0~682 (
// Equation(s):
// \Mult0~682_sumout  = SUM(( \Mult0~2341_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~679  ))
// \Mult0~683  = CARRY(( \Mult0~2341_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~679  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2341_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~679 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~682_sumout ),
	.cout(\Mult0~683 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~682 .extended_lut = "off";
defparam \Mult0~682 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~682 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y42_N59
dffeas \reg_sum[103] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~682_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[103]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[103] .is_wysiwyg = "true";
defparam \reg_sum[103] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N6
cyclonev_lcell_comb \Mult0~4177 (
// Equation(s):
// \Mult0~4177_sumout  = SUM(( \Mult0~4787  ) + ( \Mult0~3390  ) + ( \Mult0~4174  ))
// \Mult0~4178  = CARRY(( \Mult0~4787  ) + ( \Mult0~3390  ) + ( \Mult0~4174  ))

	.dataa(!\Mult0~3390 ),
	.datab(gnd),
	.datac(!\Mult0~4787 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4177_sumout ),
	.cout(\Mult0~4178 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4177 .extended_lut = "off";
defparam \Mult0~4177 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Mult0~4177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N9
cyclonev_lcell_comb \Mult0~2345 (
// Equation(s):
// \Mult0~2345_sumout  = SUM(( \Mult0~4177_sumout  ) + ( \Mult0~3762  ) + ( \Mult0~2342  ))
// \Mult0~2346  = CARRY(( \Mult0~4177_sumout  ) + ( \Mult0~3762  ) + ( \Mult0~2342  ))

	.dataa(!\Mult0~3762 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4177_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2342 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2345_sumout ),
	.cout(\Mult0~2346 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2345 .extended_lut = "off";
defparam \Mult0~2345 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~2345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N0
cyclonev_lcell_comb \Mult0~686 (
// Equation(s):
// \Mult0~686_sumout  = SUM(( \Mult0~2345_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~683  ))
// \Mult0~687  = CARRY(( \Mult0~2345_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~683  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2345_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~683 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~686_sumout ),
	.cout(\Mult0~687 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~686 .extended_lut = "off";
defparam \Mult0~686 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~686 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N1
dffeas \reg_sum[104] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~686_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[104]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[104] .is_wysiwyg = "true";
defparam \reg_sum[104] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N9
cyclonev_lcell_comb \Mult0~4181 (
// Equation(s):
// \Mult0~4181_sumout  = SUM(( \Mult0~4788  ) + ( GND ) + ( \Mult0~4178  ))
// \Mult0~4182  = CARRY(( \Mult0~4788  ) + ( GND ) + ( \Mult0~4178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4788 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4181_sumout ),
	.cout(\Mult0~4182 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4181 .extended_lut = "off";
defparam \Mult0~4181 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N12
cyclonev_lcell_comb \Mult0~2349 (
// Equation(s):
// \Mult0~2349_sumout  = SUM(( \Mult0~4181_sumout  ) + ( \Mult0~3763  ) + ( \Mult0~2346  ))
// \Mult0~2350  = CARRY(( \Mult0~4181_sumout  ) + ( \Mult0~3763  ) + ( \Mult0~2346  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3763 ),
	.datad(!\Mult0~4181_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2346 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2349_sumout ),
	.cout(\Mult0~2350 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2349 .extended_lut = "off";
defparam \Mult0~2349 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N3
cyclonev_lcell_comb \Mult0~690 (
// Equation(s):
// \Mult0~690_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2349_sumout  ) + ( \Mult0~687  ))
// \Mult0~691  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2349_sumout  ) + ( \Mult0~687  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2349_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~687 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~690_sumout ),
	.cout(\Mult0~691 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~690 .extended_lut = "off";
defparam \Mult0~690 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~690 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N5
dffeas \reg_sum[105] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~690_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[105]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[105] .is_wysiwyg = "true";
defparam \reg_sum[105] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N12
cyclonev_lcell_comb \Mult0~4185 (
// Equation(s):
// \Mult0~4185_sumout  = SUM(( \Mult0~4789  ) + ( GND ) + ( \Mult0~4182  ))
// \Mult0~4186  = CARRY(( \Mult0~4789  ) + ( GND ) + ( \Mult0~4182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4789 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4185_sumout ),
	.cout(\Mult0~4186 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4185 .extended_lut = "off";
defparam \Mult0~4185 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N15
cyclonev_lcell_comb \Mult0~2353 (
// Equation(s):
// \Mult0~2353_sumout  = SUM(( \Mult0~4185_sumout  ) + ( \Mult0~3764  ) + ( \Mult0~2350  ))
// \Mult0~2354  = CARRY(( \Mult0~4185_sumout  ) + ( \Mult0~3764  ) + ( \Mult0~2350  ))

	.dataa(gnd),
	.datab(!\Mult0~3764 ),
	.datac(!\Mult0~4185_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2350 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2353_sumout ),
	.cout(\Mult0~2354 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2353 .extended_lut = "off";
defparam \Mult0~2353 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~2353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N6
cyclonev_lcell_comb \Mult0~694 (
// Equation(s):
// \Mult0~694_sumout  = SUM(( \Mult0~2353_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~691  ))
// \Mult0~695  = CARRY(( \Mult0~2353_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~691  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2353_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~691 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~694_sumout ),
	.cout(\Mult0~695 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~694 .extended_lut = "off";
defparam \Mult0~694 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~694 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N7
dffeas \reg_sum[106] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~694_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[106]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[106] .is_wysiwyg = "true";
defparam \reg_sum[106] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N15
cyclonev_lcell_comb \Mult0~4189 (
// Equation(s):
// \Mult0~4189_sumout  = SUM(( \Mult0~4790  ) + ( GND ) + ( \Mult0~4186  ))
// \Mult0~4190  = CARRY(( \Mult0~4790  ) + ( GND ) + ( \Mult0~4186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4790 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4189_sumout ),
	.cout(\Mult0~4190 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4189 .extended_lut = "off";
defparam \Mult0~4189 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N18
cyclonev_lcell_comb \Mult0~2357 (
// Equation(s):
// \Mult0~2357_sumout  = SUM(( \Mult0~4189_sumout  ) + ( \Mult0~3765  ) + ( \Mult0~2354  ))
// \Mult0~2358  = CARRY(( \Mult0~4189_sumout  ) + ( \Mult0~3765  ) + ( \Mult0~2354  ))

	.dataa(gnd),
	.datab(!\Mult0~3765 ),
	.datac(!\Mult0~4189_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2354 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2357_sumout ),
	.cout(\Mult0~2358 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2357 .extended_lut = "off";
defparam \Mult0~2357 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Mult0~2357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N9
cyclonev_lcell_comb \Mult0~698 (
// Equation(s):
// \Mult0~698_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2357_sumout  ) + ( \Mult0~695  ))
// \Mult0~699  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2357_sumout  ) + ( \Mult0~695  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2357_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~695 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~698_sumout ),
	.cout(\Mult0~699 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~698 .extended_lut = "off";
defparam \Mult0~698 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N11
dffeas \reg_sum[107] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~698_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[107]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[107] .is_wysiwyg = "true";
defparam \reg_sum[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N18
cyclonev_lcell_comb \Mult0~4193 (
// Equation(s):
// \Mult0~4193_sumout  = SUM(( \Mult0~4791  ) + ( GND ) + ( \Mult0~4190  ))
// \Mult0~4194  = CARRY(( \Mult0~4791  ) + ( GND ) + ( \Mult0~4190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4791 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4193_sumout ),
	.cout(\Mult0~4194 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4193 .extended_lut = "off";
defparam \Mult0~4193 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mult0~4193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N48
cyclonev_io_ibuf \B[108]~input (
	.i(B[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[108]~input0 ));
// synopsys translate_off
defparam \B[108]~input .bus_hold = "false";
defparam \B[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y46_N16
dffeas \reg_B[108] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[108]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[108]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[108] .is_wysiwyg = "true";
defparam \reg_B[108] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N18
cyclonev_io_ibuf \A[108]~input (
	.i(A[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[108]~input0 ));
// synopsys translate_off
defparam \A[108]~input .bus_hold = "false";
defparam \A[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N18
cyclonev_lcell_comb \reg_A[108]~feeder (
// Equation(s):
// \reg_A[108]~feeder_combout  = ( \A[108]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[108]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[108]~feeder .extended_lut = "off";
defparam \reg_A[108]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N19
dffeas \reg_A[108] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[108]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[108] .is_wysiwyg = "true";
defparam \reg_A[108] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N54
cyclonev_lcell_comb \Add0~433 (
// Equation(s):
// \Add0~433_sumout  = SUM(( reg_A[108] ) + ( reg_B[108] ) + ( \Add0~430  ))
// \Add0~434  = CARRY(( reg_A[108] ) + ( reg_B[108] ) + ( \Add0~430  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[108]),
	.datad(!reg_A[108]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~430 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~433_sumout ),
	.cout(\Add0~434 ),
	.shareout());
// synopsys translate_off
defparam \Add0~433 .extended_lut = "off";
defparam \Add0~433 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~433 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N15
cyclonev_io_ibuf \A[109]~input (
	.i(A[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[109]~input0 ));
// synopsys translate_off
defparam \A[109]~input .bus_hold = "false";
defparam \A[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N33
cyclonev_lcell_comb \reg_A[109]~feeder (
// Equation(s):
// \reg_A[109]~feeder_combout  = ( \A[109]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[109]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[109]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[109]~feeder .extended_lut = "off";
defparam \reg_A[109]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[109]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y46_N35
dffeas \reg_A[109] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[109]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[109]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[109] .is_wysiwyg = "true";
defparam \reg_A[109] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N6
cyclonev_io_ibuf \B[109]~input (
	.i(B[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[109]~input0 ));
// synopsys translate_off
defparam \B[109]~input .bus_hold = "false";
defparam \B[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y46_N28
dffeas \reg_B[109] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[109]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[109]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[109] .is_wysiwyg = "true";
defparam \reg_B[109] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N57
cyclonev_lcell_comb \Add0~437 (
// Equation(s):
// \Add0~437_sumout  = SUM(( reg_B[109] ) + ( reg_A[109] ) + ( \Add0~434  ))
// \Add0~438  = CARRY(( reg_B[109] ) + ( reg_A[109] ) + ( \Add0~434  ))

	.dataa(!reg_A[109]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_B[109]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~434 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~437_sumout ),
	.cout(\Add0~438 ),
	.shareout());
// synopsys translate_off
defparam \Add0~437 .extended_lut = "off";
defparam \Add0~437 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~437 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N42
cyclonev_io_ibuf \B[110]~input (
	.i(B[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[110]~input0 ));
// synopsys translate_off
defparam \B[110]~input .bus_hold = "false";
defparam \B[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y45_N35
dffeas \reg_B[110] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[110]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[110]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[110] .is_wysiwyg = "true";
defparam \reg_B[110] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y45_N21
cyclonev_io_ibuf \A[110]~input (
	.i(A[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[110]~input0 ));
// synopsys translate_off
defparam \A[110]~input .bus_hold = "false";
defparam \A[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y45_N23
dffeas \reg_A[110] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[110]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[110]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[110] .is_wysiwyg = "true";
defparam \reg_A[110] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N0
cyclonev_lcell_comb \Add0~441 (
// Equation(s):
// \Add0~441_sumout  = SUM(( reg_A[110] ) + ( reg_B[110] ) + ( \Add0~438  ))
// \Add0~442  = CARRY(( reg_A[110] ) + ( reg_B[110] ) + ( \Add0~438  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[110]),
	.datad(!reg_A[110]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~438 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~441_sumout ),
	.cout(\Add0~442 ),
	.shareout());
// synopsys translate_off
defparam \Add0~441 .extended_lut = "off";
defparam \Add0~441 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~441 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N27
cyclonev_io_ibuf \B[111]~input (
	.i(B[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[111]~input0 ));
// synopsys translate_off
defparam \B[111]~input .bus_hold = "false";
defparam \B[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y45_N2
dffeas \reg_B[111] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[111]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[111]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[111] .is_wysiwyg = "true";
defparam \reg_B[111] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N6
cyclonev_io_ibuf \A[111]~input (
	.i(A[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[111]~input0 ));
// synopsys translate_off
defparam \A[111]~input .bus_hold = "false";
defparam \A[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y45_N56
dffeas \reg_A[111] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[111]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[111]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[111] .is_wysiwyg = "true";
defparam \reg_A[111] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N3
cyclonev_lcell_comb \Add0~445 (
// Equation(s):
// \Add0~445_sumout  = SUM(( reg_A[111] ) + ( reg_B[111] ) + ( \Add0~442  ))
// \Add0~446  = CARRY(( reg_A[111] ) + ( reg_B[111] ) + ( \Add0~442  ))

	.dataa(!reg_B[111]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_A[111]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~442 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~445_sumout ),
	.cout(\Add0~446 ),
	.shareout());
// synopsys translate_off
defparam \Add0~445 .extended_lut = "off";
defparam \Add0~445 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~445 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N24
cyclonev_io_ibuf \A[112]~input (
	.i(A[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[112]~input0 ));
// synopsys translate_off
defparam \A[112]~input .bus_hold = "false";
defparam \A[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N52
dffeas \reg_A[112] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[112]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[112]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[112] .is_wysiwyg = "true";
defparam \reg_A[112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N30
cyclonev_io_ibuf \B[112]~input (
	.i(B[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[112]~input0 ));
// synopsys translate_off
defparam \B[112]~input .bus_hold = "false";
defparam \B[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y45_N5
dffeas \reg_B[112] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[112]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[112]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[112] .is_wysiwyg = "true";
defparam \reg_B[112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N6
cyclonev_lcell_comb \Add0~449 (
// Equation(s):
// \Add0~449_sumout  = SUM(( reg_B[112] ) + ( reg_A[112] ) + ( \Add0~446  ))
// \Add0~450  = CARRY(( reg_B[112] ) + ( reg_A[112] ) + ( \Add0~446  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[112]),
	.datad(!reg_B[112]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~446 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~449_sumout ),
	.cout(\Add0~450 ),
	.shareout());
// synopsys translate_off
defparam \Add0~449 .extended_lut = "off";
defparam \Add0~449 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~449 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N30
cyclonev_io_ibuf \B[113]~input (
	.i(B[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[113]~input0 ));
// synopsys translate_off
defparam \B[113]~input .bus_hold = "false";
defparam \B[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N39
cyclonev_lcell_comb \reg_B[113]~feeder (
// Equation(s):
// \reg_B[113]~feeder_combout  = ( \B[113]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[113]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[113]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[113]~feeder .extended_lut = "off";
defparam \reg_B[113]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[113]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N40
dffeas \reg_B[113] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[113]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[113] .is_wysiwyg = "true";
defparam \reg_B[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N18
cyclonev_io_ibuf \A[113]~input (
	.i(A[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[113]~input0 ));
// synopsys translate_off
defparam \A[113]~input .bus_hold = "false";
defparam \A[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N6
cyclonev_lcell_comb \reg_A[113]~feeder (
// Equation(s):
// \reg_A[113]~feeder_combout  = ( \A[113]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[113]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[113]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[113]~feeder .extended_lut = "off";
defparam \reg_A[113]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[113]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N7
dffeas \reg_A[113] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[113]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[113] .is_wysiwyg = "true";
defparam \reg_A[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N9
cyclonev_lcell_comb \Add0~453 (
// Equation(s):
// \Add0~453_sumout  = SUM(( reg_A[113] ) + ( reg_B[113] ) + ( \Add0~450  ))
// \Add0~454  = CARRY(( reg_A[113] ) + ( reg_B[113] ) + ( \Add0~450  ))

	.dataa(!reg_B[113]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_A[113]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~450 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~453_sumout ),
	.cout(\Add0~454 ),
	.shareout());
// synopsys translate_off
defparam \Add0~453 .extended_lut = "off";
defparam \Add0~453 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~453 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N51
cyclonev_io_ibuf \A[114]~input (
	.i(A[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[114]~input0 ));
// synopsys translate_off
defparam \A[114]~input .bus_hold = "false";
defparam \A[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N54
cyclonev_lcell_comb \reg_A[114]~feeder (
// Equation(s):
// \reg_A[114]~feeder_combout  = ( \A[114]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[114]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[114]~feeder .extended_lut = "off";
defparam \reg_A[114]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N55
dffeas \reg_A[114] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[114]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[114] .is_wysiwyg = "true";
defparam \reg_A[114] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N18
cyclonev_io_ibuf \B[114]~input (
	.i(B[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[114]~input0 ));
// synopsys translate_off
defparam \B[114]~input .bus_hold = "false";
defparam \B[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y45_N59
dffeas \reg_B[114] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[114]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[114]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[114] .is_wysiwyg = "true";
defparam \reg_B[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N12
cyclonev_lcell_comb \Add0~457 (
// Equation(s):
// \Add0~457_sumout  = SUM(( reg_B[114] ) + ( reg_A[114] ) + ( \Add0~454  ))
// \Add0~458  = CARRY(( reg_B[114] ) + ( reg_A[114] ) + ( \Add0~454  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[114]),
	.datad(!reg_B[114]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~454 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~457_sumout ),
	.cout(\Add0~458 ),
	.shareout());
// synopsys translate_off
defparam \Add0~457 .extended_lut = "off";
defparam \Add0~457 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~457 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N39
cyclonev_io_ibuf \A[115]~input (
	.i(A[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[115]~input0 ));
// synopsys translate_off
defparam \A[115]~input .bus_hold = "false";
defparam \A[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N1
dffeas \reg_A[115] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[115]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[115]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[115] .is_wysiwyg = "true";
defparam \reg_A[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N18
cyclonev_io_ibuf \B[115]~input (
	.i(B[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[115]~input0 ));
// synopsys translate_off
defparam \B[115]~input .bus_hold = "false";
defparam \B[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N30
cyclonev_lcell_comb \reg_B[115]~feeder (
// Equation(s):
// \reg_B[115]~feeder_combout  = ( \B[115]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[115]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[115]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[115]~feeder .extended_lut = "off";
defparam \reg_B[115]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[115]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y44_N31
dffeas \reg_B[115] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[115]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[115]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[115] .is_wysiwyg = "true";
defparam \reg_B[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N15
cyclonev_lcell_comb \Add0~461 (
// Equation(s):
// \Add0~461_sumout  = SUM(( reg_B[115] ) + ( reg_A[115] ) + ( \Add0~458  ))
// \Add0~462  = CARRY(( reg_B[115] ) + ( reg_A[115] ) + ( \Add0~458  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[115]),
	.datad(!reg_B[115]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~458 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~461_sumout ),
	.cout(\Add0~462 ),
	.shareout());
// synopsys translate_off
defparam \Add0~461 .extended_lut = "off";
defparam \Add0~461 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~461 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N33
cyclonev_io_ibuf \A[116]~input (
	.i(A[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[116]~input0 ));
// synopsys translate_off
defparam \A[116]~input .bus_hold = "false";
defparam \A[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N34
dffeas \reg_A[116] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[116]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[116]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[116] .is_wysiwyg = "true";
defparam \reg_A[116] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y45_N0
cyclonev_io_ibuf \B[116]~input (
	.i(B[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[116]~input0 ));
// synopsys translate_off
defparam \B[116]~input .bus_hold = "false";
defparam \B[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y45_N17
dffeas \reg_B[116] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[116]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[116]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[116] .is_wysiwyg = "true";
defparam \reg_B[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N18
cyclonev_lcell_comb \Add0~465 (
// Equation(s):
// \Add0~465_sumout  = SUM(( reg_A[116] ) + ( reg_B[116] ) + ( \Add0~462  ))
// \Add0~466  = CARRY(( reg_A[116] ) + ( reg_B[116] ) + ( \Add0~462  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_A[116]),
	.datae(gnd),
	.dataf(!reg_B[116]),
	.datag(gnd),
	.cin(\Add0~462 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~465_sumout ),
	.cout(\Add0~466 ),
	.shareout());
// synopsys translate_off
defparam \Add0~465 .extended_lut = "off";
defparam \Add0~465 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~465 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N15
cyclonev_io_ibuf \A[117]~input (
	.i(A[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[117]~input0 ));
// synopsys translate_off
defparam \A[117]~input .bus_hold = "false";
defparam \A[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N28
dffeas \reg_A[117] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[117]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[117]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[117] .is_wysiwyg = "true";
defparam \reg_A[117] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N36
cyclonev_io_ibuf \B[117]~input (
	.i(B[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[117]~input0 ));
// synopsys translate_off
defparam \B[117]~input .bus_hold = "false";
defparam \B[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N24
cyclonev_lcell_comb \reg_B[117]~feeder (
// Equation(s):
// \reg_B[117]~feeder_combout  = ( \B[117]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[117]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[117]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[117]~feeder .extended_lut = "off";
defparam \reg_B[117]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[117]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N25
dffeas \reg_B[117] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[117]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[117]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[117] .is_wysiwyg = "true";
defparam \reg_B[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N21
cyclonev_lcell_comb \Add0~469 (
// Equation(s):
// \Add0~469_sumout  = SUM(( reg_A[117] ) + ( reg_B[117] ) + ( \Add0~466  ))
// \Add0~470  = CARRY(( reg_A[117] ) + ( reg_B[117] ) + ( \Add0~466  ))

	.dataa(!reg_A[117]),
	.datab(gnd),
	.datac(!reg_B[117]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~466 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~469_sumout ),
	.cout(\Add0~470 ),
	.shareout());
// synopsys translate_off
defparam \Add0~469 .extended_lut = "off";
defparam \Add0~469 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~469 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N54
cyclonev_io_ibuf \A[118]~input (
	.i(A[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[118]~input0 ));
// synopsys translate_off
defparam \A[118]~input .bus_hold = "false";
defparam \A[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N58
dffeas \reg_A[118] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\A[118]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[118]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[118] .is_wysiwyg = "true";
defparam \reg_A[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N21
cyclonev_io_ibuf \B[118]~input (
	.i(B[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[118]~input0 ));
// synopsys translate_off
defparam \B[118]~input .bus_hold = "false";
defparam \B[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N46
dffeas \reg_B[118] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[118]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[118]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[118] .is_wysiwyg = "true";
defparam \reg_B[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N24
cyclonev_lcell_comb \Add0~473 (
// Equation(s):
// \Add0~473_sumout  = SUM(( reg_A[118] ) + ( reg_B[118] ) + ( \Add0~470  ))
// \Add0~474  = CARRY(( reg_A[118] ) + ( reg_B[118] ) + ( \Add0~470  ))

	.dataa(gnd),
	.datab(!reg_A[118]),
	.datac(!reg_B[118]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~470 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~473_sumout ),
	.cout(\Add0~474 ),
	.shareout());
// synopsys translate_off
defparam \Add0~473 .extended_lut = "off";
defparam \Add0~473 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~473 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N54
cyclonev_io_ibuf \A[119]~input (
	.i(A[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[119]~input0 ));
// synopsys translate_off
defparam \A[119]~input .bus_hold = "false";
defparam \A[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N30
cyclonev_lcell_comb \reg_A[119]~feeder (
// Equation(s):
// \reg_A[119]~feeder_combout  = ( \A[119]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[119]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[119]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[119]~feeder .extended_lut = "off";
defparam \reg_A[119]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[119]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N31
dffeas \reg_A[119] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[119]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[119] .is_wysiwyg = "true";
defparam \reg_A[119] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N15
cyclonev_io_ibuf \B[119]~input (
	.i(B[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[119]~input0 ));
// synopsys translate_off
defparam \B[119]~input .bus_hold = "false";
defparam \B[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N15
cyclonev_lcell_comb \reg_B[119]~feeder (
// Equation(s):
// \reg_B[119]~feeder_combout  = ( \B[119]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[119]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[119]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[119]~feeder .extended_lut = "off";
defparam \reg_B[119]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[119]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y44_N17
dffeas \reg_B[119] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[119]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[119] .is_wysiwyg = "true";
defparam \reg_B[119] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N27
cyclonev_lcell_comb \Add0~477 (
// Equation(s):
// \Add0~477_sumout  = SUM(( reg_B[119] ) + ( reg_A[119] ) + ( \Add0~474  ))
// \Add0~478  = CARRY(( reg_B[119] ) + ( reg_A[119] ) + ( \Add0~474  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[119]),
	.datad(!reg_B[119]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~474 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~477_sumout ),
	.cout(\Add0~478 ),
	.shareout());
// synopsys translate_off
defparam \Add0~477 .extended_lut = "off";
defparam \Add0~477 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~477 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y46_N48
cyclonev_io_ibuf \B[120]~input (
	.i(B[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[120]~input0 ));
// synopsys translate_off
defparam \B[120]~input .bus_hold = "false";
defparam \B[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N36
cyclonev_lcell_comb \reg_B[120]~feeder (
// Equation(s):
// \reg_B[120]~feeder_combout  = ( \B[120]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[120]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[120]~feeder .extended_lut = "off";
defparam \reg_B[120]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N37
dffeas \reg_B[120] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[120]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[120] .is_wysiwyg = "true";
defparam \reg_B[120] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N15
cyclonev_io_ibuf \A[120]~input (
	.i(A[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[120]~input0 ));
// synopsys translate_off
defparam \A[120]~input .bus_hold = "false";
defparam \A[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N12
cyclonev_lcell_comb \reg_A[120]~feeder (
// Equation(s):
// \reg_A[120]~feeder_combout  = ( \A[120]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[120]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[120]~feeder .extended_lut = "off";
defparam \reg_A[120]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N13
dffeas \reg_A[120] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[120]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[120] .is_wysiwyg = "true";
defparam \reg_A[120] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N30
cyclonev_lcell_comb \Add0~481 (
// Equation(s):
// \Add0~481_sumout  = SUM(( reg_A[120] ) + ( reg_B[120] ) + ( \Add0~478  ))
// \Add0~482  = CARRY(( reg_A[120] ) + ( reg_B[120] ) + ( \Add0~478  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[120]),
	.datad(!reg_A[120]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~478 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~481_sumout ),
	.cout(\Add0~482 ),
	.shareout());
// synopsys translate_off
defparam \Add0~481 .extended_lut = "off";
defparam \Add0~481 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~481 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N36
cyclonev_io_ibuf \B[121]~input (
	.i(B[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[121]~input0 ));
// synopsys translate_off
defparam \B[121]~input .bus_hold = "false";
defparam \B[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N43
dffeas \reg_B[121] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[121]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[121]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[121] .is_wysiwyg = "true";
defparam \reg_B[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y44_N27
cyclonev_io_ibuf \A[121]~input (
	.i(A[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[121]~input0 ));
// synopsys translate_off
defparam \A[121]~input .bus_hold = "false";
defparam \A[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N18
cyclonev_lcell_comb \reg_A[121]~feeder (
// Equation(s):
// \reg_A[121]~feeder_combout  = ( \A[121]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[121]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[121]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[121]~feeder .extended_lut = "off";
defparam \reg_A[121]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[121]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y44_N19
dffeas \reg_A[121] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[121]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[121]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[121] .is_wysiwyg = "true";
defparam \reg_A[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N33
cyclonev_lcell_comb \Add0~485 (
// Equation(s):
// \Add0~485_sumout  = SUM(( reg_A[121] ) + ( reg_B[121] ) + ( \Add0~482  ))
// \Add0~486  = CARRY(( reg_A[121] ) + ( reg_B[121] ) + ( \Add0~482  ))

	.dataa(!reg_B[121]),
	.datab(gnd),
	.datac(!reg_A[121]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~482 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~485_sumout ),
	.cout(\Add0~486 ),
	.shareout());
// synopsys translate_off
defparam \Add0~485 .extended_lut = "off";
defparam \Add0~485 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~485 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N6
cyclonev_io_ibuf \A[122]~input (
	.i(A[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[122]~input0 ));
// synopsys translate_off
defparam \A[122]~input .bus_hold = "false";
defparam \A[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N39
cyclonev_lcell_comb \reg_A[122]~feeder (
// Equation(s):
// \reg_A[122]~feeder_combout  = ( \A[122]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[122]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[122]~feeder .extended_lut = "off";
defparam \reg_A[122]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y44_N41
dffeas \reg_A[122] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[122]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[122] .is_wysiwyg = "true";
defparam \reg_A[122] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N54
cyclonev_io_ibuf \B[122]~input (
	.i(B[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[122]~input0 ));
// synopsys translate_off
defparam \B[122]~input .bus_hold = "false";
defparam \B[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N42
cyclonev_lcell_comb \reg_B[122]~feeder (
// Equation(s):
// \reg_B[122]~feeder_combout  = ( \B[122]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[122]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[122]~feeder .extended_lut = "off";
defparam \reg_B[122]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y44_N43
dffeas \reg_B[122] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[122]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[122] .is_wysiwyg = "true";
defparam \reg_B[122] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N36
cyclonev_lcell_comb \Add0~489 (
// Equation(s):
// \Add0~489_sumout  = SUM(( reg_B[122] ) + ( reg_A[122] ) + ( \Add0~486  ))
// \Add0~490  = CARRY(( reg_B[122] ) + ( reg_A[122] ) + ( \Add0~486  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[122]),
	.datad(!reg_B[122]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~486 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~489_sumout ),
	.cout(\Add0~490 ),
	.shareout());
// synopsys translate_off
defparam \Add0~489 .extended_lut = "off";
defparam \Add0~489 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~489 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y43_N3
cyclonev_io_ibuf \A[123]~input (
	.i(A[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[123]~input0 ));
// synopsys translate_off
defparam \A[123]~input .bus_hold = "false";
defparam \A[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N24
cyclonev_lcell_comb \reg_A[123]~feeder (
// Equation(s):
// \reg_A[123]~feeder_combout  = ( \A[123]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[123]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[123]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[123]~feeder .extended_lut = "off";
defparam \reg_A[123]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[123]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y45_N25
dffeas \reg_A[123] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[123]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[123]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[123] .is_wysiwyg = "true";
defparam \reg_A[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N24
cyclonev_io_ibuf \B[123]~input (
	.i(B[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[123]~input0 ));
// synopsys translate_off
defparam \B[123]~input .bus_hold = "false";
defparam \B[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y45_N4
dffeas \reg_B[123] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\B[123]~input0 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[123]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[123] .is_wysiwyg = "true";
defparam \reg_B[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N39
cyclonev_lcell_comb \Add0~493 (
// Equation(s):
// \Add0~493_sumout  = SUM(( reg_A[123] ) + ( reg_B[123] ) + ( \Add0~490  ))
// \Add0~494  = CARRY(( reg_A[123] ) + ( reg_B[123] ) + ( \Add0~490  ))

	.dataa(gnd),
	.datab(!reg_A[123]),
	.datac(!reg_B[123]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~490 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~493_sumout ),
	.cout(\Add0~494 ),
	.shareout());
// synopsys translate_off
defparam \Add0~493 .extended_lut = "off";
defparam \Add0~493 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~493 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N12
cyclonev_io_ibuf \A[124]~input (
	.i(A[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[124]~input0 ));
// synopsys translate_off
defparam \A[124]~input .bus_hold = "false";
defparam \A[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N30
cyclonev_lcell_comb \reg_A[124]~feeder (
// Equation(s):
// \reg_A[124]~feeder_combout  = ( \A[124]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[124]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[124]~feeder .extended_lut = "off";
defparam \reg_A[124]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y45_N31
dffeas \reg_A[124] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[124]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[124] .is_wysiwyg = "true";
defparam \reg_A[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N18
cyclonev_io_ibuf \B[124]~input (
	.i(B[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[124]~input0 ));
// synopsys translate_off
defparam \B[124]~input .bus_hold = "false";
defparam \B[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N9
cyclonev_lcell_comb \reg_B[124]~feeder (
// Equation(s):
// \reg_B[124]~feeder_combout  = ( \B[124]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[124]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[124]~feeder .extended_lut = "off";
defparam \reg_B[124]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N10
dffeas \reg_B[124] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[124]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[124] .is_wysiwyg = "true";
defparam \reg_B[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N42
cyclonev_lcell_comb \Add0~497 (
// Equation(s):
// \Add0~497_sumout  = SUM(( reg_A[124] ) + ( reg_B[124] ) + ( \Add0~494  ))
// \Add0~498  = CARRY(( reg_A[124] ) + ( reg_B[124] ) + ( \Add0~494  ))

	.dataa(!reg_A[124]),
	.datab(!reg_B[124]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~494 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~497_sumout ),
	.cout(\Add0~498 ),
	.shareout());
// synopsys translate_off
defparam \Add0~497 .extended_lut = "off";
defparam \Add0~497 .lut_mask = 64'h0000CCCC00005555;
defparam \Add0~497 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N54
cyclonev_io_ibuf \B[125]~input (
	.i(B[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[125]~input0 ));
// synopsys translate_off
defparam \B[125]~input .bus_hold = "false";
defparam \B[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N12
cyclonev_lcell_comb \reg_B[125]~feeder (
// Equation(s):
// \reg_B[125]~feeder_combout  = ( \B[125]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[125]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[125]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[125]~feeder .extended_lut = "off";
defparam \reg_B[125]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[125]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y43_N14
dffeas \reg_B[125] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[125]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[125]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[125] .is_wysiwyg = "true";
defparam \reg_B[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N15
cyclonev_io_ibuf \A[125]~input (
	.i(A[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[125]~input0 ));
// synopsys translate_off
defparam \A[125]~input .bus_hold = "false";
defparam \A[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y45_N48
cyclonev_lcell_comb \reg_A[125]~feeder (
// Equation(s):
// \reg_A[125]~feeder_combout  = ( \A[125]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[125]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[125]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[125]~feeder .extended_lut = "off";
defparam \reg_A[125]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[125]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y45_N49
dffeas \reg_A[125] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[125]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[125]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[125] .is_wysiwyg = "true";
defparam \reg_A[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N45
cyclonev_lcell_comb \Add0~501 (
// Equation(s):
// \Add0~501_sumout  = SUM(( reg_A[125] ) + ( reg_B[125] ) + ( \Add0~498  ))
// \Add0~502  = CARRY(( reg_A[125] ) + ( reg_B[125] ) + ( \Add0~498  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[125]),
	.datad(!reg_A[125]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~498 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~501_sumout ),
	.cout(\Add0~502 ),
	.shareout());
// synopsys translate_off
defparam \Add0~501 .extended_lut = "off";
defparam \Add0~501 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~501 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y44_N24
cyclonev_io_ibuf \B[126]~input (
	.i(B[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[126]~input0 ));
// synopsys translate_off
defparam \B[126]~input .bus_hold = "false";
defparam \B[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N48
cyclonev_lcell_comb \reg_B[126]~feeder (
// Equation(s):
// \reg_B[126]~feeder_combout  = ( \B[126]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[126]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[126]~feeder .extended_lut = "off";
defparam \reg_B[126]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y44_N49
dffeas \reg_B[126] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[126]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[126] .is_wysiwyg = "true";
defparam \reg_B[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N48
cyclonev_io_ibuf \A[126]~input (
	.i(A[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[126]~input0 ));
// synopsys translate_off
defparam \A[126]~input .bus_hold = "false";
defparam \A[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y45_N12
cyclonev_lcell_comb \reg_A[126]~feeder (
// Equation(s):
// \reg_A[126]~feeder_combout  = ( \A[126]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[126]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[126]~feeder .extended_lut = "off";
defparam \reg_A[126]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y45_N13
dffeas \reg_A[126] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[126]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[126] .is_wysiwyg = "true";
defparam \reg_A[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N48
cyclonev_lcell_comb \Add0~505 (
// Equation(s):
// \Add0~505_sumout  = SUM(( reg_A[126] ) + ( reg_B[126] ) + ( \Add0~502  ))
// \Add0~506  = CARRY(( reg_A[126] ) + ( reg_B[126] ) + ( \Add0~502  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_B[126]),
	.datad(!reg_A[126]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~502 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~505_sumout ),
	.cout(\Add0~506 ),
	.shareout());
// synopsys translate_off
defparam \Add0~505 .extended_lut = "off";
defparam \Add0~505 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~505 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N57
cyclonev_io_ibuf \A[127]~input (
	.i(A[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\A[127]~input0 ));
// synopsys translate_off
defparam \A[127]~input .bus_hold = "false";
defparam \A[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y45_N39
cyclonev_lcell_comb \reg_A[127]~feeder (
// Equation(s):
// \reg_A[127]~feeder_combout  = ( \A[127]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[127]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_A[127]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_A[127]~feeder .extended_lut = "off";
defparam \reg_A[127]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_A[127]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y45_N40
dffeas \reg_A[127] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_A[127]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_A[127]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A[127] .is_wysiwyg = "true";
defparam \reg_A[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N27
cyclonev_io_ibuf \B[127]~input (
	.i(B[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\B[127]~input0 ));
// synopsys translate_off
defparam \B[127]~input .bus_hold = "false";
defparam \B[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N21
cyclonev_lcell_comb \reg_B[127]~feeder (
// Equation(s):
// \reg_B[127]~feeder_combout  = ( \B[127]~input0  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[127]~input0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_B[127]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_B[127]~feeder .extended_lut = "off";
defparam \reg_B[127]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_B[127]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y43_N22
dffeas \reg_B[127] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_B[127]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_B[127]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B[127] .is_wysiwyg = "true";
defparam \reg_B[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N51
cyclonev_lcell_comb \Add0~509 (
// Equation(s):
// \Add0~509_sumout  = SUM(( reg_B[127] ) + ( reg_A[127] ) + ( \Add0~506  ))
// \Add0~510  = CARRY(( reg_B[127] ) + ( reg_A[127] ) + ( \Add0~506  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!reg_A[127]),
	.datad(!reg_B[127]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~506 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~509_sumout ),
	.cout(\Add0~510 ),
	.shareout());
// synopsys translate_off
defparam \Add0~509 .extended_lut = "off";
defparam \Add0~509 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~509 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N54
cyclonev_lcell_comb \Add0~513 (
// Equation(s):
// \Add0~513_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~510  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~510 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~513_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~513 .extended_lut = "off";
defparam \Add0~513 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~513 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y43_N0
cyclonev_mac \Mult0~5747 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~429_sumout ,\Add0~425_sumout ,\Add0~421_sumout ,\Add0~417_sumout ,\Add0~413_sumout ,\Add0~409_sumout ,\Add0~405_sumout ,\Add0~401_sumout ,\Add0~397_sumout ,\Add0~393_sumout ,\Add0~389_sumout ,\Add0~385_sumout ,\Add0~381_sumout ,\Add0~377_sumout ,\Add0~373_sumout ,
\Add0~369_sumout ,\Add0~365_sumout ,\Add0~361_sumout ,\Add0~357_sumout ,\Add0~353_sumout ,\Add0~349_sumout ,\Add0~345_sumout ,\Add0~341_sumout ,\Add0~337_sumout ,\Add0~333_sumout ,\Add0~329_sumout ,\Add0~325_sumout }),
	.ay({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~5747_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout(\Mult0~5747_CHAINOUT_bus ));
// synopsys translate_off
defparam \Mult0~5747 .accumulate_clock = "none";
defparam \Mult0~5747 .ax_clock = "none";
defparam \Mult0~5747 .ax_width = 27;
defparam \Mult0~5747 .ay_scan_in_clock = "0";
defparam \Mult0~5747 .ay_scan_in_width = 5;
defparam \Mult0~5747 .ay_use_scan_in = "false";
defparam \Mult0~5747 .az_clock = "none";
defparam \Mult0~5747 .bx_clock = "none";
defparam \Mult0~5747 .by_clock = "none";
defparam \Mult0~5747 .by_use_scan_in = "false";
defparam \Mult0~5747 .bz_clock = "none";
defparam \Mult0~5747 .coef_a_0 = 0;
defparam \Mult0~5747 .coef_a_1 = 0;
defparam \Mult0~5747 .coef_a_2 = 0;
defparam \Mult0~5747 .coef_a_3 = 0;
defparam \Mult0~5747 .coef_a_4 = 0;
defparam \Mult0~5747 .coef_a_5 = 0;
defparam \Mult0~5747 .coef_a_6 = 0;
defparam \Mult0~5747 .coef_a_7 = 0;
defparam \Mult0~5747 .coef_b_0 = 0;
defparam \Mult0~5747 .coef_b_1 = 0;
defparam \Mult0~5747 .coef_b_2 = 0;
defparam \Mult0~5747 .coef_b_3 = 0;
defparam \Mult0~5747 .coef_b_4 = 0;
defparam \Mult0~5747 .coef_b_5 = 0;
defparam \Mult0~5747 .coef_b_6 = 0;
defparam \Mult0~5747 .coef_b_7 = 0;
defparam \Mult0~5747 .coef_sel_a_clock = "none";
defparam \Mult0~5747 .coef_sel_b_clock = "none";
defparam \Mult0~5747 .delay_scan_out_ay = "false";
defparam \Mult0~5747 .delay_scan_out_by = "false";
defparam \Mult0~5747 .enable_double_accum = "false";
defparam \Mult0~5747 .load_const_clock = "none";
defparam \Mult0~5747 .load_const_value = 0;
defparam \Mult0~5747 .mode_sub_location = 0;
defparam \Mult0~5747 .negate_clock = "none";
defparam \Mult0~5747 .operand_source_max = "input";
defparam \Mult0~5747 .operand_source_may = "input";
defparam \Mult0~5747 .operand_source_mbx = "input";
defparam \Mult0~5747 .operand_source_mby = "input";
defparam \Mult0~5747 .operation_mode = "m27x27";
defparam \Mult0~5747 .output_clock = "none";
defparam \Mult0~5747 .preadder_subtract_a = "false";
defparam \Mult0~5747 .preadder_subtract_b = "false";
defparam \Mult0~5747 .result_a_width = 64;
defparam \Mult0~5747 .signed_max = "false";
defparam \Mult0~5747 .signed_may = "false";
defparam \Mult0~5747 .signed_mbx = "false";
defparam \Mult0~5747 .signed_mby = "false";
defparam \Mult0~5747 .sub_clock = "none";
defparam \Mult0~5747 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y41_N0
cyclonev_mac \Mult0~mult_h_mult_h_mult_h_mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\C[26]~input0 ,\C[25]~input0 ,\C[24]~input0 ,\C[23]~input0 ,\C[22]~input0 ,\C[21]~input0 ,\C[20]~input0 ,\C[19]~input0 ,\C[18]~input0 ,\C[17]~input0 ,\C[16]~input0 ,\C[15]~input0 ,\C[14]~input0 ,\C[13]~input0 ,\C[12]~input0 ,\C[11]~input0 ,\C[10]~input0 ,\C[9]~input0 ,
\C[8]~input0 ,\C[7]~input0 ,\C[6]~input0 ,\C[5]~input0 ,\C[4]~input0 ,\C[3]~input0 ,\C[2]~input0 ,\C[1]~input0 ,\C[0]~input0 }),
	.ay({\Add0~513_sumout ,\Add0~509_sumout ,\Add0~505_sumout ,\Add0~501_sumout ,\Add0~497_sumout ,\Add0~493_sumout ,\Add0~489_sumout ,\Add0~485_sumout ,\Add0~481_sumout ,\Add0~477_sumout ,\Add0~473_sumout ,\Add0~469_sumout ,\Add0~465_sumout ,\Add0~461_sumout ,\Add0~457_sumout ,
\Add0~453_sumout ,\Add0~449_sumout ,\Add0~445_sumout ,\Add0~441_sumout ,\Add0~437_sumout ,\Add0~433_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin({\Mult0~5938 ,\Mult0~5937 ,\Mult0~5936 ,\Mult0~5935 ,\Mult0~5934 ,\Mult0~5933 ,\Mult0~5932 ,\Mult0~5931 ,\Mult0~5930 ,\Mult0~5929 ,\Mult0~5928 ,\Mult0~5927 ,\Mult0~5926 ,\Mult0~5925 ,\Mult0~5924 ,\Mult0~5923 ,\Mult0~5922 ,\Mult0~5921 ,\Mult0~5920 ,\Mult0~5919 ,\Mult0~5918 ,
\Mult0~5917 ,\Mult0~5916 ,\Mult0~5915 ,\Mult0~5914 ,\Mult0~5913 ,\Mult0~5912 ,\Mult0~5911 ,\Mult0~5910 ,\Mult0~5909 ,\Mult0~5908 ,\Mult0~5907 ,\Mult0~5906 ,\Mult0~5905 ,\Mult0~5904 ,\Mult0~5903 ,\Mult0~5902 ,\Mult0~5901 ,\Mult0~5900 ,\Mult0~5899 ,\Mult0~5898 ,\Mult0~5897 ,
\Mult0~5896 ,\Mult0~5895 ,\Mult0~5894 ,\Mult0~5893 ,\Mult0~5892 ,\Mult0~5891 ,\Mult0~5890 ,\Mult0~5889 ,\Mult0~5888 ,\Mult0~5887 ,\Mult0~5886 ,\Mult0~5885 ,\Mult0~5884 ,\Mult0~5883 ,\Mult0~5882 ,\Mult0~5881 ,\Mult0~5880 ,\Mult0~5879 ,\Mult0~5878 ,\Mult0~5877 ,\Mult0~5876 ,
\Mult0~5875 }),
	.dftout(),
	.resulta(\Mult0~mult_h_mult_h_mult_h_mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .accumulate_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .ax_clock = "0";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .ax_width = 27;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .ay_scan_in_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .ay_scan_in_width = 21;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .ay_use_scan_in = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .az_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .bx_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .by_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .by_use_scan_in = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .bz_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_a_0 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_a_1 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_a_2 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_a_3 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_a_4 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_a_5 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_a_6 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_a_7 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_b_0 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_b_1 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_b_2 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_b_3 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_b_4 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_b_5 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_b_6 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_b_7 = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_sel_a_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .coef_sel_b_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .delay_scan_out_ay = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .delay_scan_out_by = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .enable_double_accum = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .load_const_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .load_const_value = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .mode_sub_location = 0;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .negate_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .operand_source_max = "input";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .operand_source_may = "input";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .operand_source_mbx = "input";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .operand_source_mby = "input";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .operation_mode = "m27x27";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .output_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .preadder_subtract_a = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .preadder_subtract_b = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .result_a_width = 64;
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .signed_max = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .signed_may = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .signed_mbx = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .signed_mby = "false";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .sub_clock = "none";
defparam \Mult0~mult_h_mult_h_mult_h_mult_hlmac .use_chainadder = "true";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N0
cyclonev_lcell_comb \Mult0~4197 (
// Equation(s):
// \Mult0~4197_sumout  = SUM(( \Mult0~mult_h_mult_h_mult_h_mult_hlmac_resulta  ) + ( \Mult0~3766  ) + ( !VCC ))
// \Mult0~4198  = CARRY(( \Mult0~mult_h_mult_h_mult_h_mult_hlmac_resulta  ) + ( \Mult0~3766  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3766 ),
	.datad(!\Mult0~mult_h_mult_h_mult_h_mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4197_sumout ),
	.cout(\Mult0~4198 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4197 .extended_lut = "off";
defparam \Mult0~4197 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N21
cyclonev_lcell_comb \Mult0~2361 (
// Equation(s):
// \Mult0~2361_sumout  = SUM(( \Mult0~4197_sumout  ) + ( \Mult0~4193_sumout  ) + ( \Mult0~2358  ))
// \Mult0~2362  = CARRY(( \Mult0~4197_sumout  ) + ( \Mult0~4193_sumout  ) + ( \Mult0~2358  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4193_sumout ),
	.datad(!\Mult0~4197_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2358 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2361_sumout ),
	.cout(\Mult0~2362 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2361 .extended_lut = "off";
defparam \Mult0~2361 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2361 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N12
cyclonev_lcell_comb \Mult0~702 (
// Equation(s):
// \Mult0~702_sumout  = SUM(( \Mult0~2361_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~699  ))
// \Mult0~703  = CARRY(( \Mult0~2361_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~699  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2361_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~699 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~702_sumout ),
	.cout(\Mult0~703 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~702 .extended_lut = "off";
defparam \Mult0~702 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~702 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N13
dffeas \reg_sum[108] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~702_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[108]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[108] .is_wysiwyg = "true";
defparam \reg_sum[108] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N3
cyclonev_lcell_comb \Mult0~4205 (
// Equation(s):
// \Mult0~4205_sumout  = SUM(( \Mult0~6080  ) + ( \Mult0~3767  ) + ( \Mult0~4198  ))
// \Mult0~4206  = CARRY(( \Mult0~6080  ) + ( \Mult0~3767  ) + ( \Mult0~4198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3767 ),
	.datad(!\Mult0~6080 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4205_sumout ),
	.cout(\Mult0~4206 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4205 .extended_lut = "off";
defparam \Mult0~4205 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N21
cyclonev_lcell_comb \Mult0~4201 (
// Equation(s):
// \Mult0~4201_sumout  = SUM(( \Mult0~4792  ) + ( GND ) + ( \Mult0~4194  ))
// \Mult0~4202  = CARRY(( \Mult0~4792  ) + ( GND ) + ( \Mult0~4194  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4792 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4201_sumout ),
	.cout(\Mult0~4202 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4201 .extended_lut = "off";
defparam \Mult0~4201 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N24
cyclonev_lcell_comb \Mult0~2365 (
// Equation(s):
// \Mult0~2365_sumout  = SUM(( \Mult0~4201_sumout  ) + ( \Mult0~4205_sumout  ) + ( \Mult0~2362  ))
// \Mult0~2366  = CARRY(( \Mult0~4201_sumout  ) + ( \Mult0~4205_sumout  ) + ( \Mult0~2362  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4205_sumout ),
	.datad(!\Mult0~4201_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2362 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2365_sumout ),
	.cout(\Mult0~2366 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2365 .extended_lut = "off";
defparam \Mult0~2365 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N15
cyclonev_lcell_comb \Mult0~706 (
// Equation(s):
// \Mult0~706_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2365_sumout  ) + ( \Mult0~703  ))
// \Mult0~707  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2365_sumout  ) + ( \Mult0~703  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2365_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~703 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~706_sumout ),
	.cout(\Mult0~707 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~706 .extended_lut = "off";
defparam \Mult0~706 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~706 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N16
dffeas \reg_sum[109] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~706_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[109]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[109] .is_wysiwyg = "true";
defparam \reg_sum[109] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N24
cyclonev_lcell_comb \Mult0~4209 (
// Equation(s):
// \Mult0~4209_sumout  = SUM(( \Mult0~4793  ) + ( GND ) + ( \Mult0~4202  ))
// \Mult0~4210  = CARRY(( \Mult0~4793  ) + ( GND ) + ( \Mult0~4202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4793 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4209_sumout ),
	.cout(\Mult0~4210 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4209 .extended_lut = "off";
defparam \Mult0~4209 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mult0~4209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N6
cyclonev_lcell_comb \Mult0~4213 (
// Equation(s):
// \Mult0~4213_sumout  = SUM(( \Mult0~3768  ) + ( \Mult0~6081  ) + ( \Mult0~4206  ))
// \Mult0~4214  = CARRY(( \Mult0~3768  ) + ( \Mult0~6081  ) + ( \Mult0~4206  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6081 ),
	.datad(!\Mult0~3768 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4213_sumout ),
	.cout(\Mult0~4214 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4213 .extended_lut = "off";
defparam \Mult0~4213 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N27
cyclonev_lcell_comb \Mult0~2369 (
// Equation(s):
// \Mult0~2369_sumout  = SUM(( \Mult0~4213_sumout  ) + ( \Mult0~4209_sumout  ) + ( \Mult0~2366  ))
// \Mult0~2370  = CARRY(( \Mult0~4213_sumout  ) + ( \Mult0~4209_sumout  ) + ( \Mult0~2366  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4209_sumout ),
	.datad(!\Mult0~4213_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2366 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2369_sumout ),
	.cout(\Mult0~2370 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2369 .extended_lut = "off";
defparam \Mult0~2369 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2369 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N18
cyclonev_lcell_comb \Mult0~710 (
// Equation(s):
// \Mult0~710_sumout  = SUM(( \Mult0~2369_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~707  ))
// \Mult0~711  = CARRY(( \Mult0~2369_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~707  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2369_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~707 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~710_sumout ),
	.cout(\Mult0~711 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~710 .extended_lut = "off";
defparam \Mult0~710 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~710 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N20
dffeas \reg_sum[110] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~710_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[110]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[110] .is_wysiwyg = "true";
defparam \reg_sum[110] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N9
cyclonev_lcell_comb \Mult0~4221 (
// Equation(s):
// \Mult0~4221_sumout  = SUM(( \Mult0~6082  ) + ( \Mult0~3769  ) + ( \Mult0~4214  ))
// \Mult0~4222  = CARRY(( \Mult0~6082  ) + ( \Mult0~3769  ) + ( \Mult0~4214  ))

	.dataa(!\Mult0~3769 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~6082 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4221_sumout ),
	.cout(\Mult0~4222 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4221 .extended_lut = "off";
defparam \Mult0~4221 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~4221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N27
cyclonev_lcell_comb \Mult0~4217 (
// Equation(s):
// \Mult0~4217_sumout  = SUM(( \Mult0~4794  ) + ( GND ) + ( \Mult0~4210  ))
// \Mult0~4218  = CARRY(( \Mult0~4794  ) + ( GND ) + ( \Mult0~4210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4794 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4217_sumout ),
	.cout(\Mult0~4218 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4217 .extended_lut = "off";
defparam \Mult0~4217 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N30
cyclonev_lcell_comb \Mult0~2373 (
// Equation(s):
// \Mult0~2373_sumout  = SUM(( \Mult0~4217_sumout  ) + ( \Mult0~4221_sumout  ) + ( \Mult0~2370  ))
// \Mult0~2374  = CARRY(( \Mult0~4217_sumout  ) + ( \Mult0~4221_sumout  ) + ( \Mult0~2370  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4221_sumout ),
	.datad(!\Mult0~4217_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2370 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2373_sumout ),
	.cout(\Mult0~2374 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2373 .extended_lut = "off";
defparam \Mult0~2373 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2373 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N21
cyclonev_lcell_comb \Mult0~714 (
// Equation(s):
// \Mult0~714_sumout  = SUM(( \Mult0~2373_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~711  ))
// \Mult0~715  = CARRY(( \Mult0~2373_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~711  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2373_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~711 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~714_sumout ),
	.cout(\Mult0~715 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~714 .extended_lut = "off";
defparam \Mult0~714 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~714 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N22
dffeas \reg_sum[111] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~714_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[111]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[111] .is_wysiwyg = "true";
defparam \reg_sum[111] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N12
cyclonev_lcell_comb \Mult0~4229 (
// Equation(s):
// \Mult0~4229_sumout  = SUM(( \Mult0~3770  ) + ( \Mult0~6083  ) + ( \Mult0~4222  ))
// \Mult0~4230  = CARRY(( \Mult0~3770  ) + ( \Mult0~6083  ) + ( \Mult0~4222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6083 ),
	.datad(!\Mult0~3770 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4229_sumout ),
	.cout(\Mult0~4230 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4229 .extended_lut = "off";
defparam \Mult0~4229 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y43_N30
cyclonev_lcell_comb \Mult0~4225 (
// Equation(s):
// \Mult0~4225_sumout  = SUM(( \Mult0~4795  ) + ( GND ) + ( \Mult0~4218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4795 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4225_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~4225 .extended_lut = "off";
defparam \Mult0~4225 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N33
cyclonev_lcell_comb \Mult0~2377 (
// Equation(s):
// \Mult0~2377_sumout  = SUM(( \Mult0~4225_sumout  ) + ( \Mult0~4229_sumout  ) + ( \Mult0~2374  ))
// \Mult0~2378  = CARRY(( \Mult0~4225_sumout  ) + ( \Mult0~4229_sumout  ) + ( \Mult0~2374  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4229_sumout ),
	.datad(!\Mult0~4225_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2374 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2377_sumout ),
	.cout(\Mult0~2378 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2377 .extended_lut = "off";
defparam \Mult0~2377 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~2377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N24
cyclonev_lcell_comb \Mult0~718 (
// Equation(s):
// \Mult0~718_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2377_sumout  ) + ( \Mult0~715  ))
// \Mult0~719  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2377_sumout  ) + ( \Mult0~715  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2377_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~715 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~718_sumout ),
	.cout(\Mult0~719 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~718 .extended_lut = "off";
defparam \Mult0~718 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~718 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N25
dffeas \reg_sum[112] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~718_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[112]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[112] .is_wysiwyg = "true";
defparam \reg_sum[112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N15
cyclonev_lcell_comb \Mult0~4233 (
// Equation(s):
// \Mult0~4233_sumout  = SUM(( \Mult0~6084  ) + ( \Mult0~3771  ) + ( \Mult0~4230  ))
// \Mult0~4234  = CARRY(( \Mult0~6084  ) + ( \Mult0~3771  ) + ( \Mult0~4230  ))

	.dataa(!\Mult0~3771 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~6084 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4233_sumout ),
	.cout(\Mult0~4234 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4233 .extended_lut = "off";
defparam \Mult0~4233 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~4233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N36
cyclonev_lcell_comb \Mult0~2381 (
// Equation(s):
// \Mult0~2381_sumout  = SUM(( \Mult0~4233_sumout  ) + ( GND ) + ( \Mult0~2378  ))
// \Mult0~2382  = CARRY(( \Mult0~4233_sumout  ) + ( GND ) + ( \Mult0~2378  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4233_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2378 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2381_sumout ),
	.cout(\Mult0~2382 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2381 .extended_lut = "off";
defparam \Mult0~2381 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N27
cyclonev_lcell_comb \Mult0~722 (
// Equation(s):
// \Mult0~722_sumout  = SUM(( \Mult0~2381_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~719  ))
// \Mult0~723  = CARRY(( \Mult0~2381_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~719  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2381_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~719 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~722_sumout ),
	.cout(\Mult0~723 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~722 .extended_lut = "off";
defparam \Mult0~722 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~722 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N29
dffeas \reg_sum[113] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~722_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[113]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[113] .is_wysiwyg = "true";
defparam \reg_sum[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N18
cyclonev_lcell_comb \Mult0~4237 (
// Equation(s):
// \Mult0~4237_sumout  = SUM(( \Mult0~6085  ) + ( \Mult0~3772  ) + ( \Mult0~4234  ))
// \Mult0~4238  = CARRY(( \Mult0~6085  ) + ( \Mult0~3772  ) + ( \Mult0~4234  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3772 ),
	.datad(!\Mult0~6085 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4237_sumout ),
	.cout(\Mult0~4238 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4237 .extended_lut = "off";
defparam \Mult0~4237 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N39
cyclonev_lcell_comb \Mult0~2385 (
// Equation(s):
// \Mult0~2385_sumout  = SUM(( GND ) + ( \Mult0~4237_sumout  ) + ( \Mult0~2382  ))
// \Mult0~2386  = CARRY(( GND ) + ( \Mult0~4237_sumout  ) + ( \Mult0~2382  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4237_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2382 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2385_sumout ),
	.cout(\Mult0~2386 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2385 .extended_lut = "off";
defparam \Mult0~2385 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2385 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N30
cyclonev_lcell_comb \Mult0~726 (
// Equation(s):
// \Mult0~726_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2385_sumout  ) + ( \Mult0~723  ))
// \Mult0~727  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2385_sumout  ) + ( \Mult0~723  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2385_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~723 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~726_sumout ),
	.cout(\Mult0~727 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~726 .extended_lut = "off";
defparam \Mult0~726 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~726 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N31
dffeas \reg_sum[114] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~726_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[114]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[114] .is_wysiwyg = "true";
defparam \reg_sum[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N21
cyclonev_lcell_comb \Mult0~4241 (
// Equation(s):
// \Mult0~4241_sumout  = SUM(( \Mult0~6086  ) + ( \Mult0~3773  ) + ( \Mult0~4238  ))
// \Mult0~4242  = CARRY(( \Mult0~6086  ) + ( \Mult0~3773  ) + ( \Mult0~4238  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3773 ),
	.datad(!\Mult0~6086 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4241_sumout ),
	.cout(\Mult0~4242 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4241 .extended_lut = "off";
defparam \Mult0~4241 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N42
cyclonev_lcell_comb \Mult0~2389 (
// Equation(s):
// \Mult0~2389_sumout  = SUM(( \Mult0~4241_sumout  ) + ( GND ) + ( \Mult0~2386  ))
// \Mult0~2390  = CARRY(( \Mult0~4241_sumout  ) + ( GND ) + ( \Mult0~2386  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4241_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2386 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2389_sumout ),
	.cout(\Mult0~2390 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2389 .extended_lut = "off";
defparam \Mult0~2389 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2389 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N33
cyclonev_lcell_comb \Mult0~730 (
// Equation(s):
// \Mult0~730_sumout  = SUM(( \Mult0~2389_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~727  ))
// \Mult0~731  = CARRY(( \Mult0~2389_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~727  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2389_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~727 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~730_sumout ),
	.cout(\Mult0~731 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~730 .extended_lut = "off";
defparam \Mult0~730 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~730 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N34
dffeas \reg_sum[115] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~730_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[115]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[115] .is_wysiwyg = "true";
defparam \reg_sum[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N24
cyclonev_lcell_comb \Mult0~4245 (
// Equation(s):
// \Mult0~4245_sumout  = SUM(( \Mult0~6087  ) + ( \Mult0~3774  ) + ( \Mult0~4242  ))
// \Mult0~4246  = CARRY(( \Mult0~6087  ) + ( \Mult0~3774  ) + ( \Mult0~4242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3774 ),
	.datad(!\Mult0~6087 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4245_sumout ),
	.cout(\Mult0~4246 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4245 .extended_lut = "off";
defparam \Mult0~4245 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N45
cyclonev_lcell_comb \Mult0~2393 (
// Equation(s):
// \Mult0~2393_sumout  = SUM(( GND ) + ( \Mult0~4245_sumout  ) + ( \Mult0~2390  ))
// \Mult0~2394  = CARRY(( GND ) + ( \Mult0~4245_sumout  ) + ( \Mult0~2390  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4245_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2390 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2393_sumout ),
	.cout(\Mult0~2394 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2393 .extended_lut = "off";
defparam \Mult0~2393 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2393 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N36
cyclonev_lcell_comb \Mult0~734 (
// Equation(s):
// \Mult0~734_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2393_sumout  ) + ( \Mult0~731  ))
// \Mult0~735  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2393_sumout  ) + ( \Mult0~731  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2393_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~731 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~734_sumout ),
	.cout(\Mult0~735 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~734 .extended_lut = "off";
defparam \Mult0~734 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~734 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N37
dffeas \reg_sum[116] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~734_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[116]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[116] .is_wysiwyg = "true";
defparam \reg_sum[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N27
cyclonev_lcell_comb \Mult0~4249 (
// Equation(s):
// \Mult0~4249_sumout  = SUM(( \Mult0~6088  ) + ( \Mult0~3775  ) + ( \Mult0~4246  ))
// \Mult0~4250  = CARRY(( \Mult0~6088  ) + ( \Mult0~3775  ) + ( \Mult0~4246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3775 ),
	.datad(!\Mult0~6088 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4249_sumout ),
	.cout(\Mult0~4250 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4249 .extended_lut = "off";
defparam \Mult0~4249 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N48
cyclonev_lcell_comb \Mult0~2397 (
// Equation(s):
// \Mult0~2397_sumout  = SUM(( \Mult0~4249_sumout  ) + ( GND ) + ( \Mult0~2394  ))
// \Mult0~2398  = CARRY(( \Mult0~4249_sumout  ) + ( GND ) + ( \Mult0~2394  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4249_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2394 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2397_sumout ),
	.cout(\Mult0~2398 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2397 .extended_lut = "off";
defparam \Mult0~2397 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2397 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N39
cyclonev_lcell_comb \Mult0~738 (
// Equation(s):
// \Mult0~738_sumout  = SUM(( \Mult0~2397_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~735  ))
// \Mult0~739  = CARRY(( \Mult0~2397_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~735  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2397_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~735 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~738_sumout ),
	.cout(\Mult0~739 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~738 .extended_lut = "off";
defparam \Mult0~738 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~738 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N40
dffeas \reg_sum[117] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~738_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[117]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[117] .is_wysiwyg = "true";
defparam \reg_sum[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N30
cyclonev_lcell_comb \Mult0~4253 (
// Equation(s):
// \Mult0~4253_sumout  = SUM(( \Mult0~6089  ) + ( \Mult0~3776  ) + ( \Mult0~4250  ))
// \Mult0~4254  = CARRY(( \Mult0~6089  ) + ( \Mult0~3776  ) + ( \Mult0~4250  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3776 ),
	.datad(!\Mult0~6089 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4253_sumout ),
	.cout(\Mult0~4254 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4253 .extended_lut = "off";
defparam \Mult0~4253 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N51
cyclonev_lcell_comb \Mult0~2401 (
// Equation(s):
// \Mult0~2401_sumout  = SUM(( GND ) + ( \Mult0~4253_sumout  ) + ( \Mult0~2398  ))
// \Mult0~2402  = CARRY(( GND ) + ( \Mult0~4253_sumout  ) + ( \Mult0~2398  ))

	.dataa(!\Mult0~4253_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2398 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2401_sumout ),
	.cout(\Mult0~2402 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2401 .extended_lut = "off";
defparam \Mult0~2401 .lut_mask = 64'h0000AAAA00000000;
defparam \Mult0~2401 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N42
cyclonev_lcell_comb \Mult0~742 (
// Equation(s):
// \Mult0~742_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2401_sumout  ) + ( \Mult0~739  ))
// \Mult0~743  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2401_sumout  ) + ( \Mult0~739  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2401_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~739 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~742_sumout ),
	.cout(\Mult0~743 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~742 .extended_lut = "off";
defparam \Mult0~742 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~742 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N43
dffeas \reg_sum[118] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~742_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[118]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[118] .is_wysiwyg = "true";
defparam \reg_sum[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N33
cyclonev_lcell_comb \Mult0~4257 (
// Equation(s):
// \Mult0~4257_sumout  = SUM(( \Mult0~6090  ) + ( \Mult0~3777  ) + ( \Mult0~4254  ))
// \Mult0~4258  = CARRY(( \Mult0~6090  ) + ( \Mult0~3777  ) + ( \Mult0~4254  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3777 ),
	.datad(!\Mult0~6090 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4254 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4257_sumout ),
	.cout(\Mult0~4258 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4257 .extended_lut = "off";
defparam \Mult0~4257 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N54
cyclonev_lcell_comb \Mult0~2405 (
// Equation(s):
// \Mult0~2405_sumout  = SUM(( GND ) + ( \Mult0~4257_sumout  ) + ( \Mult0~2402  ))
// \Mult0~2406  = CARRY(( GND ) + ( \Mult0~4257_sumout  ) + ( \Mult0~2402  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4257_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2402 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2405_sumout ),
	.cout(\Mult0~2406 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2405 .extended_lut = "off";
defparam \Mult0~2405 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2405 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N45
cyclonev_lcell_comb \Mult0~746 (
// Equation(s):
// \Mult0~746_sumout  = SUM(( \Mult0~2405_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~743  ))
// \Mult0~747  = CARRY(( \Mult0~2405_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~743  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2405_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~743 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~746_sumout ),
	.cout(\Mult0~747 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~746 .extended_lut = "off";
defparam \Mult0~746 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~746 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N46
dffeas \reg_sum[119] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~746_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[119]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[119] .is_wysiwyg = "true";
defparam \reg_sum[119] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N36
cyclonev_lcell_comb \Mult0~4261 (
// Equation(s):
// \Mult0~4261_sumout  = SUM(( \Mult0~6091  ) + ( \Mult0~3778  ) + ( \Mult0~4258  ))
// \Mult0~4262  = CARRY(( \Mult0~6091  ) + ( \Mult0~3778  ) + ( \Mult0~4258  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3778 ),
	.datad(!\Mult0~6091 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4258 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4261_sumout ),
	.cout(\Mult0~4262 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4261 .extended_lut = "off";
defparam \Mult0~4261 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y41_N57
cyclonev_lcell_comb \Mult0~2409 (
// Equation(s):
// \Mult0~2409_sumout  = SUM(( \Mult0~4261_sumout  ) + ( GND ) + ( \Mult0~2406  ))
// \Mult0~2410  = CARRY(( \Mult0~4261_sumout  ) + ( GND ) + ( \Mult0~2406  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4261_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2406 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2409_sumout ),
	.cout(\Mult0~2410 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2409 .extended_lut = "off";
defparam \Mult0~2409 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2409 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N48
cyclonev_lcell_comb \Mult0~750 (
// Equation(s):
// \Mult0~750_sumout  = SUM(( \Mult0~2409_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~747  ))
// \Mult0~751  = CARRY(( \Mult0~2409_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~747  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2409_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~747 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~750_sumout ),
	.cout(\Mult0~751 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~750 .extended_lut = "off";
defparam \Mult0~750 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~750 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N49
dffeas \reg_sum[120] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~750_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[120]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[120] .is_wysiwyg = "true";
defparam \reg_sum[120] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N39
cyclonev_lcell_comb \Mult0~4265 (
// Equation(s):
// \Mult0~4265_sumout  = SUM(( \Mult0~6092  ) + ( \Mult0~3779  ) + ( \Mult0~4262  ))
// \Mult0~4266  = CARRY(( \Mult0~6092  ) + ( \Mult0~3779  ) + ( \Mult0~4262  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3779 ),
	.datad(!\Mult0~6092 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4262 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4265_sumout ),
	.cout(\Mult0~4266 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4265 .extended_lut = "off";
defparam \Mult0~4265 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N0
cyclonev_lcell_comb \Mult0~2413 (
// Equation(s):
// \Mult0~2413_sumout  = SUM(( GND ) + ( \Mult0~4265_sumout  ) + ( \Mult0~2410  ))
// \Mult0~2414  = CARRY(( GND ) + ( \Mult0~4265_sumout  ) + ( \Mult0~2410  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4265_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2410 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2413_sumout ),
	.cout(\Mult0~2414 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2413 .extended_lut = "off";
defparam \Mult0~2413 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2413 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N51
cyclonev_lcell_comb \Mult0~754 (
// Equation(s):
// \Mult0~754_sumout  = SUM(( \Mult0~2413_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~751  ))
// \Mult0~755  = CARRY(( \Mult0~2413_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~751  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2413_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~751 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~754_sumout ),
	.cout(\Mult0~755 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~754 .extended_lut = "off";
defparam \Mult0~754 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~754 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N52
dffeas \reg_sum[121] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~754_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[121]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[121] .is_wysiwyg = "true";
defparam \reg_sum[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N42
cyclonev_lcell_comb \Mult0~4269 (
// Equation(s):
// \Mult0~4269_sumout  = SUM(( \Mult0~3780  ) + ( \Mult0~6093  ) + ( \Mult0~4266  ))
// \Mult0~4270  = CARRY(( \Mult0~3780  ) + ( \Mult0~6093  ) + ( \Mult0~4266  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6093 ),
	.datad(!\Mult0~3780 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4266 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4269_sumout ),
	.cout(\Mult0~4270 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4269 .extended_lut = "off";
defparam \Mult0~4269 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N3
cyclonev_lcell_comb \Mult0~2417 (
// Equation(s):
// \Mult0~2417_sumout  = SUM(( \Mult0~4269_sumout  ) + ( GND ) + ( \Mult0~2414  ))
// \Mult0~2418  = CARRY(( \Mult0~4269_sumout  ) + ( GND ) + ( \Mult0~2414  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4269_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2414 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2417_sumout ),
	.cout(\Mult0~2418 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2417 .extended_lut = "off";
defparam \Mult0~2417 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N54
cyclonev_lcell_comb \Mult0~758 (
// Equation(s):
// \Mult0~758_sumout  = SUM(( \Mult0~2417_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~755  ))
// \Mult0~759  = CARRY(( \Mult0~2417_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~755  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2417_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~755 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~758_sumout ),
	.cout(\Mult0~759 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~758 .extended_lut = "off";
defparam \Mult0~758 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~758 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N55
dffeas \reg_sum[122] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~758_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[122]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[122] .is_wysiwyg = "true";
defparam \reg_sum[122] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N45
cyclonev_lcell_comb \Mult0~4273 (
// Equation(s):
// \Mult0~4273_sumout  = SUM(( \Mult0~3781  ) + ( \Mult0~6094  ) + ( \Mult0~4270  ))
// \Mult0~4274  = CARRY(( \Mult0~3781  ) + ( \Mult0~6094  ) + ( \Mult0~4270  ))

	.dataa(gnd),
	.datab(!\Mult0~3781 ),
	.datac(!\Mult0~6094 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4270 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4273_sumout ),
	.cout(\Mult0~4274 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4273 .extended_lut = "off";
defparam \Mult0~4273 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~4273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N6
cyclonev_lcell_comb \Mult0~2421 (
// Equation(s):
// \Mult0~2421_sumout  = SUM(( GND ) + ( \Mult0~4273_sumout  ) + ( \Mult0~2418  ))
// \Mult0~2422  = CARRY(( GND ) + ( \Mult0~4273_sumout  ) + ( \Mult0~2418  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4273_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2418 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2421_sumout ),
	.cout(\Mult0~2422 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2421 .extended_lut = "off";
defparam \Mult0~2421 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y41_N57
cyclonev_lcell_comb \Mult0~762 (
// Equation(s):
// \Mult0~762_sumout  = SUM(( \Mult0~2421_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~759  ))
// \Mult0~763  = CARRY(( \Mult0~2421_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~759  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2421_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~759 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~762_sumout ),
	.cout(\Mult0~763 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~762 .extended_lut = "off";
defparam \Mult0~762 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~762 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y41_N58
dffeas \reg_sum[123] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~762_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[123]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[123] .is_wysiwyg = "true";
defparam \reg_sum[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N48
cyclonev_lcell_comb \Mult0~4277 (
// Equation(s):
// \Mult0~4277_sumout  = SUM(( \Mult0~6095  ) + ( \Mult0~3782  ) + ( \Mult0~4274  ))
// \Mult0~4278  = CARRY(( \Mult0~6095  ) + ( \Mult0~3782  ) + ( \Mult0~4274  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3782 ),
	.datad(!\Mult0~6095 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4274 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4277_sumout ),
	.cout(\Mult0~4278 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4277 .extended_lut = "off";
defparam \Mult0~4277 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N9
cyclonev_lcell_comb \Mult0~2425 (
// Equation(s):
// \Mult0~2425_sumout  = SUM(( \Mult0~4277_sumout  ) + ( GND ) + ( \Mult0~2422  ))
// \Mult0~2426  = CARRY(( \Mult0~4277_sumout  ) + ( GND ) + ( \Mult0~2422  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4277_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2422 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2425_sumout ),
	.cout(\Mult0~2426 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2425 .extended_lut = "off";
defparam \Mult0~2425 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2425 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N0
cyclonev_lcell_comb \Mult0~766 (
// Equation(s):
// \Mult0~766_sumout  = SUM(( \Mult0~2425_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~763  ))
// \Mult0~767  = CARRY(( \Mult0~2425_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~763  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2425_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~763 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~766_sumout ),
	.cout(\Mult0~767 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~766 .extended_lut = "off";
defparam \Mult0~766 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~766 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N1
dffeas \reg_sum[124] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~766_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[124]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[124] .is_wysiwyg = "true";
defparam \reg_sum[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N51
cyclonev_lcell_comb \Mult0~4281 (
// Equation(s):
// \Mult0~4281_sumout  = SUM(( \Mult0~6096  ) + ( \Mult0~3783  ) + ( \Mult0~4278  ))
// \Mult0~4282  = CARRY(( \Mult0~6096  ) + ( \Mult0~3783  ) + ( \Mult0~4278  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3783 ),
	.datad(!\Mult0~6096 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4278 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4281_sumout ),
	.cout(\Mult0~4282 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4281 .extended_lut = "off";
defparam \Mult0~4281 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N12
cyclonev_lcell_comb \Mult0~2429 (
// Equation(s):
// \Mult0~2429_sumout  = SUM(( \Mult0~4281_sumout  ) + ( GND ) + ( \Mult0~2426  ))
// \Mult0~2430  = CARRY(( \Mult0~4281_sumout  ) + ( GND ) + ( \Mult0~2426  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4281_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2426 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2429_sumout ),
	.cout(\Mult0~2430 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2429 .extended_lut = "off";
defparam \Mult0~2429 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2429 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N3
cyclonev_lcell_comb \Mult0~770 (
// Equation(s):
// \Mult0~770_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2429_sumout  ) + ( \Mult0~767  ))
// \Mult0~771  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2429_sumout  ) + ( \Mult0~767  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2429_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~767 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~770_sumout ),
	.cout(\Mult0~771 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~770 .extended_lut = "off";
defparam \Mult0~770 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~770 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N4
dffeas \reg_sum[125] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~770_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[125]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[125] .is_wysiwyg = "true";
defparam \reg_sum[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N54
cyclonev_lcell_comb \Mult0~4285 (
// Equation(s):
// \Mult0~4285_sumout  = SUM(( \Mult0~6097  ) + ( \Mult0~3784  ) + ( \Mult0~4282  ))
// \Mult0~4286  = CARRY(( \Mult0~6097  ) + ( \Mult0~3784  ) + ( \Mult0~4282  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3784 ),
	.datad(!\Mult0~6097 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4282 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4285_sumout ),
	.cout(\Mult0~4286 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4285 .extended_lut = "off";
defparam \Mult0~4285 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N15
cyclonev_lcell_comb \Mult0~2433 (
// Equation(s):
// \Mult0~2433_sumout  = SUM(( \Mult0~4285_sumout  ) + ( GND ) + ( \Mult0~2430  ))
// \Mult0~2434  = CARRY(( \Mult0~4285_sumout  ) + ( GND ) + ( \Mult0~2430  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4285_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2430 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2433_sumout ),
	.cout(\Mult0~2434 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2433 .extended_lut = "off";
defparam \Mult0~2433 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2433 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N6
cyclonev_lcell_comb \Mult0~774 (
// Equation(s):
// \Mult0~774_sumout  = SUM(( \Mult0~2433_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~771  ))
// \Mult0~775  = CARRY(( \Mult0~2433_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~771  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2433_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~771 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~774_sumout ),
	.cout(\Mult0~775 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~774 .extended_lut = "off";
defparam \Mult0~774 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~774 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N7
dffeas \reg_sum[126] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~774_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[126]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[126] .is_wysiwyg = "true";
defparam \reg_sum[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y41_N57
cyclonev_lcell_comb \Mult0~4289 (
// Equation(s):
// \Mult0~4289_sumout  = SUM(( \Mult0~6098  ) + ( \Mult0~3785  ) + ( \Mult0~4286  ))
// \Mult0~4290  = CARRY(( \Mult0~6098  ) + ( \Mult0~3785  ) + ( \Mult0~4286  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3785 ),
	.datad(!\Mult0~6098 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4286 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4289_sumout ),
	.cout(\Mult0~4290 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4289 .extended_lut = "off";
defparam \Mult0~4289 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N18
cyclonev_lcell_comb \Mult0~2437 (
// Equation(s):
// \Mult0~2437_sumout  = SUM(( \Mult0~4289_sumout  ) + ( GND ) + ( \Mult0~2434  ))
// \Mult0~2438  = CARRY(( \Mult0~4289_sumout  ) + ( GND ) + ( \Mult0~2434  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4289_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2434 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2437_sumout ),
	.cout(\Mult0~2438 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2437 .extended_lut = "off";
defparam \Mult0~2437 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2437 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N9
cyclonev_lcell_comb \Mult0~778 (
// Equation(s):
// \Mult0~778_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2437_sumout  ) + ( \Mult0~775  ))
// \Mult0~779  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2437_sumout  ) + ( \Mult0~775  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2437_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~775 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~778_sumout ),
	.cout(\Mult0~779 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~778 .extended_lut = "off";
defparam \Mult0~778 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~778 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N10
dffeas \reg_sum[127] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~778_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[127]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[127] .is_wysiwyg = "true";
defparam \reg_sum[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N0
cyclonev_lcell_comb \Mult0~4293 (
// Equation(s):
// \Mult0~4293_sumout  = SUM(( \Mult0~6099  ) + ( \Mult0~3786  ) + ( \Mult0~4290  ))
// \Mult0~4294  = CARRY(( \Mult0~6099  ) + ( \Mult0~3786  ) + ( \Mult0~4290  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3786 ),
	.datad(!\Mult0~6099 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4290 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4293_sumout ),
	.cout(\Mult0~4294 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4293 .extended_lut = "off";
defparam \Mult0~4293 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N21
cyclonev_lcell_comb \Mult0~2441 (
// Equation(s):
// \Mult0~2441_sumout  = SUM(( \Mult0~4293_sumout  ) + ( GND ) + ( \Mult0~2438  ))
// \Mult0~2442  = CARRY(( \Mult0~4293_sumout  ) + ( GND ) + ( \Mult0~2438  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4293_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2438 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2441_sumout ),
	.cout(\Mult0~2442 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2441 .extended_lut = "off";
defparam \Mult0~2441 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2441 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N12
cyclonev_lcell_comb \Mult0~782 (
// Equation(s):
// \Mult0~782_sumout  = SUM(( \Mult0~2441_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~779  ))
// \Mult0~783  = CARRY(( \Mult0~2441_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~779  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2441_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~779 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~782_sumout ),
	.cout(\Mult0~783 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~782 .extended_lut = "off";
defparam \Mult0~782 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~782 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N14
dffeas \reg_sum[128] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~782_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[128]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[128] .is_wysiwyg = "true";
defparam \reg_sum[128] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N3
cyclonev_lcell_comb \Mult0~4297 (
// Equation(s):
// \Mult0~4297_sumout  = SUM(( \Mult0~3787  ) + ( \Mult0~6100  ) + ( \Mult0~4294  ))
// \Mult0~4298  = CARRY(( \Mult0~3787  ) + ( \Mult0~6100  ) + ( \Mult0~4294  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6100 ),
	.datad(!\Mult0~3787 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4294 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4297_sumout ),
	.cout(\Mult0~4298 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4297 .extended_lut = "off";
defparam \Mult0~4297 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N24
cyclonev_lcell_comb \Mult0~2445 (
// Equation(s):
// \Mult0~2445_sumout  = SUM(( \Mult0~4297_sumout  ) + ( GND ) + ( \Mult0~2442  ))
// \Mult0~2446  = CARRY(( \Mult0~4297_sumout  ) + ( GND ) + ( \Mult0~2442  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4297_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2442 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2445_sumout ),
	.cout(\Mult0~2446 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2445 .extended_lut = "off";
defparam \Mult0~2445 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2445 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N15
cyclonev_lcell_comb \Mult0~786 (
// Equation(s):
// \Mult0~786_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2445_sumout  ) + ( \Mult0~783  ))
// \Mult0~787  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2445_sumout  ) + ( \Mult0~783  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2445_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~783 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~786_sumout ),
	.cout(\Mult0~787 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~786 .extended_lut = "off";
defparam \Mult0~786 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~786 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N16
dffeas \reg_sum[129] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~786_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[129]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[129] .is_wysiwyg = "true";
defparam \reg_sum[129] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N6
cyclonev_lcell_comb \Mult0~4301 (
// Equation(s):
// \Mult0~4301_sumout  = SUM(( \Mult0~3788  ) + ( \Mult0~6101  ) + ( \Mult0~4298  ))
// \Mult0~4302  = CARRY(( \Mult0~3788  ) + ( \Mult0~6101  ) + ( \Mult0~4298  ))

	.dataa(!\Mult0~3788 ),
	.datab(gnd),
	.datac(!\Mult0~6101 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4298 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4301_sumout ),
	.cout(\Mult0~4302 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4301 .extended_lut = "off";
defparam \Mult0~4301 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~4301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N27
cyclonev_lcell_comb \Mult0~2449 (
// Equation(s):
// \Mult0~2449_sumout  = SUM(( \Mult0~4301_sumout  ) + ( GND ) + ( \Mult0~2446  ))
// \Mult0~2450  = CARRY(( \Mult0~4301_sumout  ) + ( GND ) + ( \Mult0~2446  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4301_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2446 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2449_sumout ),
	.cout(\Mult0~2450 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2449 .extended_lut = "off";
defparam \Mult0~2449 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2449 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N18
cyclonev_lcell_comb \Mult0~790 (
// Equation(s):
// \Mult0~790_sumout  = SUM(( \Mult0~2449_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~787  ))
// \Mult0~791  = CARRY(( \Mult0~2449_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~787  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2449_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~787 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~790_sumout ),
	.cout(\Mult0~791 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~790 .extended_lut = "off";
defparam \Mult0~790 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~790 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N19
dffeas \reg_sum[130] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~790_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[130]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[130] .is_wysiwyg = "true";
defparam \reg_sum[130] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N9
cyclonev_lcell_comb \Mult0~4305 (
// Equation(s):
// \Mult0~4305_sumout  = SUM(( \Mult0~6102  ) + ( \Mult0~3789  ) + ( \Mult0~4302  ))
// \Mult0~4306  = CARRY(( \Mult0~6102  ) + ( \Mult0~3789  ) + ( \Mult0~4302  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3789 ),
	.datad(!\Mult0~6102 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4302 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4305_sumout ),
	.cout(\Mult0~4306 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4305 .extended_lut = "off";
defparam \Mult0~4305 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N30
cyclonev_lcell_comb \Mult0~2453 (
// Equation(s):
// \Mult0~2453_sumout  = SUM(( \Mult0~4305_sumout  ) + ( GND ) + ( \Mult0~2450  ))
// \Mult0~2454  = CARRY(( \Mult0~4305_sumout  ) + ( GND ) + ( \Mult0~2450  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4305_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2450 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2453_sumout ),
	.cout(\Mult0~2454 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2453 .extended_lut = "off";
defparam \Mult0~2453 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2453 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N21
cyclonev_lcell_comb \Mult0~794 (
// Equation(s):
// \Mult0~794_sumout  = SUM(( \Mult0~2453_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~791  ))
// \Mult0~795  = CARRY(( \Mult0~2453_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~791  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2453_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~791 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~794_sumout ),
	.cout(\Mult0~795 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~794 .extended_lut = "off";
defparam \Mult0~794 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~794 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N22
dffeas \reg_sum[131] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~794_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[131]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[131] .is_wysiwyg = "true";
defparam \reg_sum[131] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N12
cyclonev_lcell_comb \Mult0~4309 (
// Equation(s):
// \Mult0~4309_sumout  = SUM(( \Mult0~6103  ) + ( \Mult0~3790  ) + ( \Mult0~4306  ))
// \Mult0~4310  = CARRY(( \Mult0~6103  ) + ( \Mult0~3790  ) + ( \Mult0~4306  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3790 ),
	.datad(!\Mult0~6103 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4306 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4309_sumout ),
	.cout(\Mult0~4310 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4309 .extended_lut = "off";
defparam \Mult0~4309 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N33
cyclonev_lcell_comb \Mult0~2457 (
// Equation(s):
// \Mult0~2457_sumout  = SUM(( GND ) + ( \Mult0~4309_sumout  ) + ( \Mult0~2454  ))
// \Mult0~2458  = CARRY(( GND ) + ( \Mult0~4309_sumout  ) + ( \Mult0~2454  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4309_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2454 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2457_sumout ),
	.cout(\Mult0~2458 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2457 .extended_lut = "off";
defparam \Mult0~2457 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2457 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N24
cyclonev_lcell_comb \Mult0~798 (
// Equation(s):
// \Mult0~798_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2457_sumout  ) + ( \Mult0~795  ))
// \Mult0~799  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2457_sumout  ) + ( \Mult0~795  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2457_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~795 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~798_sumout ),
	.cout(\Mult0~799 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~798 .extended_lut = "off";
defparam \Mult0~798 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~798 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N25
dffeas \reg_sum[132] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~798_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[132]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[132] .is_wysiwyg = "true";
defparam \reg_sum[132] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N15
cyclonev_lcell_comb \Mult0~4313 (
// Equation(s):
// \Mult0~4313_sumout  = SUM(( \Mult0~6104  ) + ( \Mult0~3791  ) + ( \Mult0~4310  ))
// \Mult0~4314  = CARRY(( \Mult0~6104  ) + ( \Mult0~3791  ) + ( \Mult0~4310  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~3791 ),
	.datad(!\Mult0~6104 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4310 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4313_sumout ),
	.cout(\Mult0~4314 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4313 .extended_lut = "off";
defparam \Mult0~4313 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N36
cyclonev_lcell_comb \Mult0~2461 (
// Equation(s):
// \Mult0~2461_sumout  = SUM(( \Mult0~4313_sumout  ) + ( GND ) + ( \Mult0~2458  ))
// \Mult0~2462  = CARRY(( \Mult0~4313_sumout  ) + ( GND ) + ( \Mult0~2458  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4313_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2458 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2461_sumout ),
	.cout(\Mult0~2462 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2461 .extended_lut = "off";
defparam \Mult0~2461 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2461 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N27
cyclonev_lcell_comb \Mult0~802 (
// Equation(s):
// \Mult0~802_sumout  = SUM(( \Mult0~2461_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~799  ))
// \Mult0~803  = CARRY(( \Mult0~2461_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~799  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2461_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~799 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~802_sumout ),
	.cout(\Mult0~803 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~802 .extended_lut = "off";
defparam \Mult0~802 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~802 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N28
dffeas \reg_sum[133] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~802_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[133]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[133] .is_wysiwyg = "true";
defparam \reg_sum[133] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N18
cyclonev_lcell_comb \Mult0~4317 (
// Equation(s):
// \Mult0~4317_sumout  = SUM(( \Mult0~3792  ) + ( \Mult0~6105  ) + ( \Mult0~4314  ))
// \Mult0~4318  = CARRY(( \Mult0~3792  ) + ( \Mult0~6105  ) + ( \Mult0~4314  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6105 ),
	.datad(!\Mult0~3792 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4314 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4317_sumout ),
	.cout(\Mult0~4318 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4317 .extended_lut = "off";
defparam \Mult0~4317 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N39
cyclonev_lcell_comb \Mult0~2465 (
// Equation(s):
// \Mult0~2465_sumout  = SUM(( GND ) + ( \Mult0~4317_sumout  ) + ( \Mult0~2462  ))
// \Mult0~2466  = CARRY(( GND ) + ( \Mult0~4317_sumout  ) + ( \Mult0~2462  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4317_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2462 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2465_sumout ),
	.cout(\Mult0~2466 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2465 .extended_lut = "off";
defparam \Mult0~2465 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2465 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N30
cyclonev_lcell_comb \Mult0~806 (
// Equation(s):
// \Mult0~806_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2465_sumout  ) + ( \Mult0~803  ))
// \Mult0~807  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2465_sumout  ) + ( \Mult0~803  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2465_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~803 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~806_sumout ),
	.cout(\Mult0~807 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~806 .extended_lut = "off";
defparam \Mult0~806 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~806 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N31
dffeas \reg_sum[134] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~806_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[134]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[134] .is_wysiwyg = "true";
defparam \reg_sum[134] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y41_N0
cyclonev_mac \Mult0~5406 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add0~513_sumout ,\Add0~509_sumout ,\Add0~505_sumout ,\Add0~501_sumout ,\Add0~497_sumout ,\Add0~493_sumout ,\Add0~489_sumout ,\Add0~485_sumout ,\Add0~481_sumout ,\Add0~477_sumout ,\Add0~473_sumout ,\Add0~469_sumout ,\Add0~465_sumout ,\Add0~461_sumout ,\Add0~457_sumout ,
\Add0~453_sumout ,\Add0~449_sumout ,\Add0~445_sumout ,\Add0~441_sumout ,\Add0~437_sumout ,\Add0~433_sumout }),
	.ay({\C[31]~input0 ,\C[30]~input0 ,\C[29]~input0 ,\C[28]~input0 ,\C[27]~input0 }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~5406_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~5406 .accumulate_clock = "none";
defparam \Mult0~5406 .ax_clock = "none";
defparam \Mult0~5406 .ax_width = 21;
defparam \Mult0~5406 .ay_scan_in_clock = "0";
defparam \Mult0~5406 .ay_scan_in_width = 5;
defparam \Mult0~5406 .ay_use_scan_in = "false";
defparam \Mult0~5406 .az_clock = "none";
defparam \Mult0~5406 .bx_clock = "none";
defparam \Mult0~5406 .by_clock = "none";
defparam \Mult0~5406 .by_use_scan_in = "false";
defparam \Mult0~5406 .bz_clock = "none";
defparam \Mult0~5406 .coef_a_0 = 0;
defparam \Mult0~5406 .coef_a_1 = 0;
defparam \Mult0~5406 .coef_a_2 = 0;
defparam \Mult0~5406 .coef_a_3 = 0;
defparam \Mult0~5406 .coef_a_4 = 0;
defparam \Mult0~5406 .coef_a_5 = 0;
defparam \Mult0~5406 .coef_a_6 = 0;
defparam \Mult0~5406 .coef_a_7 = 0;
defparam \Mult0~5406 .coef_b_0 = 0;
defparam \Mult0~5406 .coef_b_1 = 0;
defparam \Mult0~5406 .coef_b_2 = 0;
defparam \Mult0~5406 .coef_b_3 = 0;
defparam \Mult0~5406 .coef_b_4 = 0;
defparam \Mult0~5406 .coef_b_5 = 0;
defparam \Mult0~5406 .coef_b_6 = 0;
defparam \Mult0~5406 .coef_b_7 = 0;
defparam \Mult0~5406 .coef_sel_a_clock = "none";
defparam \Mult0~5406 .coef_sel_b_clock = "none";
defparam \Mult0~5406 .delay_scan_out_ay = "false";
defparam \Mult0~5406 .delay_scan_out_by = "false";
defparam \Mult0~5406 .enable_double_accum = "false";
defparam \Mult0~5406 .load_const_clock = "none";
defparam \Mult0~5406 .load_const_value = 0;
defparam \Mult0~5406 .mode_sub_location = 0;
defparam \Mult0~5406 .negate_clock = "none";
defparam \Mult0~5406 .operand_source_max = "input";
defparam \Mult0~5406 .operand_source_may = "input";
defparam \Mult0~5406 .operand_source_mbx = "input";
defparam \Mult0~5406 .operand_source_mby = "input";
defparam \Mult0~5406 .operation_mode = "m27x27";
defparam \Mult0~5406 .output_clock = "none";
defparam \Mult0~5406 .preadder_subtract_a = "false";
defparam \Mult0~5406 .preadder_subtract_b = "false";
defparam \Mult0~5406 .result_a_width = 64;
defparam \Mult0~5406 .signed_max = "false";
defparam \Mult0~5406 .signed_may = "false";
defparam \Mult0~5406 .signed_mbx = "false";
defparam \Mult0~5406 .signed_mby = "false";
defparam \Mult0~5406 .sub_clock = "none";
defparam \Mult0~5406 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N21
cyclonev_lcell_comb \Mult0~4321 (
// Equation(s):
// \Mult0~4321_sumout  = SUM(( \Mult0~5406_resulta  ) + ( \Mult0~6106  ) + ( \Mult0~4318  ))
// \Mult0~4322  = CARRY(( \Mult0~5406_resulta  ) + ( \Mult0~6106  ) + ( \Mult0~4318  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6106 ),
	.datad(!\Mult0~5406_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4318 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4321_sumout ),
	.cout(\Mult0~4322 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4321 .extended_lut = "off";
defparam \Mult0~4321 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N42
cyclonev_lcell_comb \Mult0~2469 (
// Equation(s):
// \Mult0~2469_sumout  = SUM(( \Mult0~4321_sumout  ) + ( GND ) + ( \Mult0~2466  ))
// \Mult0~2470  = CARRY(( \Mult0~4321_sumout  ) + ( GND ) + ( \Mult0~2466  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4321_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2466 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2469_sumout ),
	.cout(\Mult0~2470 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2469 .extended_lut = "off";
defparam \Mult0~2469 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2469 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N33
cyclonev_lcell_comb \Mult0~810 (
// Equation(s):
// \Mult0~810_sumout  = SUM(( \Mult0~2469_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~807  ))
// \Mult0~811  = CARRY(( \Mult0~2469_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~807  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2469_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~807 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~810_sumout ),
	.cout(\Mult0~811 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~810 .extended_lut = "off";
defparam \Mult0~810 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~810 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N34
dffeas \reg_sum[135] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~810_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[135]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[135] .is_wysiwyg = "true";
defparam \reg_sum[135] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N24
cyclonev_lcell_comb \Mult0~4325 (
// Equation(s):
// \Mult0~4325_sumout  = SUM(( \Mult0~5407  ) + ( \Mult0~6107  ) + ( \Mult0~4322  ))
// \Mult0~4326  = CARRY(( \Mult0~5407  ) + ( \Mult0~6107  ) + ( \Mult0~4322  ))

	.dataa(gnd),
	.datab(!\Mult0~5407 ),
	.datac(!\Mult0~6107 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4322 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4325_sumout ),
	.cout(\Mult0~4326 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4325 .extended_lut = "off";
defparam \Mult0~4325 .lut_mask = 64'h0000F0F000003333;
defparam \Mult0~4325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N45
cyclonev_lcell_comb \Mult0~2473 (
// Equation(s):
// \Mult0~2473_sumout  = SUM(( GND ) + ( \Mult0~4325_sumout  ) + ( \Mult0~2470  ))
// \Mult0~2474  = CARRY(( GND ) + ( \Mult0~4325_sumout  ) + ( \Mult0~2470  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4325_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2470 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2473_sumout ),
	.cout(\Mult0~2474 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2473 .extended_lut = "off";
defparam \Mult0~2473 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2473 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N36
cyclonev_lcell_comb \Mult0~814 (
// Equation(s):
// \Mult0~814_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2473_sumout  ) + ( \Mult0~811  ))
// \Mult0~815  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2473_sumout  ) + ( \Mult0~811  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2473_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~811 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~814_sumout ),
	.cout(\Mult0~815 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~814 .extended_lut = "off";
defparam \Mult0~814 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~814 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N37
dffeas \reg_sum[136] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~814_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[136]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[136] .is_wysiwyg = "true";
defparam \reg_sum[136] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N27
cyclonev_lcell_comb \Mult0~4329 (
// Equation(s):
// \Mult0~4329_sumout  = SUM(( \Mult0~5408  ) + ( \Mult0~6108  ) + ( \Mult0~4326  ))
// \Mult0~4330  = CARRY(( \Mult0~5408  ) + ( \Mult0~6108  ) + ( \Mult0~4326  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6108 ),
	.datad(!\Mult0~5408 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4326 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4329_sumout ),
	.cout(\Mult0~4330 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4329 .extended_lut = "off";
defparam \Mult0~4329 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N48
cyclonev_lcell_comb \Mult0~2477 (
// Equation(s):
// \Mult0~2477_sumout  = SUM(( \Mult0~4329_sumout  ) + ( GND ) + ( \Mult0~2474  ))
// \Mult0~2478  = CARRY(( \Mult0~4329_sumout  ) + ( GND ) + ( \Mult0~2474  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4329_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2474 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2477_sumout ),
	.cout(\Mult0~2478 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2477 .extended_lut = "off";
defparam \Mult0~2477 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2477 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N39
cyclonev_lcell_comb \Mult0~818 (
// Equation(s):
// \Mult0~818_sumout  = SUM(( \Mult0~2477_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~815  ))
// \Mult0~819  = CARRY(( \Mult0~2477_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~815  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2477_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~815 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~818_sumout ),
	.cout(\Mult0~819 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~818 .extended_lut = "off";
defparam \Mult0~818 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~818 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N40
dffeas \reg_sum[137] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~818_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[137]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[137] .is_wysiwyg = "true";
defparam \reg_sum[137] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N30
cyclonev_lcell_comb \Mult0~4333 (
// Equation(s):
// \Mult0~4333_sumout  = SUM(( \Mult0~6109  ) + ( \Mult0~5409  ) + ( \Mult0~4330  ))
// \Mult0~4334  = CARRY(( \Mult0~6109  ) + ( \Mult0~5409  ) + ( \Mult0~4330  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5409 ),
	.datad(!\Mult0~6109 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4330 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4333_sumout ),
	.cout(\Mult0~4334 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4333 .extended_lut = "off";
defparam \Mult0~4333 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N51
cyclonev_lcell_comb \Mult0~2481 (
// Equation(s):
// \Mult0~2481_sumout  = SUM(( GND ) + ( \Mult0~4333_sumout  ) + ( \Mult0~2478  ))
// \Mult0~2482  = CARRY(( GND ) + ( \Mult0~4333_sumout  ) + ( \Mult0~2478  ))

	.dataa(!\Mult0~4333_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2478 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2481_sumout ),
	.cout(\Mult0~2482 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2481 .extended_lut = "off";
defparam \Mult0~2481 .lut_mask = 64'h0000AAAA00000000;
defparam \Mult0~2481 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N42
cyclonev_lcell_comb \Mult0~822 (
// Equation(s):
// \Mult0~822_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2481_sumout  ) + ( \Mult0~819  ))
// \Mult0~823  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2481_sumout  ) + ( \Mult0~819  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2481_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~819 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~822_sumout ),
	.cout(\Mult0~823 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~822 .extended_lut = "off";
defparam \Mult0~822 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~822 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N43
dffeas \reg_sum[138] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~822_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[138]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[138] .is_wysiwyg = "true";
defparam \reg_sum[138] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N33
cyclonev_lcell_comb \Mult0~4337 (
// Equation(s):
// \Mult0~4337_sumout  = SUM(( \Mult0~6110  ) + ( \Mult0~5410  ) + ( \Mult0~4334  ))
// \Mult0~4338  = CARRY(( \Mult0~6110  ) + ( \Mult0~5410  ) + ( \Mult0~4334  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5410 ),
	.datad(!\Mult0~6110 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4334 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4337_sumout ),
	.cout(\Mult0~4338 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4337 .extended_lut = "off";
defparam \Mult0~4337 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N54
cyclonev_lcell_comb \Mult0~2485 (
// Equation(s):
// \Mult0~2485_sumout  = SUM(( GND ) + ( \Mult0~4337_sumout  ) + ( \Mult0~2482  ))
// \Mult0~2486  = CARRY(( GND ) + ( \Mult0~4337_sumout  ) + ( \Mult0~2482  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4337_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2482 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2485_sumout ),
	.cout(\Mult0~2486 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2485 .extended_lut = "off";
defparam \Mult0~2485 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2485 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N45
cyclonev_lcell_comb \Mult0~826 (
// Equation(s):
// \Mult0~826_sumout  = SUM(( \Mult0~2485_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~823  ))
// \Mult0~827  = CARRY(( \Mult0~2485_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~823  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2485_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~823 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~826_sumout ),
	.cout(\Mult0~827 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~826 .extended_lut = "off";
defparam \Mult0~826 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~826 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N46
dffeas \reg_sum[139] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~826_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[139]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[139] .is_wysiwyg = "true";
defparam \reg_sum[139] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N36
cyclonev_lcell_comb \Mult0~4341 (
// Equation(s):
// \Mult0~4341_sumout  = SUM(( \Mult0~5411  ) + ( \Mult0~6111  ) + ( \Mult0~4338  ))
// \Mult0~4342  = CARRY(( \Mult0~5411  ) + ( \Mult0~6111  ) + ( \Mult0~4338  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6111 ),
	.datad(!\Mult0~5411 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4338 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4341_sumout ),
	.cout(\Mult0~4342 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4341 .extended_lut = "off";
defparam \Mult0~4341 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y40_N57
cyclonev_lcell_comb \Mult0~2489 (
// Equation(s):
// \Mult0~2489_sumout  = SUM(( \Mult0~4341_sumout  ) + ( GND ) + ( \Mult0~2486  ))
// \Mult0~2490  = CARRY(( \Mult0~4341_sumout  ) + ( GND ) + ( \Mult0~2486  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4341_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2486 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2489_sumout ),
	.cout(\Mult0~2490 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2489 .extended_lut = "off";
defparam \Mult0~2489 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2489 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N48
cyclonev_lcell_comb \Mult0~830 (
// Equation(s):
// \Mult0~830_sumout  = SUM(( \Mult0~2489_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~827  ))
// \Mult0~831  = CARRY(( \Mult0~2489_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~827  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2489_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~827 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~830_sumout ),
	.cout(\Mult0~831 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~830 .extended_lut = "off";
defparam \Mult0~830 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~830 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N50
dffeas \reg_sum[140] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~830_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[140]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[140] .is_wysiwyg = "true";
defparam \reg_sum[140] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N39
cyclonev_lcell_comb \Mult0~4345 (
// Equation(s):
// \Mult0~4345_sumout  = SUM(( \Mult0~5412  ) + ( \Mult0~6112  ) + ( \Mult0~4342  ))
// \Mult0~4346  = CARRY(( \Mult0~5412  ) + ( \Mult0~6112  ) + ( \Mult0~4342  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6112 ),
	.datad(!\Mult0~5412 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4342 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4345_sumout ),
	.cout(\Mult0~4346 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4345 .extended_lut = "off";
defparam \Mult0~4345 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N0
cyclonev_lcell_comb \Mult0~2493 (
// Equation(s):
// \Mult0~2493_sumout  = SUM(( \Mult0~4345_sumout  ) + ( GND ) + ( \Mult0~2490  ))
// \Mult0~2494  = CARRY(( \Mult0~4345_sumout  ) + ( GND ) + ( \Mult0~2490  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4345_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2490 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2493_sumout ),
	.cout(\Mult0~2494 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2493 .extended_lut = "off";
defparam \Mult0~2493 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2493 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N51
cyclonev_lcell_comb \Mult0~834 (
// Equation(s):
// \Mult0~834_sumout  = SUM(( \Mult0~2493_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~831  ))
// \Mult0~835  = CARRY(( \Mult0~2493_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~831  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2493_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~831 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~834_sumout ),
	.cout(\Mult0~835 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~834 .extended_lut = "off";
defparam \Mult0~834 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~834 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N52
dffeas \reg_sum[141] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~834_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[141]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[141] .is_wysiwyg = "true";
defparam \reg_sum[141] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N42
cyclonev_lcell_comb \Mult0~4349 (
// Equation(s):
// \Mult0~4349_sumout  = SUM(( \Mult0~5413  ) + ( \Mult0~6113  ) + ( \Mult0~4346  ))
// \Mult0~4350  = CARRY(( \Mult0~5413  ) + ( \Mult0~6113  ) + ( \Mult0~4346  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6113 ),
	.datad(!\Mult0~5413 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4346 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4349_sumout ),
	.cout(\Mult0~4350 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4349 .extended_lut = "off";
defparam \Mult0~4349 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N3
cyclonev_lcell_comb \Mult0~2497 (
// Equation(s):
// \Mult0~2497_sumout  = SUM(( GND ) + ( \Mult0~4349_sumout  ) + ( \Mult0~2494  ))
// \Mult0~2498  = CARRY(( GND ) + ( \Mult0~4349_sumout  ) + ( \Mult0~2494  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4349_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2494 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2497_sumout ),
	.cout(\Mult0~2498 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2497 .extended_lut = "off";
defparam \Mult0~2497 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2497 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N54
cyclonev_lcell_comb \Mult0~838 (
// Equation(s):
// \Mult0~838_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2497_sumout  ) + ( \Mult0~835  ))
// \Mult0~839  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2497_sumout  ) + ( \Mult0~835  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2497_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~835 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~838_sumout ),
	.cout(\Mult0~839 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~838 .extended_lut = "off";
defparam \Mult0~838 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~838 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N55
dffeas \reg_sum[142] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~838_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[142]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[142] .is_wysiwyg = "true";
defparam \reg_sum[142] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N45
cyclonev_lcell_comb \Mult0~4353 (
// Equation(s):
// \Mult0~4353_sumout  = SUM(( \Mult0~6114  ) + ( \Mult0~5414  ) + ( \Mult0~4350  ))
// \Mult0~4354  = CARRY(( \Mult0~6114  ) + ( \Mult0~5414  ) + ( \Mult0~4350  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5414 ),
	.datad(!\Mult0~6114 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4350 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4353_sumout ),
	.cout(\Mult0~4354 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4353 .extended_lut = "off";
defparam \Mult0~4353 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N6
cyclonev_lcell_comb \Mult0~2501 (
// Equation(s):
// \Mult0~2501_sumout  = SUM(( \Mult0~4353_sumout  ) + ( GND ) + ( \Mult0~2498  ))
// \Mult0~2502  = CARRY(( \Mult0~4353_sumout  ) + ( GND ) + ( \Mult0~2498  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4353_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2498 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2501_sumout ),
	.cout(\Mult0~2502 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2501 .extended_lut = "off";
defparam \Mult0~2501 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2501 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y40_N57
cyclonev_lcell_comb \Mult0~842 (
// Equation(s):
// \Mult0~842_sumout  = SUM(( \Mult0~2501_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~839  ))
// \Mult0~843  = CARRY(( \Mult0~2501_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~839  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2501_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~839 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~842_sumout ),
	.cout(\Mult0~843 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~842 .extended_lut = "off";
defparam \Mult0~842 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~842 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y40_N58
dffeas \reg_sum[143] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~842_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[143]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[143] .is_wysiwyg = "true";
defparam \reg_sum[143] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N48
cyclonev_lcell_comb \Mult0~4357 (
// Equation(s):
// \Mult0~4357_sumout  = SUM(( \Mult0~6115  ) + ( \Mult0~5415  ) + ( \Mult0~4354  ))
// \Mult0~4358  = CARRY(( \Mult0~6115  ) + ( \Mult0~5415  ) + ( \Mult0~4354  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5415 ),
	.datad(!\Mult0~6115 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4354 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4357_sumout ),
	.cout(\Mult0~4358 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4357 .extended_lut = "off";
defparam \Mult0~4357 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N9
cyclonev_lcell_comb \Mult0~2505 (
// Equation(s):
// \Mult0~2505_sumout  = SUM(( GND ) + ( \Mult0~4357_sumout  ) + ( \Mult0~2502  ))
// \Mult0~2506  = CARRY(( GND ) + ( \Mult0~4357_sumout  ) + ( \Mult0~2502  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4357_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2502 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2505_sumout ),
	.cout(\Mult0~2506 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2505 .extended_lut = "off";
defparam \Mult0~2505 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2505 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N0
cyclonev_lcell_comb \Mult0~846 (
// Equation(s):
// \Mult0~846_sumout  = SUM(( \Mult0~2505_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~843  ))
// \Mult0~847  = CARRY(( \Mult0~2505_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~843  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2505_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~843 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~846_sumout ),
	.cout(\Mult0~847 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~846 .extended_lut = "off";
defparam \Mult0~846 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~846 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N1
dffeas \reg_sum[144] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~846_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[144]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[144] .is_wysiwyg = "true";
defparam \reg_sum[144] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N51
cyclonev_lcell_comb \Mult0~4361 (
// Equation(s):
// \Mult0~4361_sumout  = SUM(( \Mult0~6116  ) + ( \Mult0~5416  ) + ( \Mult0~4358  ))
// \Mult0~4362  = CARRY(( \Mult0~6116  ) + ( \Mult0~5416  ) + ( \Mult0~4358  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5416 ),
	.datad(!\Mult0~6116 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4358 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4361_sumout ),
	.cout(\Mult0~4362 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4361 .extended_lut = "off";
defparam \Mult0~4361 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4361 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N12
cyclonev_lcell_comb \Mult0~2509 (
// Equation(s):
// \Mult0~2509_sumout  = SUM(( GND ) + ( \Mult0~4361_sumout  ) + ( \Mult0~2506  ))
// \Mult0~2510  = CARRY(( GND ) + ( \Mult0~4361_sumout  ) + ( \Mult0~2506  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4361_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2506 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2509_sumout ),
	.cout(\Mult0~2510 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2509 .extended_lut = "off";
defparam \Mult0~2509 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2509 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N3
cyclonev_lcell_comb \Mult0~850 (
// Equation(s):
// \Mult0~850_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2509_sumout  ) + ( \Mult0~847  ))
// \Mult0~851  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2509_sumout  ) + ( \Mult0~847  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2509_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~847 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~850_sumout ),
	.cout(\Mult0~851 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~850 .extended_lut = "off";
defparam \Mult0~850 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~850 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N4
dffeas \reg_sum[145] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~850_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[145]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[145] .is_wysiwyg = "true";
defparam \reg_sum[145] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N54
cyclonev_lcell_comb \Mult0~4365 (
// Equation(s):
// \Mult0~4365_sumout  = SUM(( \Mult0~6117  ) + ( \Mult0~5417  ) + ( \Mult0~4362  ))
// \Mult0~4366  = CARRY(( \Mult0~6117  ) + ( \Mult0~5417  ) + ( \Mult0~4362  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5417 ),
	.datad(!\Mult0~6117 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4362 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4365_sumout ),
	.cout(\Mult0~4366 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4365 .extended_lut = "off";
defparam \Mult0~4365 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N15
cyclonev_lcell_comb \Mult0~2513 (
// Equation(s):
// \Mult0~2513_sumout  = SUM(( \Mult0~4365_sumout  ) + ( GND ) + ( \Mult0~2510  ))
// \Mult0~2514  = CARRY(( \Mult0~4365_sumout  ) + ( GND ) + ( \Mult0~2510  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4365_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2510 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2513_sumout ),
	.cout(\Mult0~2514 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2513 .extended_lut = "off";
defparam \Mult0~2513 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2513 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N6
cyclonev_lcell_comb \Mult0~854 (
// Equation(s):
// \Mult0~854_sumout  = SUM(( \Mult0~2513_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~851  ))
// \Mult0~855  = CARRY(( \Mult0~2513_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~851  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2513_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~851 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~854_sumout ),
	.cout(\Mult0~855 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~854 .extended_lut = "off";
defparam \Mult0~854 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~854 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N7
dffeas \reg_sum[146] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~854_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[146]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[146] .is_wysiwyg = "true";
defparam \reg_sum[146] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N57
cyclonev_lcell_comb \Mult0~4369 (
// Equation(s):
// \Mult0~4369_sumout  = SUM(( \Mult0~5418  ) + ( \Mult0~6118  ) + ( \Mult0~4366  ))
// \Mult0~4370  = CARRY(( \Mult0~5418  ) + ( \Mult0~6118  ) + ( \Mult0~4366  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6118 ),
	.datad(!\Mult0~5418 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4366 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4369_sumout ),
	.cout(\Mult0~4370 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4369 .extended_lut = "off";
defparam \Mult0~4369 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4369 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N18
cyclonev_lcell_comb \Mult0~2517 (
// Equation(s):
// \Mult0~2517_sumout  = SUM(( \Mult0~4369_sumout  ) + ( GND ) + ( \Mult0~2514  ))
// \Mult0~2518  = CARRY(( \Mult0~4369_sumout  ) + ( GND ) + ( \Mult0~2514  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4369_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2514 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2517_sumout ),
	.cout(\Mult0~2518 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2517 .extended_lut = "off";
defparam \Mult0~2517 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2517 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N9
cyclonev_lcell_comb \Mult0~858 (
// Equation(s):
// \Mult0~858_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2517_sumout  ) + ( \Mult0~855  ))
// \Mult0~859  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2517_sumout  ) + ( \Mult0~855  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2517_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~855 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~858_sumout ),
	.cout(\Mult0~859 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~858 .extended_lut = "off";
defparam \Mult0~858 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~858 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N10
dffeas \reg_sum[147] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~858_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[147]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[147] .is_wysiwyg = "true";
defparam \reg_sum[147] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N0
cyclonev_lcell_comb \Mult0~4373 (
// Equation(s):
// \Mult0~4373_sumout  = SUM(( \Mult0~5419  ) + ( \Mult0~6119  ) + ( \Mult0~4370  ))
// \Mult0~4374  = CARRY(( \Mult0~5419  ) + ( \Mult0~6119  ) + ( \Mult0~4370  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6119 ),
	.datad(!\Mult0~5419 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4370 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4373_sumout ),
	.cout(\Mult0~4374 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4373 .extended_lut = "off";
defparam \Mult0~4373 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4373 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N21
cyclonev_lcell_comb \Mult0~2521 (
// Equation(s):
// \Mult0~2521_sumout  = SUM(( \Mult0~4373_sumout  ) + ( GND ) + ( \Mult0~2518  ))
// \Mult0~2522  = CARRY(( \Mult0~4373_sumout  ) + ( GND ) + ( \Mult0~2518  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4373_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2518 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2521_sumout ),
	.cout(\Mult0~2522 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2521 .extended_lut = "off";
defparam \Mult0~2521 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2521 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N12
cyclonev_lcell_comb \Mult0~862 (
// Equation(s):
// \Mult0~862_sumout  = SUM(( \Mult0~2521_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~859  ))
// \Mult0~863  = CARRY(( \Mult0~2521_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~859  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2521_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~859 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~862_sumout ),
	.cout(\Mult0~863 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~862 .extended_lut = "off";
defparam \Mult0~862 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~862 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N13
dffeas \reg_sum[148] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~862_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[148]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[148] .is_wysiwyg = "true";
defparam \reg_sum[148] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N3
cyclonev_lcell_comb \Mult0~4377 (
// Equation(s):
// \Mult0~4377_sumout  = SUM(( \Mult0~5420  ) + ( \Mult0~6120  ) + ( \Mult0~4374  ))
// \Mult0~4378  = CARRY(( \Mult0~5420  ) + ( \Mult0~6120  ) + ( \Mult0~4374  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6120 ),
	.datad(!\Mult0~5420 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4374 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4377_sumout ),
	.cout(\Mult0~4378 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4377 .extended_lut = "off";
defparam \Mult0~4377 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N24
cyclonev_lcell_comb \Mult0~2525 (
// Equation(s):
// \Mult0~2525_sumout  = SUM(( \Mult0~4377_sumout  ) + ( GND ) + ( \Mult0~2522  ))
// \Mult0~2526  = CARRY(( \Mult0~4377_sumout  ) + ( GND ) + ( \Mult0~2522  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4377_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2522 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2525_sumout ),
	.cout(\Mult0~2526 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2525 .extended_lut = "off";
defparam \Mult0~2525 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2525 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N15
cyclonev_lcell_comb \Mult0~866 (
// Equation(s):
// \Mult0~866_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2525_sumout  ) + ( \Mult0~863  ))
// \Mult0~867  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2525_sumout  ) + ( \Mult0~863  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2525_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~863 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~866_sumout ),
	.cout(\Mult0~867 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~866 .extended_lut = "off";
defparam \Mult0~866 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~866 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N16
dffeas \reg_sum[149] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~866_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[149]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[149] .is_wysiwyg = "true";
defparam \reg_sum[149] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N6
cyclonev_lcell_comb \Mult0~4381 (
// Equation(s):
// \Mult0~4381_sumout  = SUM(( \Mult0~6121  ) + ( \Mult0~5421  ) + ( \Mult0~4378  ))
// \Mult0~4382  = CARRY(( \Mult0~6121  ) + ( \Mult0~5421  ) + ( \Mult0~4378  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5421 ),
	.datad(!\Mult0~6121 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4378 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4381_sumout ),
	.cout(\Mult0~4382 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4381 .extended_lut = "off";
defparam \Mult0~4381 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N27
cyclonev_lcell_comb \Mult0~2529 (
// Equation(s):
// \Mult0~2529_sumout  = SUM(( \Mult0~4381_sumout  ) + ( GND ) + ( \Mult0~2526  ))
// \Mult0~2530  = CARRY(( \Mult0~4381_sumout  ) + ( GND ) + ( \Mult0~2526  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4381_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2526 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2529_sumout ),
	.cout(\Mult0~2530 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2529 .extended_lut = "off";
defparam \Mult0~2529 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N18
cyclonev_lcell_comb \Mult0~870 (
// Equation(s):
// \Mult0~870_sumout  = SUM(( \Mult0~2529_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~867  ))
// \Mult0~871  = CARRY(( \Mult0~2529_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~867  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2529_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~867 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~870_sumout ),
	.cout(\Mult0~871 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~870 .extended_lut = "off";
defparam \Mult0~870 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~870 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N19
dffeas \reg_sum[150] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~870_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[150]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[150] .is_wysiwyg = "true";
defparam \reg_sum[150] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N9
cyclonev_lcell_comb \Mult0~4385 (
// Equation(s):
// \Mult0~4385_sumout  = SUM(( \Mult0~5422  ) + ( \Mult0~6122  ) + ( \Mult0~4382  ))
// \Mult0~4386  = CARRY(( \Mult0~5422  ) + ( \Mult0~6122  ) + ( \Mult0~4382  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6122 ),
	.datad(!\Mult0~5422 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4382 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4385_sumout ),
	.cout(\Mult0~4386 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4385 .extended_lut = "off";
defparam \Mult0~4385 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4385 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N30
cyclonev_lcell_comb \Mult0~2533 (
// Equation(s):
// \Mult0~2533_sumout  = SUM(( \Mult0~4385_sumout  ) + ( GND ) + ( \Mult0~2530  ))
// \Mult0~2534  = CARRY(( \Mult0~4385_sumout  ) + ( GND ) + ( \Mult0~2530  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4385_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2530 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2533_sumout ),
	.cout(\Mult0~2534 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2533 .extended_lut = "off";
defparam \Mult0~2533 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N21
cyclonev_lcell_comb \Mult0~874 (
// Equation(s):
// \Mult0~874_sumout  = SUM(( \Mult0~2533_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~871  ))
// \Mult0~875  = CARRY(( \Mult0~2533_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~871  ))

	.dataa(!\Mult0~2533_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult0~2273_sumout ),
	.datag(gnd),
	.cin(\Mult0~871 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~874_sumout ),
	.cout(\Mult0~875 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~874 .extended_lut = "off";
defparam \Mult0~874 .lut_mask = 64'h0000FF0000005555;
defparam \Mult0~874 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N22
dffeas \reg_sum[151] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~874_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[151]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[151] .is_wysiwyg = "true";
defparam \reg_sum[151] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N12
cyclonev_lcell_comb \Mult0~4389 (
// Equation(s):
// \Mult0~4389_sumout  = SUM(( \Mult0~6123  ) + ( \Mult0~5423  ) + ( \Mult0~4386  ))
// \Mult0~4390  = CARRY(( \Mult0~6123  ) + ( \Mult0~5423  ) + ( \Mult0~4386  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5423 ),
	.datad(!\Mult0~6123 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4386 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4389_sumout ),
	.cout(\Mult0~4390 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4389 .extended_lut = "off";
defparam \Mult0~4389 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4389 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N33
cyclonev_lcell_comb \Mult0~2537 (
// Equation(s):
// \Mult0~2537_sumout  = SUM(( GND ) + ( \Mult0~4389_sumout  ) + ( \Mult0~2534  ))
// \Mult0~2538  = CARRY(( GND ) + ( \Mult0~4389_sumout  ) + ( \Mult0~2534  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4389_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2534 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2537_sumout ),
	.cout(\Mult0~2538 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2537 .extended_lut = "off";
defparam \Mult0~2537 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2537 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N24
cyclonev_lcell_comb \Mult0~878 (
// Equation(s):
// \Mult0~878_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2537_sumout  ) + ( \Mult0~875  ))
// \Mult0~879  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2537_sumout  ) + ( \Mult0~875  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2537_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~875 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~878_sumout ),
	.cout(\Mult0~879 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~878 .extended_lut = "off";
defparam \Mult0~878 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~878 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N26
dffeas \reg_sum[152] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~878_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[152]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[152] .is_wysiwyg = "true";
defparam \reg_sum[152] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N15
cyclonev_lcell_comb \Mult0~4393 (
// Equation(s):
// \Mult0~4393_sumout  = SUM(( \Mult0~5424  ) + ( \Mult0~6124  ) + ( \Mult0~4390  ))
// \Mult0~4394  = CARRY(( \Mult0~5424  ) + ( \Mult0~6124  ) + ( \Mult0~4390  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6124 ),
	.datad(!\Mult0~5424 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4390 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4393_sumout ),
	.cout(\Mult0~4394 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4393 .extended_lut = "off";
defparam \Mult0~4393 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4393 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N36
cyclonev_lcell_comb \Mult0~2541 (
// Equation(s):
// \Mult0~2541_sumout  = SUM(( \Mult0~4393_sumout  ) + ( GND ) + ( \Mult0~2538  ))
// \Mult0~2542  = CARRY(( \Mult0~4393_sumout  ) + ( GND ) + ( \Mult0~2538  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4393_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2538 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2541_sumout ),
	.cout(\Mult0~2542 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2541 .extended_lut = "off";
defparam \Mult0~2541 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N27
cyclonev_lcell_comb \Mult0~882 (
// Equation(s):
// \Mult0~882_sumout  = SUM(( \Mult0~2541_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~879  ))
// \Mult0~883  = CARRY(( \Mult0~2541_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~879  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2541_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~879 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~882_sumout ),
	.cout(\Mult0~883 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~882 .extended_lut = "off";
defparam \Mult0~882 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~882 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N29
dffeas \reg_sum[153] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~882_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[153]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[153] .is_wysiwyg = "true";
defparam \reg_sum[153] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N18
cyclonev_lcell_comb \Mult0~4397 (
// Equation(s):
// \Mult0~4397_sumout  = SUM(( \Mult0~6125  ) + ( \Mult0~5425  ) + ( \Mult0~4394  ))
// \Mult0~4398  = CARRY(( \Mult0~6125  ) + ( \Mult0~5425  ) + ( \Mult0~4394  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5425 ),
	.datad(!\Mult0~6125 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4394 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4397_sumout ),
	.cout(\Mult0~4398 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4397 .extended_lut = "off";
defparam \Mult0~4397 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4397 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N39
cyclonev_lcell_comb \Mult0~2545 (
// Equation(s):
// \Mult0~2545_sumout  = SUM(( GND ) + ( \Mult0~4397_sumout  ) + ( \Mult0~2542  ))
// \Mult0~2546  = CARRY(( GND ) + ( \Mult0~4397_sumout  ) + ( \Mult0~2542  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4397_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2542 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2545_sumout ),
	.cout(\Mult0~2546 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2545 .extended_lut = "off";
defparam \Mult0~2545 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N30
cyclonev_lcell_comb \Mult0~886 (
// Equation(s):
// \Mult0~886_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2545_sumout  ) + ( \Mult0~883  ))
// \Mult0~887  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2545_sumout  ) + ( \Mult0~883  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2545_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~883 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~886_sumout ),
	.cout(\Mult0~887 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~886 .extended_lut = "off";
defparam \Mult0~886 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~886 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N31
dffeas \reg_sum[154] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~886_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[154]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[154] .is_wysiwyg = "true";
defparam \reg_sum[154] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N21
cyclonev_lcell_comb \Mult0~4401 (
// Equation(s):
// \Mult0~4401_sumout  = SUM(( \Mult0~6126  ) + ( \Mult0~5426  ) + ( \Mult0~4398  ))
// \Mult0~4402  = CARRY(( \Mult0~6126  ) + ( \Mult0~5426  ) + ( \Mult0~4398  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~5426 ),
	.datad(!\Mult0~6126 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4398 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4401_sumout ),
	.cout(\Mult0~4402 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4401 .extended_lut = "off";
defparam \Mult0~4401 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4401 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N42
cyclonev_lcell_comb \Mult0~2549 (
// Equation(s):
// \Mult0~2549_sumout  = SUM(( \Mult0~4401_sumout  ) + ( GND ) + ( \Mult0~2546  ))
// \Mult0~2550  = CARRY(( \Mult0~4401_sumout  ) + ( GND ) + ( \Mult0~2546  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4401_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2546 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2549_sumout ),
	.cout(\Mult0~2550 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2549 .extended_lut = "off";
defparam \Mult0~2549 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2549 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N33
cyclonev_lcell_comb \Mult0~890 (
// Equation(s):
// \Mult0~890_sumout  = SUM(( \Mult0~2549_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~887  ))
// \Mult0~891  = CARRY(( \Mult0~2549_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~887  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2549_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~887 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~890_sumout ),
	.cout(\Mult0~891 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~890 .extended_lut = "off";
defparam \Mult0~890 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~890 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N35
dffeas \reg_sum[155] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~890_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[155]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[155] .is_wysiwyg = "true";
defparam \reg_sum[155] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N24
cyclonev_lcell_comb \Mult0~4405 (
// Equation(s):
// \Mult0~4405_sumout  = SUM(( \Mult0~5427  ) + ( \Mult0~6127  ) + ( \Mult0~4402  ))
// \Mult0~4406  = CARRY(( \Mult0~5427  ) + ( \Mult0~6127  ) + ( \Mult0~4402  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~6127 ),
	.datad(!\Mult0~5427 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4402 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4405_sumout ),
	.cout(\Mult0~4406 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4405 .extended_lut = "off";
defparam \Mult0~4405 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~4405 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N45
cyclonev_lcell_comb \Mult0~2553 (
// Equation(s):
// \Mult0~2553_sumout  = SUM(( GND ) + ( \Mult0~4405_sumout  ) + ( \Mult0~2550  ))
// \Mult0~2554  = CARRY(( GND ) + ( \Mult0~4405_sumout  ) + ( \Mult0~2550  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4405_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2550 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2553_sumout ),
	.cout(\Mult0~2554 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2553 .extended_lut = "off";
defparam \Mult0~2553 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N36
cyclonev_lcell_comb \Mult0~894 (
// Equation(s):
// \Mult0~894_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2553_sumout  ) + ( \Mult0~891  ))
// \Mult0~895  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2553_sumout  ) + ( \Mult0~891  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2553_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~891 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~894_sumout ),
	.cout(\Mult0~895 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~894 .extended_lut = "off";
defparam \Mult0~894 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~894 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N37
dffeas \reg_sum[156] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~894_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[156]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[156] .is_wysiwyg = "true";
defparam \reg_sum[156] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N27
cyclonev_lcell_comb \Mult0~4409 (
// Equation(s):
// \Mult0~4409_sumout  = SUM(( \Mult0~5428  ) + ( GND ) + ( \Mult0~4406  ))
// \Mult0~4410  = CARRY(( \Mult0~5428  ) + ( GND ) + ( \Mult0~4406  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~5428 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4406 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4409_sumout ),
	.cout(\Mult0~4410 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4409 .extended_lut = "off";
defparam \Mult0~4409 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4409 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N48
cyclonev_lcell_comb \Mult0~2557 (
// Equation(s):
// \Mult0~2557_sumout  = SUM(( \Mult0~4409_sumout  ) + ( GND ) + ( \Mult0~2554  ))
// \Mult0~2558  = CARRY(( \Mult0~4409_sumout  ) + ( GND ) + ( \Mult0~2554  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4409_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2554 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2557_sumout ),
	.cout(\Mult0~2558 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2557 .extended_lut = "off";
defparam \Mult0~2557 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N39
cyclonev_lcell_comb \Mult0~898 (
// Equation(s):
// \Mult0~898_sumout  = SUM(( \Mult0~2557_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~895  ))
// \Mult0~899  = CARRY(( \Mult0~2557_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~895  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2557_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~895 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~898_sumout ),
	.cout(\Mult0~899 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~898 .extended_lut = "off";
defparam \Mult0~898 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~898 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N40
dffeas \reg_sum[157] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~898_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[157]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[157] .is_wysiwyg = "true";
defparam \reg_sum[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N30
cyclonev_lcell_comb \Mult0~4413 (
// Equation(s):
// \Mult0~4413_sumout  = SUM(( \Mult0~5429  ) + ( GND ) + ( \Mult0~4410  ))
// \Mult0~4414  = CARRY(( \Mult0~5429  ) + ( GND ) + ( \Mult0~4410  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~5429 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4410 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4413_sumout ),
	.cout(\Mult0~4414 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4413 .extended_lut = "off";
defparam \Mult0~4413 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4413 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N51
cyclonev_lcell_comb \Mult0~2561 (
// Equation(s):
// \Mult0~2561_sumout  = SUM(( GND ) + ( \Mult0~4413_sumout  ) + ( \Mult0~2558  ))
// \Mult0~2562  = CARRY(( GND ) + ( \Mult0~4413_sumout  ) + ( \Mult0~2558  ))

	.dataa(!\Mult0~4413_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2558 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2561_sumout ),
	.cout(\Mult0~2562 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2561 .extended_lut = "off";
defparam \Mult0~2561 .lut_mask = 64'h0000AAAA00000000;
defparam \Mult0~2561 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N42
cyclonev_lcell_comb \Mult0~902 (
// Equation(s):
// \Mult0~902_sumout  = SUM(( \Mult0~2273_sumout  ) + ( \Mult0~2561_sumout  ) + ( \Mult0~899  ))
// \Mult0~903  = CARRY(( \Mult0~2273_sumout  ) + ( \Mult0~2561_sumout  ) + ( \Mult0~899  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(!\Mult0~2561_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~899 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~902_sumout ),
	.cout(\Mult0~903 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~902 .extended_lut = "off";
defparam \Mult0~902 .lut_mask = 64'h0000F0F000005555;
defparam \Mult0~902 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N43
dffeas \reg_sum[158] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~902_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[158]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[158] .is_wysiwyg = "true";
defparam \reg_sum[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N33
cyclonev_lcell_comb \Mult0~4417 (
// Equation(s):
// \Mult0~4417_sumout  = SUM(( \Mult0~5430  ) + ( GND ) + ( \Mult0~4414  ))
// \Mult0~4418  = CARRY(( \Mult0~5430  ) + ( GND ) + ( \Mult0~4414  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~5430 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4414 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4417_sumout ),
	.cout(\Mult0~4418 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~4417 .extended_lut = "off";
defparam \Mult0~4417 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N54
cyclonev_lcell_comb \Mult0~2565 (
// Equation(s):
// \Mult0~2565_sumout  = SUM(( GND ) + ( \Mult0~4417_sumout  ) + ( \Mult0~2562  ))
// \Mult0~2566  = CARRY(( GND ) + ( \Mult0~4417_sumout  ) + ( \Mult0~2562  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~4417_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2562 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2565_sumout ),
	.cout(\Mult0~2566 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~2565 .extended_lut = "off";
defparam \Mult0~2565 .lut_mask = 64'h0000F0F000000000;
defparam \Mult0~2565 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N45
cyclonev_lcell_comb \Mult0~906 (
// Equation(s):
// \Mult0~906_sumout  = SUM(( \Mult0~2565_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~903  ))
// \Mult0~907  = CARRY(( \Mult0~2565_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~903  ))

	.dataa(!\Mult0~2273_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~2565_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~903 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~906_sumout ),
	.cout(\Mult0~907 ),
	.shareout());
// synopsys translate_off
defparam \Mult0~906 .extended_lut = "off";
defparam \Mult0~906 .lut_mask = 64'h0000AAAA000000FF;
defparam \Mult0~906 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N47
dffeas \reg_sum[159] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~906_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[159]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[159] .is_wysiwyg = "true";
defparam \reg_sum[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y39_N36
cyclonev_lcell_comb \Mult0~4421 (
// Equation(s):
// \Mult0~4421_sumout  = SUM(( \Mult0~5431  ) + ( GND ) + ( \Mult0~4418  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~5431 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~4418 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~4421_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~4421 .extended_lut = "off";
defparam \Mult0~4421 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~4421 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y39_N57
cyclonev_lcell_comb \Mult0~2569 (
// Equation(s):
// \Mult0~2569_sumout  = SUM(( \Mult0~4421_sumout  ) + ( GND ) + ( \Mult0~2566  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~4421_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~2566 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~2569_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~2569 .extended_lut = "off";
defparam \Mult0~2569 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mult0~2569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y39_N48
cyclonev_lcell_comb \Mult0~910 (
// Equation(s):
// \Mult0~910_sumout  = SUM(( \Mult0~2569_sumout  ) + ( \Mult0~2273_sumout  ) + ( \Mult0~907  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~2273_sumout ),
	.datad(!\Mult0~2569_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0~907 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0~910_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0~910 .extended_lut = "off";
defparam \Mult0~910 .lut_mask = 64'h0000F0F0000000FF;
defparam \Mult0~910 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y39_N49
dffeas \reg_sum[160] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mult0~910_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[160]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[160] .is_wysiwyg = "true";
defparam \reg_sum[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y42_N42
cyclonev_lcell_comb \reg_sum[161]~0 (
// Equation(s):
// \reg_sum[161]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[161]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[161]~0 .extended_lut = "off";
defparam \reg_sum[161]~0 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[161]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y42_N24
cyclonev_lcell_comb \reg_sum[161]~feeder (
// Equation(s):
// \reg_sum[161]~feeder_combout  = ( \reg_sum[161]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_sum[161]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[161]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[161]~feeder .extended_lut = "off";
defparam \reg_sum[161]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_sum[161]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \reg_sum[161] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[161]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[161]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[161] .is_wysiwyg = "true";
defparam \reg_sum[161] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y44_N24
cyclonev_lcell_comb \reg_sum[162]~1 (
// Equation(s):
// \reg_sum[162]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[162]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[162]~1 .extended_lut = "off";
defparam \reg_sum[162]~1 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[162]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y44_N26
dffeas \reg_sum[162] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[162]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[162]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[162] .is_wysiwyg = "true";
defparam \reg_sum[162] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y43_N36
cyclonev_lcell_comb \reg_sum[163]~2 (
// Equation(s):
// \reg_sum[163]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[163]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[163]~2 .extended_lut = "off";
defparam \reg_sum[163]~2 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[163]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y43_N38
dffeas \reg_sum[163] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[163]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[163]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[163] .is_wysiwyg = "true";
defparam \reg_sum[163] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y44_N45
cyclonev_lcell_comb \reg_sum[164]~3 (
// Equation(s):
// \reg_sum[164]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[164]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[164]~3 .extended_lut = "off";
defparam \reg_sum[164]~3 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[164]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y44_N47
dffeas \reg_sum[164] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[164]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[164]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[164] .is_wysiwyg = "true";
defparam \reg_sum[164] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y46_N27
cyclonev_lcell_comb \reg_sum[165]~4 (
// Equation(s):
// \reg_sum[165]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[165]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[165]~4 .extended_lut = "off";
defparam \reg_sum[165]~4 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[165]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y46_N28
dffeas \reg_sum[165] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[165]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[165]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[165] .is_wysiwyg = "true";
defparam \reg_sum[165] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y44_N36
cyclonev_lcell_comb \reg_sum[166]~5 (
// Equation(s):
// \reg_sum[166]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[166]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[166]~5 .extended_lut = "off";
defparam \reg_sum[166]~5 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[166]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y44_N37
dffeas \reg_sum[166] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[166]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[166]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[166] .is_wysiwyg = "true";
defparam \reg_sum[166] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y38_N3
cyclonev_lcell_comb \reg_sum[167]~6 (
// Equation(s):
// \reg_sum[167]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[167]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[167]~6 .extended_lut = "off";
defparam \reg_sum[167]~6 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[167]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y38_N4
dffeas \reg_sum[167] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[167]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[167]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[167] .is_wysiwyg = "true";
defparam \reg_sum[167] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y44_N45
cyclonev_lcell_comb \reg_sum[168]~7 (
// Equation(s):
// \reg_sum[168]~7_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[168]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[168]~7 .extended_lut = "off";
defparam \reg_sum[168]~7 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[168]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y44_N46
dffeas \reg_sum[168] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[168]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[168]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[168] .is_wysiwyg = "true";
defparam \reg_sum[168] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y44_N48
cyclonev_lcell_comb \reg_sum[169]~8 (
// Equation(s):
// \reg_sum[169]~8_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[169]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[169]~8 .extended_lut = "off";
defparam \reg_sum[169]~8 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[169]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y44_N50
dffeas \reg_sum[169] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[169]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[169]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[169] .is_wysiwyg = "true";
defparam \reg_sum[169] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y44_N15
cyclonev_lcell_comb \reg_sum[170]~9 (
// Equation(s):
// \reg_sum[170]~9_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[170]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[170]~9 .extended_lut = "off";
defparam \reg_sum[170]~9 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[170]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y44_N16
dffeas \reg_sum[170] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[170]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[170]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[170] .is_wysiwyg = "true";
defparam \reg_sum[170] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y62_N51
cyclonev_lcell_comb \reg_sum[171]~10 (
// Equation(s):
// \reg_sum[171]~10_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[171]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[171]~10 .extended_lut = "off";
defparam \reg_sum[171]~10 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[171]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y62_N53
dffeas \reg_sum[171] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[171]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[171]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[171] .is_wysiwyg = "true";
defparam \reg_sum[171] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y62_N24
cyclonev_lcell_comb \reg_sum[172]~11 (
// Equation(s):
// \reg_sum[172]~11_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[172]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[172]~11 .extended_lut = "off";
defparam \reg_sum[172]~11 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[172]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y62_N25
dffeas \reg_sum[172] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[172]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[172]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[172] .is_wysiwyg = "true";
defparam \reg_sum[172] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N36
cyclonev_lcell_comb \reg_sum[173]~12 (
// Equation(s):
// \reg_sum[173]~12_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[173]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[173]~12 .extended_lut = "off";
defparam \reg_sum[173]~12 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[173]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y50_N37
dffeas \reg_sum[173] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[173]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[173]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[173] .is_wysiwyg = "true";
defparam \reg_sum[173] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y48_N39
cyclonev_lcell_comb \reg_sum[174]~13 (
// Equation(s):
// \reg_sum[174]~13_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[174]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[174]~13 .extended_lut = "off";
defparam \reg_sum[174]~13 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[174]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y48_N41
dffeas \reg_sum[174] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[174]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[174]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[174] .is_wysiwyg = "true";
defparam \reg_sum[174] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y48_N21
cyclonev_lcell_comb \reg_sum[175]~14 (
// Equation(s):
// \reg_sum[175]~14_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[175]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[175]~14 .extended_lut = "off";
defparam \reg_sum[175]~14 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[175]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y48_N23
dffeas \reg_sum[175] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[175]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[175]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[175] .is_wysiwyg = "true";
defparam \reg_sum[175] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y41_N24
cyclonev_lcell_comb \reg_sum[176]~15 (
// Equation(s):
// \reg_sum[176]~15_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[176]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[176]~15 .extended_lut = "off";
defparam \reg_sum[176]~15 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[176]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N25
dffeas \reg_sum[176] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[176]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[176]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[176] .is_wysiwyg = "true";
defparam \reg_sum[176] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y48_N27
cyclonev_lcell_comb \reg_sum[177]~16 (
// Equation(s):
// \reg_sum[177]~16_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[177]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[177]~16 .extended_lut = "off";
defparam \reg_sum[177]~16 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[177]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y48_N28
dffeas \reg_sum[177] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[177]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[177]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[177] .is_wysiwyg = "true";
defparam \reg_sum[177] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y71_N24
cyclonev_lcell_comb \reg_sum[178]~17 (
// Equation(s):
// \reg_sum[178]~17_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[178]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[178]~17 .extended_lut = "off";
defparam \reg_sum[178]~17 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[178]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y71_N26
dffeas \reg_sum[178] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[178]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[178]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[178] .is_wysiwyg = "true";
defparam \reg_sum[178] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y48_N30
cyclonev_lcell_comb \reg_sum[179]~18 (
// Equation(s):
// \reg_sum[179]~18_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[179]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[179]~18 .extended_lut = "off";
defparam \reg_sum[179]~18 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[179]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y48_N31
dffeas \reg_sum[179] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[179]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[179]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[179] .is_wysiwyg = "true";
defparam \reg_sum[179] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N0
cyclonev_lcell_comb \reg_sum[180]~19 (
// Equation(s):
// \reg_sum[180]~19_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[180]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[180]~19 .extended_lut = "off";
defparam \reg_sum[180]~19 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[180]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N1
dffeas \reg_sum[180] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[180]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[180]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[180] .is_wysiwyg = "true";
defparam \reg_sum[180] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y49_N36
cyclonev_lcell_comb \reg_sum[181]~20 (
// Equation(s):
// \reg_sum[181]~20_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[181]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[181]~20 .extended_lut = "off";
defparam \reg_sum[181]~20 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[181]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y49_N37
dffeas \reg_sum[181] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[181]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[181]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[181] .is_wysiwyg = "true";
defparam \reg_sum[181] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y48_N24
cyclonev_lcell_comb \reg_sum[182]~21 (
// Equation(s):
// \reg_sum[182]~21_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[182]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[182]~21 .extended_lut = "off";
defparam \reg_sum[182]~21 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[182]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y48_N26
dffeas \reg_sum[182] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[182]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[182]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[182] .is_wysiwyg = "true";
defparam \reg_sum[182] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N12
cyclonev_lcell_comb \reg_sum[183]~22 (
// Equation(s):
// \reg_sum[183]~22_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[183]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[183]~22 .extended_lut = "off";
defparam \reg_sum[183]~22 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[183]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N14
dffeas \reg_sum[183] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[183]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[183]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[183] .is_wysiwyg = "true";
defparam \reg_sum[183] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y45_N27
cyclonev_lcell_comb \reg_sum[184]~23 (
// Equation(s):
// \reg_sum[184]~23_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[184]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[184]~23 .extended_lut = "off";
defparam \reg_sum[184]~23 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[184]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y45_N28
dffeas \reg_sum[184] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[184]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[184]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[184] .is_wysiwyg = "true";
defparam \reg_sum[184] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N12
cyclonev_lcell_comb \reg_sum[185]~24 (
// Equation(s):
// \reg_sum[185]~24_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[185]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[185]~24 .extended_lut = "off";
defparam \reg_sum[185]~24 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[185]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y45_N13
dffeas \reg_sum[185] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[185]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[185]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[185] .is_wysiwyg = "true";
defparam \reg_sum[185] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y49_N30
cyclonev_lcell_comb \reg_sum[186]~25 (
// Equation(s):
// \reg_sum[186]~25_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[186]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[186]~25 .extended_lut = "off";
defparam \reg_sum[186]~25 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[186]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y49_N31
dffeas \reg_sum[186] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[186]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[186]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[186] .is_wysiwyg = "true";
defparam \reg_sum[186] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N9
cyclonev_lcell_comb \reg_sum[187]~26 (
// Equation(s):
// \reg_sum[187]~26_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[187]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[187]~26 .extended_lut = "off";
defparam \reg_sum[187]~26 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[187]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y45_N10
dffeas \reg_sum[187] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[187]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[187]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[187] .is_wysiwyg = "true";
defparam \reg_sum[187] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y71_N51
cyclonev_lcell_comb \reg_sum[188]~27 (
// Equation(s):
// \reg_sum[188]~27_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[188]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[188]~27 .extended_lut = "off";
defparam \reg_sum[188]~27 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[188]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y71_N52
dffeas \reg_sum[188] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[188]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[188]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[188] .is_wysiwyg = "true";
defparam \reg_sum[188] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y48_N36
cyclonev_lcell_comb \reg_sum[189]~28 (
// Equation(s):
// \reg_sum[189]~28_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[189]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[189]~28 .extended_lut = "off";
defparam \reg_sum[189]~28 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[189]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y48_N37
dffeas \reg_sum[189] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[189]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[189]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[189] .is_wysiwyg = "true";
defparam \reg_sum[189] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N15
cyclonev_lcell_comb \reg_sum[190]~29 (
// Equation(s):
// \reg_sum[190]~29_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[190]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[190]~29 .extended_lut = "off";
defparam \reg_sum[190]~29 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[190]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N17
dffeas \reg_sum[190] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[190]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[190]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[190] .is_wysiwyg = "true";
defparam \reg_sum[190] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y52_N12
cyclonev_lcell_comb \reg_sum[191]~30 (
// Equation(s):
// \reg_sum[191]~30_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[191]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[191]~30 .extended_lut = "off";
defparam \reg_sum[191]~30 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[191]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y52_N13
dffeas \reg_sum[191] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[191]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[191]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[191] .is_wysiwyg = "true";
defparam \reg_sum[191] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N3
cyclonev_lcell_comb \reg_sum[192]~31 (
// Equation(s):
// \reg_sum[192]~31_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[192]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[192]~31 .extended_lut = "off";
defparam \reg_sum[192]~31 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[192]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N4
dffeas \reg_sum[192] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[192]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[192]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[192] .is_wysiwyg = "true";
defparam \reg_sum[192] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y52_N6
cyclonev_lcell_comb \reg_sum[193]~32 (
// Equation(s):
// \reg_sum[193]~32_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[193]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[193]~32 .extended_lut = "off";
defparam \reg_sum[193]~32 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[193]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y52_N7
dffeas \reg_sum[193] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[193]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[193]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[193] .is_wysiwyg = "true";
defparam \reg_sum[193] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y53_N36
cyclonev_lcell_comb \reg_sum[194]~33 (
// Equation(s):
// \reg_sum[194]~33_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[194]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[194]~33 .extended_lut = "off";
defparam \reg_sum[194]~33 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[194]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y53_N38
dffeas \reg_sum[194] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[194]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[194]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[194] .is_wysiwyg = "true";
defparam \reg_sum[194] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y50_N27
cyclonev_lcell_comb \reg_sum[195]~34 (
// Equation(s):
// \reg_sum[195]~34_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[195]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[195]~34 .extended_lut = "off";
defparam \reg_sum[195]~34 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[195]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y50_N28
dffeas \reg_sum[195] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[195]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[195]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[195] .is_wysiwyg = "true";
defparam \reg_sum[195] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y49_N24
cyclonev_lcell_comb \reg_sum[196]~35 (
// Equation(s):
// \reg_sum[196]~35_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[196]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[196]~35 .extended_lut = "off";
defparam \reg_sum[196]~35 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[196]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y49_N25
dffeas \reg_sum[196] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[196]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[196]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[196] .is_wysiwyg = "true";
defparam \reg_sum[196] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y49_N36
cyclonev_lcell_comb \reg_sum[197]~36 (
// Equation(s):
// \reg_sum[197]~36_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[197]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[197]~36 .extended_lut = "off";
defparam \reg_sum[197]~36 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[197]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y49_N37
dffeas \reg_sum[197] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[197]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[197]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[197] .is_wysiwyg = "true";
defparam \reg_sum[197] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y49_N57
cyclonev_lcell_comb \reg_sum[198]~37 (
// Equation(s):
// \reg_sum[198]~37_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[198]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[198]~37 .extended_lut = "off";
defparam \reg_sum[198]~37 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[198]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y49_N58
dffeas \reg_sum[198] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[198]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[198]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[198] .is_wysiwyg = "true";
defparam \reg_sum[198] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y51_N24
cyclonev_lcell_comb \reg_sum[199]~38 (
// Equation(s):
// \reg_sum[199]~38_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[199]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[199]~38 .extended_lut = "off";
defparam \reg_sum[199]~38 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[199]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y51_N26
dffeas \reg_sum[199] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[199]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[199]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[199] .is_wysiwyg = "true";
defparam \reg_sum[199] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y51_N30
cyclonev_lcell_comb \reg_sum[200]~39 (
// Equation(s):
// \reg_sum[200]~39_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[200]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[200]~39 .extended_lut = "off";
defparam \reg_sum[200]~39 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[200]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y51_N32
dffeas \reg_sum[200] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[200]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[200]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[200] .is_wysiwyg = "true";
defparam \reg_sum[200] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N12
cyclonev_lcell_comb \reg_sum[201]~40 (
// Equation(s):
// \reg_sum[201]~40_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[201]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[201]~40 .extended_lut = "off";
defparam \reg_sum[201]~40 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[201]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N13
dffeas \reg_sum[201] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[201]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[201]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[201] .is_wysiwyg = "true";
defparam \reg_sum[201] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y51_N3
cyclonev_lcell_comb \reg_sum[202]~41 (
// Equation(s):
// \reg_sum[202]~41_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[202]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[202]~41 .extended_lut = "off";
defparam \reg_sum[202]~41 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[202]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y51_N4
dffeas \reg_sum[202] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[202]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[202]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[202] .is_wysiwyg = "true";
defparam \reg_sum[202] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y49_N24
cyclonev_lcell_comb \reg_sum[203]~42 (
// Equation(s):
// \reg_sum[203]~42_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[203]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[203]~42 .extended_lut = "off";
defparam \reg_sum[203]~42 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[203]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y49_N25
dffeas \reg_sum[203] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[203]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[203]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[203] .is_wysiwyg = "true";
defparam \reg_sum[203] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y51_N9
cyclonev_lcell_comb \reg_sum[204]~43 (
// Equation(s):
// \reg_sum[204]~43_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[204]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[204]~43 .extended_lut = "off";
defparam \reg_sum[204]~43 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[204]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y51_N10
dffeas \reg_sum[204] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[204]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[204]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[204] .is_wysiwyg = "true";
defparam \reg_sum[204] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y42_N36
cyclonev_lcell_comb \reg_sum[205]~44 (
// Equation(s):
// \reg_sum[205]~44_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[205]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[205]~44 .extended_lut = "off";
defparam \reg_sum[205]~44 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[205]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y42_N38
dffeas \reg_sum[205] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[205]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[205]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[205] .is_wysiwyg = "true";
defparam \reg_sum[205] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y51_N12
cyclonev_lcell_comb \reg_sum[206]~45 (
// Equation(s):
// \reg_sum[206]~45_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[206]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[206]~45 .extended_lut = "off";
defparam \reg_sum[206]~45 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[206]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y51_N14
dffeas \reg_sum[206] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[206]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[206]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[206] .is_wysiwyg = "true";
defparam \reg_sum[206] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N33
cyclonev_lcell_comb \reg_sum[207]~46 (
// Equation(s):
// \reg_sum[207]~46_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[207]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[207]~46 .extended_lut = "off";
defparam \reg_sum[207]~46 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[207]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y43_N35
dffeas \reg_sum[207] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[207]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[207]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[207] .is_wysiwyg = "true";
defparam \reg_sum[207] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y51_N45
cyclonev_lcell_comb \reg_sum[208]~47 (
// Equation(s):
// \reg_sum[208]~47_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[208]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[208]~47 .extended_lut = "off";
defparam \reg_sum[208]~47 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[208]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y51_N47
dffeas \reg_sum[208] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[208]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[208]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[208] .is_wysiwyg = "true";
defparam \reg_sum[208] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y47_N51
cyclonev_lcell_comb \reg_sum[209]~48 (
// Equation(s):
// \reg_sum[209]~48_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[209]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[209]~48 .extended_lut = "off";
defparam \reg_sum[209]~48 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[209]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y47_N53
dffeas \reg_sum[209] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[209]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[209]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[209] .is_wysiwyg = "true";
defparam \reg_sum[209] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y47_N3
cyclonev_lcell_comb \reg_sum[210]~49 (
// Equation(s):
// \reg_sum[210]~49_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[210]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[210]~49 .extended_lut = "off";
defparam \reg_sum[210]~49 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[210]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y47_N4
dffeas \reg_sum[210] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[210]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[210]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[210] .is_wysiwyg = "true";
defparam \reg_sum[210] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y62_N3
cyclonev_lcell_comb \reg_sum[211]~50 (
// Equation(s):
// \reg_sum[211]~50_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[211]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[211]~50 .extended_lut = "off";
defparam \reg_sum[211]~50 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[211]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y62_N4
dffeas \reg_sum[211] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[211]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[211]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[211] .is_wysiwyg = "true";
defparam \reg_sum[211] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y47_N33
cyclonev_lcell_comb \reg_sum[212]~51 (
// Equation(s):
// \reg_sum[212]~51_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[212]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[212]~51 .extended_lut = "off";
defparam \reg_sum[212]~51 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[212]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y47_N35
dffeas \reg_sum[212] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[212]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[212]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[212] .is_wysiwyg = "true";
defparam \reg_sum[212] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y45_N3
cyclonev_lcell_comb \reg_sum[213]~52 (
// Equation(s):
// \reg_sum[213]~52_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[213]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[213]~52 .extended_lut = "off";
defparam \reg_sum[213]~52 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[213]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y45_N4
dffeas \reg_sum[213] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[213]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[213]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[213] .is_wysiwyg = "true";
defparam \reg_sum[213] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N39
cyclonev_lcell_comb \reg_sum[214]~53 (
// Equation(s):
// \reg_sum[214]~53_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[214]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[214]~53 .extended_lut = "off";
defparam \reg_sum[214]~53 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[214]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N41
dffeas \reg_sum[214] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[214]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[214]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[214] .is_wysiwyg = "true";
defparam \reg_sum[214] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y48_N48
cyclonev_lcell_comb \reg_sum[215]~54 (
// Equation(s):
// \reg_sum[215]~54_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[215]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[215]~54 .extended_lut = "off";
defparam \reg_sum[215]~54 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[215]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y48_N49
dffeas \reg_sum[215] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[215]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[215]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[215] .is_wysiwyg = "true";
defparam \reg_sum[215] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N27
cyclonev_lcell_comb \reg_sum[216]~55 (
// Equation(s):
// \reg_sum[216]~55_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[216]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[216]~55 .extended_lut = "off";
defparam \reg_sum[216]~55 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[216]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N29
dffeas \reg_sum[216] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[216]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[216]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[216] .is_wysiwyg = "true";
defparam \reg_sum[216] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y48_N48
cyclonev_lcell_comb \reg_sum[217]~56 (
// Equation(s):
// \reg_sum[217]~56_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[217]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[217]~56 .extended_lut = "off";
defparam \reg_sum[217]~56 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[217]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y48_N49
dffeas \reg_sum[217] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[217]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[217]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[217] .is_wysiwyg = "true";
defparam \reg_sum[217] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N45
cyclonev_lcell_comb \reg_sum[218]~57 (
// Equation(s):
// \reg_sum[218]~57_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[218]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[218]~57 .extended_lut = "off";
defparam \reg_sum[218]~57 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[218]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N47
dffeas \reg_sum[218] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[218]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[218]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[218] .is_wysiwyg = "true";
defparam \reg_sum[218] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y62_N24
cyclonev_lcell_comb \reg_sum[219]~58 (
// Equation(s):
// \reg_sum[219]~58_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[219]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[219]~58 .extended_lut = "off";
defparam \reg_sum[219]~58 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[219]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y62_N25
dffeas \reg_sum[219] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[219]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[219]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[219] .is_wysiwyg = "true";
defparam \reg_sum[219] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y48_N9
cyclonev_lcell_comb \reg_sum[220]~59 (
// Equation(s):
// \reg_sum[220]~59_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[220]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[220]~59 .extended_lut = "off";
defparam \reg_sum[220]~59 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[220]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y48_N10
dffeas \reg_sum[220] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[220]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[220]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[220] .is_wysiwyg = "true";
defparam \reg_sum[220] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N36
cyclonev_lcell_comb \reg_sum[221]~60 (
// Equation(s):
// \reg_sum[221]~60_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[221]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[221]~60 .extended_lut = "off";
defparam \reg_sum[221]~60 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[221]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y44_N37
dffeas \reg_sum[221] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[221]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[221]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[221] .is_wysiwyg = "true";
defparam \reg_sum[221] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N36
cyclonev_lcell_comb \reg_sum[222]~61 (
// Equation(s):
// \reg_sum[222]~61_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[222]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[222]~61 .extended_lut = "off";
defparam \reg_sum[222]~61 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[222]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N37
dffeas \reg_sum[222] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[222]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[222]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[222] .is_wysiwyg = "true";
defparam \reg_sum[222] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y47_N15
cyclonev_lcell_comb \reg_sum[223]~62 (
// Equation(s):
// \reg_sum[223]~62_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[223]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[223]~62 .extended_lut = "off";
defparam \reg_sum[223]~62 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[223]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y47_N17
dffeas \reg_sum[223] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[223]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[223]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[223] .is_wysiwyg = "true";
defparam \reg_sum[223] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y47_N36
cyclonev_lcell_comb \reg_sum[224]~63 (
// Equation(s):
// \reg_sum[224]~63_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[224]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[224]~63 .extended_lut = "off";
defparam \reg_sum[224]~63 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[224]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y47_N38
dffeas \reg_sum[224] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[224]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[224]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[224] .is_wysiwyg = "true";
defparam \reg_sum[224] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y47_N39
cyclonev_lcell_comb \reg_sum[225]~64 (
// Equation(s):
// \reg_sum[225]~64_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[225]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[225]~64 .extended_lut = "off";
defparam \reg_sum[225]~64 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[225]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y47_N40
dffeas \reg_sum[225] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[225]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[225]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[225] .is_wysiwyg = "true";
defparam \reg_sum[225] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y48_N9
cyclonev_lcell_comb \reg_sum[226]~65 (
// Equation(s):
// \reg_sum[226]~65_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[226]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[226]~65 .extended_lut = "off";
defparam \reg_sum[226]~65 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[226]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y48_N10
dffeas \reg_sum[226] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[226]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[226]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[226] .is_wysiwyg = "true";
defparam \reg_sum[226] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y46_N36
cyclonev_lcell_comb \reg_sum[227]~66 (
// Equation(s):
// \reg_sum[227]~66_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[227]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[227]~66 .extended_lut = "off";
defparam \reg_sum[227]~66 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[227]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y46_N37
dffeas \reg_sum[227] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[227]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[227]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[227] .is_wysiwyg = "true";
defparam \reg_sum[227] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N36
cyclonev_lcell_comb \reg_sum[228]~67 (
// Equation(s):
// \reg_sum[228]~67_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[228]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[228]~67 .extended_lut = "off";
defparam \reg_sum[228]~67 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[228]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y48_N37
dffeas \reg_sum[228] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[228]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[228]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[228] .is_wysiwyg = "true";
defparam \reg_sum[228] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N45
cyclonev_lcell_comb \reg_sum[229]~68 (
// Equation(s):
// \reg_sum[229]~68_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[229]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[229]~68 .extended_lut = "off";
defparam \reg_sum[229]~68 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[229]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y48_N46
dffeas \reg_sum[229] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[229]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[229]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[229] .is_wysiwyg = "true";
defparam \reg_sum[229] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N12
cyclonev_lcell_comb \reg_sum[230]~69 (
// Equation(s):
// \reg_sum[230]~69_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[230]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[230]~69 .extended_lut = "off";
defparam \reg_sum[230]~69 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[230]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N13
dffeas \reg_sum[230] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[230]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[230]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[230] .is_wysiwyg = "true";
defparam \reg_sum[230] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y49_N24
cyclonev_lcell_comb \reg_sum[231]~70 (
// Equation(s):
// \reg_sum[231]~70_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[231]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[231]~70 .extended_lut = "off";
defparam \reg_sum[231]~70 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[231]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y49_N26
dffeas \reg_sum[231] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[231]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[231]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[231] .is_wysiwyg = "true";
defparam \reg_sum[231] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N51
cyclonev_lcell_comb \reg_sum[232]~71 (
// Equation(s):
// \reg_sum[232]~71_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[232]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[232]~71 .extended_lut = "off";
defparam \reg_sum[232]~71 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[232]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y46_N52
dffeas \reg_sum[232] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[232]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[232]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[232] .is_wysiwyg = "true";
defparam \reg_sum[232] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N15
cyclonev_lcell_comb \reg_sum[233]~72 (
// Equation(s):
// \reg_sum[233]~72_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[233]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[233]~72 .extended_lut = "off";
defparam \reg_sum[233]~72 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[233]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N16
dffeas \reg_sum[233] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[233]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[233]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[233] .is_wysiwyg = "true";
defparam \reg_sum[233] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y48_N15
cyclonev_lcell_comb \reg_sum[234]~73 (
// Equation(s):
// \reg_sum[234]~73_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[234]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[234]~73 .extended_lut = "off";
defparam \reg_sum[234]~73 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[234]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y48_N16
dffeas \reg_sum[234] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[234]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[234]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[234] .is_wysiwyg = "true";
defparam \reg_sum[234] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N30
cyclonev_lcell_comb \reg_sum[235]~74 (
// Equation(s):
// \reg_sum[235]~74_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[235]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[235]~74 .extended_lut = "off";
defparam \reg_sum[235]~74 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[235]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y43_N31
dffeas \reg_sum[235] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[235]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[235]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[235] .is_wysiwyg = "true";
defparam \reg_sum[235] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y49_N18
cyclonev_lcell_comb \reg_sum[236]~75 (
// Equation(s):
// \reg_sum[236]~75_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[236]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[236]~75 .extended_lut = "off";
defparam \reg_sum[236]~75 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[236]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y49_N19
dffeas \reg_sum[236] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[236]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[236]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[236] .is_wysiwyg = "true";
defparam \reg_sum[236] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N27
cyclonev_lcell_comb \reg_sum[237]~76 (
// Equation(s):
// \reg_sum[237]~76_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[237]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[237]~76 .extended_lut = "off";
defparam \reg_sum[237]~76 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[237]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N28
dffeas \reg_sum[237] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[237]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[237]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[237] .is_wysiwyg = "true";
defparam \reg_sum[237] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N0
cyclonev_lcell_comb \reg_sum[238]~77 (
// Equation(s):
// \reg_sum[238]~77_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[238]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[238]~77 .extended_lut = "off";
defparam \reg_sum[238]~77 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[238]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N1
dffeas \reg_sum[238] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[238]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[238]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[238] .is_wysiwyg = "true";
defparam \reg_sum[238] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y47_N21
cyclonev_lcell_comb \reg_sum[239]~78 (
// Equation(s):
// \reg_sum[239]~78_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[239]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[239]~78 .extended_lut = "off";
defparam \reg_sum[239]~78 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[239]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y47_N23
dffeas \reg_sum[239] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[239]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[239]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[239] .is_wysiwyg = "true";
defparam \reg_sum[239] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y47_N24
cyclonev_lcell_comb \reg_sum[240]~79 (
// Equation(s):
// \reg_sum[240]~79_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[240]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[240]~79 .extended_lut = "off";
defparam \reg_sum[240]~79 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[240]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y47_N25
dffeas \reg_sum[240] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[240]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[240]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[240] .is_wysiwyg = "true";
defparam \reg_sum[240] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N30
cyclonev_lcell_comb \reg_sum[241]~80 (
// Equation(s):
// \reg_sum[241]~80_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[241]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[241]~80 .extended_lut = "off";
defparam \reg_sum[241]~80 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[241]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N31
dffeas \reg_sum[241] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[241]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[241]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[241] .is_wysiwyg = "true";
defparam \reg_sum[241] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y48_N12
cyclonev_lcell_comb \reg_sum[242]~81 (
// Equation(s):
// \reg_sum[242]~81_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[242]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[242]~81 .extended_lut = "off";
defparam \reg_sum[242]~81 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[242]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y48_N14
dffeas \reg_sum[242] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[242]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[242]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[242] .is_wysiwyg = "true";
defparam \reg_sum[242] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y46_N54
cyclonev_lcell_comb \reg_sum[243]~82 (
// Equation(s):
// \reg_sum[243]~82_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[243]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[243]~82 .extended_lut = "off";
defparam \reg_sum[243]~82 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[243]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y46_N55
dffeas \reg_sum[243] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[243]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[243]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[243] .is_wysiwyg = "true";
defparam \reg_sum[243] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y42_N24
cyclonev_lcell_comb \reg_sum[244]~83 (
// Equation(s):
// \reg_sum[244]~83_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[244]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[244]~83 .extended_lut = "off";
defparam \reg_sum[244]~83 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[244]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y42_N26
dffeas \reg_sum[244] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[244]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[244]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[244] .is_wysiwyg = "true";
defparam \reg_sum[244] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N27
cyclonev_lcell_comb \reg_sum[245]~84 (
// Equation(s):
// \reg_sum[245]~84_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[245]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[245]~84 .extended_lut = "off";
defparam \reg_sum[245]~84 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[245]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y42_N28
dffeas \reg_sum[245] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[245]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[245]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[245] .is_wysiwyg = "true";
defparam \reg_sum[245] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y46_N36
cyclonev_lcell_comb \reg_sum[246]~85 (
// Equation(s):
// \reg_sum[246]~85_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[246]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[246]~85 .extended_lut = "off";
defparam \reg_sum[246]~85 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[246]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y46_N37
dffeas \reg_sum[246] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[246]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[246]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[246] .is_wysiwyg = "true";
defparam \reg_sum[246] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N48
cyclonev_lcell_comb \reg_sum[247]~86 (
// Equation(s):
// \reg_sum[247]~86_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[247]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[247]~86 .extended_lut = "off";
defparam \reg_sum[247]~86 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[247]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y48_N49
dffeas \reg_sum[247] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[247]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[247]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[247] .is_wysiwyg = "true";
defparam \reg_sum[247] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N15
cyclonev_lcell_comb \reg_sum[248]~87 (
// Equation(s):
// \reg_sum[248]~87_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[248]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[248]~87 .extended_lut = "off";
defparam \reg_sum[248]~87 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[248]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y47_N16
dffeas \reg_sum[248] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[248]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[248]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[248] .is_wysiwyg = "true";
defparam \reg_sum[248] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y53_N24
cyclonev_lcell_comb \reg_sum[249]~88 (
// Equation(s):
// \reg_sum[249]~88_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[249]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[249]~88 .extended_lut = "off";
defparam \reg_sum[249]~88 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[249]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y53_N25
dffeas \reg_sum[249] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[249]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[249]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[249] .is_wysiwyg = "true";
defparam \reg_sum[249] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N33
cyclonev_lcell_comb \reg_sum[250]~89 (
// Equation(s):
// \reg_sum[250]~89_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[250]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[250]~89 .extended_lut = "off";
defparam \reg_sum[250]~89 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[250]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y48_N34
dffeas \reg_sum[250] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[250]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[250]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[250] .is_wysiwyg = "true";
defparam \reg_sum[250] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N39
cyclonev_lcell_comb \reg_sum[251]~90 (
// Equation(s):
// \reg_sum[251]~90_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[251]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[251]~90 .extended_lut = "off";
defparam \reg_sum[251]~90 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[251]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y48_N41
dffeas \reg_sum[251] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[251]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[251]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[251] .is_wysiwyg = "true";
defparam \reg_sum[251] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N36
cyclonev_lcell_comb \reg_sum[252]~91 (
// Equation(s):
// \reg_sum[252]~91_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[252]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[252]~91 .extended_lut = "off";
defparam \reg_sum[252]~91 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[252]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y51_N38
dffeas \reg_sum[252] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[252]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[252]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[252] .is_wysiwyg = "true";
defparam \reg_sum[252] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N3
cyclonev_lcell_comb \reg_sum[253]~92 (
// Equation(s):
// \reg_sum[253]~92_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[253]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[253]~92 .extended_lut = "off";
defparam \reg_sum[253]~92 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[253]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y47_N4
dffeas \reg_sum[253] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[253]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[253]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[253] .is_wysiwyg = "true";
defparam \reg_sum[253] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N3
cyclonev_lcell_comb \reg_sum[254]~93 (
// Equation(s):
// \reg_sum[254]~93_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[254]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[254]~93 .extended_lut = "off";
defparam \reg_sum[254]~93 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[254]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y51_N4
dffeas \reg_sum[254] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[254]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[254]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[254] .is_wysiwyg = "true";
defparam \reg_sum[254] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y52_N24
cyclonev_lcell_comb \reg_sum[255]~94 (
// Equation(s):
// \reg_sum[255]~94_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[255]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[255]~94 .extended_lut = "off";
defparam \reg_sum[255]~94 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[255]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y52_N26
dffeas \reg_sum[255] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[255]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[255]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[255] .is_wysiwyg = "true";
defparam \reg_sum[255] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N12
cyclonev_lcell_comb \reg_sum[256]~95 (
// Equation(s):
// \reg_sum[256]~95_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[256]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[256]~95 .extended_lut = "off";
defparam \reg_sum[256]~95 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[256]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y49_N14
dffeas \reg_sum[256] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[256]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[256]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[256] .is_wysiwyg = "true";
defparam \reg_sum[256] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N24
cyclonev_lcell_comb \reg_sum[257]~96 (
// Equation(s):
// \reg_sum[257]~96_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_sum[257]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_sum[257]~96 .extended_lut = "off";
defparam \reg_sum[257]~96 .lut_mask = 64'h0000000000000000;
defparam \reg_sum[257]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N26
dffeas \reg_sum[257] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_sum[257]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_sum[257]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_sum[257] .is_wysiwyg = "true";
defparam \reg_sum[257] .power_up = "low";
// synopsys translate_on

endmodule
