eire.v,verilog,xil_defaultlib,../../../../fpga.srcs/sources_1/ip/eire/sim/eire.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
