
Turbo_Sat_3000_CSAT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  0800bc18  0800bc18  0001bc18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd74  0800bd74  000200c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd74  0800bd74  0001bd74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd7c  0800bd7c  000200c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd7c  0800bd7c  0001bd7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd80  0800bd80  0001bd80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c0  20000000  0800bd84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200c0  2**0
                  CONTENTS
 10 .bss          000048d0  200000c0  200000c0  000200c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004990  20004990  000200c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002530c  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005408  00000000  00000000  000453fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d00  00000000  00000000  0004a808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001ae0  00000000  00000000  0004c508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000273f2  00000000  00000000  0004dfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002490c  00000000  00000000  000753da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd375  00000000  00000000  00099ce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0017705b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007d20  00000000  00000000  001770ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c0 	.word	0x200000c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bc00 	.word	0x0800bc00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c4 	.word	0x200000c4
 80001cc:	0800bc00 	.word	0x0800bc00

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004d4:	b480      	push	{r7}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	60b9      	str	r1, [r7, #8]
 80004de:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	4a07      	ldr	r2, [pc, #28]	; (8000500 <vApplicationGetIdleTaskMemory+0x2c>)
 80004e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004e6:	68bb      	ldr	r3, [r7, #8]
 80004e8:	4a06      	ldr	r2, [pc, #24]	; (8000504 <vApplicationGetIdleTaskMemory+0x30>)
 80004ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	2280      	movs	r2, #128	; 0x80
 80004f0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004f2:	bf00      	nop
 80004f4:	3714      	adds	r7, #20
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	200000dc 	.word	0x200000dc
 8000504:	20000190 	.word	0x20000190

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b5b0      	push	{r4, r5, r7, lr}
 800050a:	b09c      	sub	sp, #112	; 0x70
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050e:	f000 febf 	bl	8001290 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000512:	f000 f869 	bl	80005e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000516:	f000 f99b 	bl	8000850 <MX_GPIO_Init>
  MX_I2C1_Init();
 800051a:	f000 f8cf 	bl	80006bc <MX_I2C1_Init>
  MX_I2S3_Init();
 800051e:	f000 f8fb 	bl	8000718 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000522:	f000 f929 	bl	8000778 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000526:	f000 f95d 	bl	80007e4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  nrf24_Init();
 800052a:	f000 fba3 	bl	8000c74 <nrf24_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task_Idle */
  osThreadDef(Task_Idle, Idle_App, osPriorityIdle, 0, 128);
 800052e:	4b26      	ldr	r3, [pc, #152]	; (80005c8 <main+0xc0>)
 8000530:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000534:	461d      	mov	r5, r3
 8000536:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000538:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800053a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800053e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_IdleHandle = osThreadCreate(osThread(Task_Idle), NULL);
 8000542:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000546:	2100      	movs	r1, #0
 8000548:	4618      	mov	r0, r3
 800054a:	f008 fc3a 	bl	8008dc2 <osThreadCreate>
 800054e:	4603      	mov	r3, r0
 8000550:	4a1e      	ldr	r2, [pc, #120]	; (80005cc <main+0xc4>)
 8000552:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_SPI_Tx */
  osThreadDef(Task_SPI_Tx, SPI_Tx_App, osPriorityNormal, 0, 256);
 8000554:	4b1e      	ldr	r3, [pc, #120]	; (80005d0 <main+0xc8>)
 8000556:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800055a:	461d      	mov	r5, r3
 800055c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800055e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000560:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000564:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_SPI_TxHandle = osThreadCreate(osThread(Task_SPI_Tx), NULL);
 8000568:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800056c:	2100      	movs	r1, #0
 800056e:	4618      	mov	r0, r3
 8000570:	f008 fc27 	bl	8008dc2 <osThreadCreate>
 8000574:	4603      	mov	r3, r0
 8000576:	4a17      	ldr	r2, [pc, #92]	; (80005d4 <main+0xcc>)
 8000578:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_SPI_Rx */
  osThreadDef(Task_SPI_Rx, SPI_Rx_App, osPriorityAboveNormal, 0, 128);
 800057a:	4b17      	ldr	r3, [pc, #92]	; (80005d8 <main+0xd0>)
 800057c:	f107 041c 	add.w	r4, r7, #28
 8000580:	461d      	mov	r5, r3
 8000582:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000584:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000586:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800058a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_SPI_RxHandle = osThreadCreate(osThread(Task_SPI_Rx), NULL);
 800058e:	f107 031c 	add.w	r3, r7, #28
 8000592:	2100      	movs	r1, #0
 8000594:	4618      	mov	r0, r3
 8000596:	f008 fc14 	bl	8008dc2 <osThreadCreate>
 800059a:	4603      	mov	r3, r0
 800059c:	4a0f      	ldr	r2, [pc, #60]	; (80005dc <main+0xd4>)
 800059e:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_Camera */
  osThreadDef(Task_Camera, Camera_App, osPriorityNormal, 0, 512);
 80005a0:	4b0f      	ldr	r3, [pc, #60]	; (80005e0 <main+0xd8>)
 80005a2:	463c      	mov	r4, r7
 80005a4:	461d      	mov	r5, r3
 80005a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_CameraHandle = osThreadCreate(osThread(Task_Camera), NULL);
 80005b2:	463b      	mov	r3, r7
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f008 fc03 	bl	8008dc2 <osThreadCreate>
 80005bc:	4603      	mov	r3, r0
 80005be:	4a09      	ldr	r2, [pc, #36]	; (80005e4 <main+0xdc>)
 80005c0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005c2:	f008 fbf7 	bl	8008db4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c6:	e7fe      	b.n	80005c6 <main+0xbe>
 80005c8:	0800bc48 	.word	0x0800bc48
 80005cc:	200004dc 	.word	0x200004dc
 80005d0:	0800bc64 	.word	0x0800bc64
 80005d4:	200004e0 	.word	0x200004e0
 80005d8:	0800bc80 	.word	0x0800bc80
 80005dc:	200004e4 	.word	0x200004e4
 80005e0:	0800bc9c 	.word	0x0800bc9c
 80005e4:	200004e8 	.word	0x200004e8

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b094      	sub	sp, #80	; 0x50
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 0320 	add.w	r3, r7, #32
 80005f2:	2230      	movs	r2, #48	; 0x30
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f00b f994 	bl	800b924 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	f107 030c 	add.w	r3, r7, #12
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	60da      	str	r2, [r3, #12]
 800060a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800060c:	2300      	movs	r3, #0
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	4b28      	ldr	r3, [pc, #160]	; (80006b4 <SystemClock_Config+0xcc>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000614:	4a27      	ldr	r2, [pc, #156]	; (80006b4 <SystemClock_Config+0xcc>)
 8000616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061a:	6413      	str	r3, [r2, #64]	; 0x40
 800061c:	4b25      	ldr	r3, [pc, #148]	; (80006b4 <SystemClock_Config+0xcc>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000624:	60bb      	str	r3, [r7, #8]
 8000626:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000628:	2300      	movs	r3, #0
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	4b22      	ldr	r3, [pc, #136]	; (80006b8 <SystemClock_Config+0xd0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a21      	ldr	r2, [pc, #132]	; (80006b8 <SystemClock_Config+0xd0>)
 8000632:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000636:	6013      	str	r3, [r2, #0]
 8000638:	4b1f      	ldr	r3, [pc, #124]	; (80006b8 <SystemClock_Config+0xd0>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000644:	2301      	movs	r3, #1
 8000646:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000648:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800064c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064e:	2302      	movs	r3, #2
 8000650:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000652:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000656:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000658:	2308      	movs	r3, #8
 800065a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800065c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000660:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000662:	2302      	movs	r3, #2
 8000664:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000666:	2307      	movs	r3, #7
 8000668:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066a:	f107 0320 	add.w	r3, r7, #32
 800066e:	4618      	mov	r0, r3
 8000670:	f003 fafa 	bl	8003c68 <HAL_RCC_OscConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800067a:	f000 fa49 	bl	8000b10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067e:	230f      	movs	r3, #15
 8000680:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000682:	2302      	movs	r3, #2
 8000684:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800068a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800068e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000694:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000696:	f107 030c 	add.w	r3, r7, #12
 800069a:	2105      	movs	r1, #5
 800069c:	4618      	mov	r0, r3
 800069e:	f003 fd5b 	bl	8004158 <HAL_RCC_ClockConfig>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006a8:	f000 fa32 	bl	8000b10 <Error_Handler>
  }
}
 80006ac:	bf00      	nop
 80006ae:	3750      	adds	r7, #80	; 0x50
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	40023800 	.word	0x40023800
 80006b8:	40007000 	.word	0x40007000

080006bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006c0:	4b12      	ldr	r3, [pc, #72]	; (800070c <MX_I2C1_Init+0x50>)
 80006c2:	4a13      	ldr	r2, [pc, #76]	; (8000710 <MX_I2C1_Init+0x54>)
 80006c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <MX_I2C1_Init+0x50>)
 80006c8:	4a12      	ldr	r2, [pc, #72]	; (8000714 <MX_I2C1_Init+0x58>)
 80006ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006cc:	4b0f      	ldr	r3, [pc, #60]	; (800070c <MX_I2C1_Init+0x50>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	; (800070c <MX_I2C1_Init+0x50>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d8:	4b0c      	ldr	r3, [pc, #48]	; (800070c <MX_I2C1_Init+0x50>)
 80006da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006e0:	4b0a      	ldr	r3, [pc, #40]	; (800070c <MX_I2C1_Init+0x50>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <MX_I2C1_Init+0x50>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006ec:	4b07      	ldr	r3, [pc, #28]	; (800070c <MX_I2C1_Init+0x50>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006f2:	4b06      	ldr	r3, [pc, #24]	; (800070c <MX_I2C1_Init+0x50>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006f8:	4804      	ldr	r0, [pc, #16]	; (800070c <MX_I2C1_Init+0x50>)
 80006fa:	f002 fcd1 	bl	80030a0 <HAL_I2C_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000704:	f000 fa04 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20000390 	.word	0x20000390
 8000710:	40005400 	.word	0x40005400
 8000714:	000186a0 	.word	0x000186a0

08000718 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800071c:	4b13      	ldr	r3, [pc, #76]	; (800076c <MX_I2S3_Init+0x54>)
 800071e:	4a14      	ldr	r2, [pc, #80]	; (8000770 <MX_I2S3_Init+0x58>)
 8000720:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000722:	4b12      	ldr	r3, [pc, #72]	; (800076c <MX_I2S3_Init+0x54>)
 8000724:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000728:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <MX_I2S3_Init+0x54>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000730:	4b0e      	ldr	r3, [pc, #56]	; (800076c <MX_I2S3_Init+0x54>)
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000736:	4b0d      	ldr	r3, [pc, #52]	; (800076c <MX_I2S3_Init+0x54>)
 8000738:	f44f 7200 	mov.w	r2, #512	; 0x200
 800073c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800073e:	4b0b      	ldr	r3, [pc, #44]	; (800076c <MX_I2S3_Init+0x54>)
 8000740:	4a0c      	ldr	r2, [pc, #48]	; (8000774 <MX_I2S3_Init+0x5c>)
 8000742:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000744:	4b09      	ldr	r3, [pc, #36]	; (800076c <MX_I2S3_Init+0x54>)
 8000746:	2200      	movs	r2, #0
 8000748:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800074a:	4b08      	ldr	r3, [pc, #32]	; (800076c <MX_I2S3_Init+0x54>)
 800074c:	2200      	movs	r2, #0
 800074e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <MX_I2S3_Init+0x54>)
 8000752:	2200      	movs	r2, #0
 8000754:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000756:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_I2S3_Init+0x54>)
 8000758:	f002 fde6 	bl	8003328 <HAL_I2S_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000762:	f000 f9d5 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200003e4 	.word	0x200003e4
 8000770:	40003c00 	.word	0x40003c00
 8000774:	00017700 	.word	0x00017700

08000778 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800077c:	4b17      	ldr	r3, [pc, #92]	; (80007dc <MX_SPI1_Init+0x64>)
 800077e:	4a18      	ldr	r2, [pc, #96]	; (80007e0 <MX_SPI1_Init+0x68>)
 8000780:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000782:	4b16      	ldr	r3, [pc, #88]	; (80007dc <MX_SPI1_Init+0x64>)
 8000784:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000788:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800078a:	4b14      	ldr	r3, [pc, #80]	; (80007dc <MX_SPI1_Init+0x64>)
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000790:	4b12      	ldr	r3, [pc, #72]	; (80007dc <MX_SPI1_Init+0x64>)
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <MX_SPI1_Init+0x64>)
 8000798:	2200      	movs	r2, #0
 800079a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_SPI1_Init+0x64>)
 800079e:	2200      	movs	r2, #0
 80007a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <MX_SPI1_Init+0x64>)
 80007a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_SPI1_Init+0x64>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <MX_SPI1_Init+0x64>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_SPI1_Init+0x64>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007bc:	4b07      	ldr	r3, [pc, #28]	; (80007dc <MX_SPI1_Init+0x64>)
 80007be:	2200      	movs	r2, #0
 80007c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_SPI1_Init+0x64>)
 80007c4:	220a      	movs	r2, #10
 80007c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007c8:	4804      	ldr	r0, [pc, #16]	; (80007dc <MX_SPI1_Init+0x64>)
 80007ca:	f004 f843 	bl	8004854 <HAL_SPI_Init>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007d4:	f000 f99c 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	2000042c 	.word	0x2000042c
 80007e0:	40013000 	.word	0x40013000

080007e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007e8:	4b17      	ldr	r3, [pc, #92]	; (8000848 <MX_SPI2_Init+0x64>)
 80007ea:	4a18      	ldr	r2, [pc, #96]	; (800084c <MX_SPI2_Init+0x68>)
 80007ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80007ee:	4b16      	ldr	r3, [pc, #88]	; (8000848 <MX_SPI2_Init+0x64>)
 80007f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80007f6:	4b14      	ldr	r3, [pc, #80]	; (8000848 <MX_SPI2_Init+0x64>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80007fc:	4b12      	ldr	r3, [pc, #72]	; (8000848 <MX_SPI2_Init+0x64>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000802:	4b11      	ldr	r3, [pc, #68]	; (8000848 <MX_SPI2_Init+0x64>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000808:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <MX_SPI2_Init+0x64>)
 800080a:	2200      	movs	r2, #0
 800080c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800080e:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_SPI2_Init+0x64>)
 8000810:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000814:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000816:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <MX_SPI2_Init+0x64>)
 8000818:	2200      	movs	r2, #0
 800081a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800081c:	4b0a      	ldr	r3, [pc, #40]	; (8000848 <MX_SPI2_Init+0x64>)
 800081e:	2200      	movs	r2, #0
 8000820:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <MX_SPI2_Init+0x64>)
 8000824:	2200      	movs	r2, #0
 8000826:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000828:	4b07      	ldr	r3, [pc, #28]	; (8000848 <MX_SPI2_Init+0x64>)
 800082a:	2200      	movs	r2, #0
 800082c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800082e:	4b06      	ldr	r3, [pc, #24]	; (8000848 <MX_SPI2_Init+0x64>)
 8000830:	220a      	movs	r2, #10
 8000832:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000834:	4804      	ldr	r0, [pc, #16]	; (8000848 <MX_SPI2_Init+0x64>)
 8000836:	f004 f80d 	bl	8004854 <HAL_SPI_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000840:	f000 f966 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000484 	.word	0x20000484
 800084c:	40003800 	.word	0x40003800

08000850 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08c      	sub	sp, #48	; 0x30
 8000854:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000856:	f107 031c 	add.w	r3, r7, #28
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	61bb      	str	r3, [r7, #24]
 800086a:	4b7c      	ldr	r3, [pc, #496]	; (8000a5c <MX_GPIO_Init+0x20c>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	4a7b      	ldr	r2, [pc, #492]	; (8000a5c <MX_GPIO_Init+0x20c>)
 8000870:	f043 0310 	orr.w	r3, r3, #16
 8000874:	6313      	str	r3, [r2, #48]	; 0x30
 8000876:	4b79      	ldr	r3, [pc, #484]	; (8000a5c <MX_GPIO_Init+0x20c>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	f003 0310 	and.w	r3, r3, #16
 800087e:	61bb      	str	r3, [r7, #24]
 8000880:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]
 8000886:	4b75      	ldr	r3, [pc, #468]	; (8000a5c <MX_GPIO_Init+0x20c>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a74      	ldr	r2, [pc, #464]	; (8000a5c <MX_GPIO_Init+0x20c>)
 800088c:	f043 0304 	orr.w	r3, r3, #4
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b72      	ldr	r3, [pc, #456]	; (8000a5c <MX_GPIO_Init+0x20c>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0304 	and.w	r3, r3, #4
 800089a:	617b      	str	r3, [r7, #20]
 800089c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	4b6e      	ldr	r3, [pc, #440]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a6d      	ldr	r2, [pc, #436]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b6b      	ldr	r3, [pc, #428]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	4b67      	ldr	r3, [pc, #412]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	4a66      	ldr	r2, [pc, #408]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ca:	4b64      	ldr	r3, [pc, #400]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	60bb      	str	r3, [r7, #8]
 80008da:	4b60      	ldr	r3, [pc, #384]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	4a5f      	ldr	r2, [pc, #380]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008e0:	f043 0302 	orr.w	r3, r3, #2
 80008e4:	6313      	str	r3, [r2, #48]	; 0x30
 80008e6:	4b5d      	ldr	r3, [pc, #372]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	60bb      	str	r3, [r7, #8]
 80008f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	607b      	str	r3, [r7, #4]
 80008f6:	4b59      	ldr	r3, [pc, #356]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	4a58      	ldr	r2, [pc, #352]	; (8000a5c <MX_GPIO_Init+0x20c>)
 80008fc:	f043 0308 	orr.w	r3, r3, #8
 8000900:	6313      	str	r3, [r2, #48]	; 0x30
 8000902:	4b56      	ldr	r3, [pc, #344]	; (8000a5c <MX_GPIO_Init+0x20c>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	f003 0308 	and.w	r3, r3, #8
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2108      	movs	r1, #8
 8000912:	4853      	ldr	r0, [pc, #332]	; (8000a60 <MX_GPIO_Init+0x210>)
 8000914:	f000 ffa0 	bl	8001858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000918:	2201      	movs	r2, #1
 800091a:	2101      	movs	r1, #1
 800091c:	4851      	ldr	r0, [pc, #324]	; (8000a64 <MX_GPIO_Init+0x214>)
 800091e:	f000 ff9b 	bl	8001858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000922:	2200      	movs	r2, #0
 8000924:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000928:	484f      	ldr	r0, [pc, #316]	; (8000a68 <MX_GPIO_Init+0x218>)
 800092a:	f000 ff95 	bl	8001858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800092e:	2200      	movs	r2, #0
 8000930:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000934:	484d      	ldr	r0, [pc, #308]	; (8000a6c <MX_GPIO_Init+0x21c>)
 8000936:	f000 ff8f 	bl	8001858 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800093a:	2308      	movs	r3, #8
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093e:	2301      	movs	r3, #1
 8000940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800094a:	f107 031c 	add.w	r3, r7, #28
 800094e:	4619      	mov	r1, r3
 8000950:	4843      	ldr	r0, [pc, #268]	; (8000a60 <MX_GPIO_Init+0x210>)
 8000952:	f000 fde5 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000956:	2301      	movs	r3, #1
 8000958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095a:	2301      	movs	r3, #1
 800095c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	2300      	movs	r3, #0
 8000964:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	483d      	ldr	r0, [pc, #244]	; (8000a64 <MX_GPIO_Init+0x214>)
 800096e:	f000 fdd7 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000972:	2308      	movs	r3, #8
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	2302      	movs	r3, #2
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000982:	2305      	movs	r3, #5
 8000984:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000986:	f107 031c 	add.w	r3, r7, #28
 800098a:	4619      	mov	r1, r3
 800098c:	4835      	ldr	r0, [pc, #212]	; (8000a64 <MX_GPIO_Init+0x214>)
 800098e:	f000 fdc7 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000992:	2301      	movs	r3, #1
 8000994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000996:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800099a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	4832      	ldr	r0, [pc, #200]	; (8000a70 <MX_GPIO_Init+0x220>)
 80009a8:	f000 fdba 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009ac:	2304      	movs	r3, #4
 80009ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b0:	2300      	movs	r3, #0
 80009b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009b8:	f107 031c 	add.w	r3, r7, #28
 80009bc:	4619      	mov	r1, r3
 80009be:	482a      	ldr	r0, [pc, #168]	; (8000a68 <MX_GPIO_Init+0x218>)
 80009c0:	f000 fdae 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ca:	2302      	movs	r3, #2
 80009cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	2300      	movs	r3, #0
 80009d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009d6:	2305      	movs	r3, #5
 80009d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009da:	f107 031c 	add.w	r3, r7, #28
 80009de:	4619      	mov	r1, r3
 80009e0:	4821      	ldr	r0, [pc, #132]	; (8000a68 <MX_GPIO_Init+0x218>)
 80009e2:	f000 fd9d 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80009e6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80009ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	2301      	movs	r3, #1
 80009ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4619      	mov	r1, r3
 80009fe:	481a      	ldr	r0, [pc, #104]	; (8000a68 <MX_GPIO_Init+0x218>)
 8000a00:	f000 fd8e 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a04:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000a08:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a16:	f107 031c 	add.w	r3, r7, #28
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4813      	ldr	r0, [pc, #76]	; (8000a6c <MX_GPIO_Init+0x21c>)
 8000a1e:	f000 fd7f 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a22:	2320      	movs	r3, #32
 8000a24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a26:	2300      	movs	r3, #0
 8000a28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a2e:	f107 031c 	add.w	r3, r7, #28
 8000a32:	4619      	mov	r1, r3
 8000a34:	480d      	ldr	r0, [pc, #52]	; (8000a6c <MX_GPIO_Init+0x21c>)
 8000a36:	f000 fd73 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a3e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a48:	f107 031c 	add.w	r3, r7, #28
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4804      	ldr	r0, [pc, #16]	; (8000a60 <MX_GPIO_Init+0x210>)
 8000a50:	f000 fd66 	bl	8001520 <HAL_GPIO_Init>

}
 8000a54:	bf00      	nop
 8000a56:	3730      	adds	r7, #48	; 0x30
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40021000 	.word	0x40021000
 8000a64:	40020800 	.word	0x40020800
 8000a68:	40020400 	.word	0x40020400
 8000a6c:	40020c00 	.word	0x40020c00
 8000a70:	40020000 	.word	0x40020000

08000a74 <Idle_App>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Idle_App */
void Idle_App(void const * argument)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8000a7c:	f00a fc06 	bl	800b28c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a80:	2001      	movs	r0, #1
 8000a82:	f008 f9ea 	bl	8008e5a <osDelay>
 8000a86:	e7fb      	b.n	8000a80 <Idle_App+0xc>

08000a88 <SPI_Tx_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SPI_Tx_App */
void SPI_Tx_App(void const * argument)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI_Tx_App */
  /* Infinite loop */
  for(;;)
  {
	  if(SPI_Mode==TX)
 8000a90:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <SPI_Tx_App+0x34>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d10d      	bne.n	8000ab4 <SPI_Tx_App+0x2c>
	  	{
	  		if(init==1)
 8000a98:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <SPI_Tx_App+0x38>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d106      	bne.n	8000aae <SPI_Tx_App+0x26>
	  		{
	  		nrf24_TxMode(Address, 10);
 8000aa0:	210a      	movs	r1, #10
 8000aa2:	4808      	ldr	r0, [pc, #32]	; (8000ac4 <SPI_Tx_App+0x3c>)
 8000aa4:	f000 f90a 	bl	8000cbc <nrf24_TxMode>
	  		init=0;
 8000aa8:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <SPI_Tx_App+0x38>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
	  		}
	  		if(nrf24_Transmit(data)==1)
 8000aae:	4806      	ldr	r0, [pc, #24]	; (8000ac8 <SPI_Tx_App+0x40>)
 8000ab0:	f000 f92a 	bl	8000d08 <nrf24_Transmit>
	  		{
	  		    //indique que l'info s'est bien envoye
	  		}
	  	}
	      vTaskDelay(10);
 8000ab4:	200a      	movs	r0, #10
 8000ab6:	f009 fa63 	bl	8009f80 <vTaskDelay>
	  if(SPI_Mode==TX)
 8000aba:	e7e9      	b.n	8000a90 <SPI_Tx_App+0x8>
 8000abc:	20000028 	.word	0x20000028
 8000ac0:	200004ec 	.word	0x200004ec
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	20000008 	.word	0x20000008

08000acc <SPI_Rx_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SPI_Rx_App */
void SPI_Rx_App(void const * argument)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI_Rx_App */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f008 f9c0 	bl	8008e5a <osDelay>
 8000ada:	e7fb      	b.n	8000ad4 <SPI_Rx_App+0x8>

08000adc <Camera_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Camera_App */
void Camera_App(void const * argument)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Camera_App */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f008 f9b8 	bl	8008e5a <osDelay>
 8000aea:	e7fb      	b.n	8000ae4 <Camera_App+0x8>

08000aec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a04      	ldr	r2, [pc, #16]	; (8000b0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d101      	bne.n	8000b02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000afe:	f000 fbe9 	bl	80012d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40001000 	.word	0x40001000

08000b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b14:	b672      	cpsid	i
}
 8000b16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <Error_Handler+0x8>
	...

08000b1c <selectCS>:
#define SPI_CS_PIN			GPIO_PIN_12

/**
 * @brief met le pin CS a 0
 */
void selectCS(void){
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b26:	4802      	ldr	r0, [pc, #8]	; (8000b30 <selectCS+0x14>)
 8000b28:	f000 fe96 	bl	8001858 <HAL_GPIO_WritePin>
}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40020400 	.word	0x40020400

08000b34 <unselectCS>:

/**
 * @brief met le pin CS a 1
 */
void unselectCS(void){
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b3e:	4802      	ldr	r0, [pc, #8]	; (8000b48 <unselectCS+0x14>)
 8000b40:	f000 fe8a 	bl	8001858 <HAL_GPIO_WritePin>
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40020400 	.word	0x40020400

08000b4c <enableCE>:

/**
 * @brief met le pin CE a 1
 */
void enableCE(void){
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_SET);
 8000b50:	2201      	movs	r2, #1
 8000b52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b56:	4802      	ldr	r0, [pc, #8]	; (8000b60 <enableCE+0x14>)
 8000b58:	f000 fe7e 	bl	8001858 <HAL_GPIO_WritePin>
}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40020400 	.word	0x40020400

08000b64 <disableCE>:

/**
 * @brief met le pin CE a 0
 */
void disableCE(void){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_RESET);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b6e:	4802      	ldr	r0, [pc, #8]	; (8000b78 <disableCE+0x14>)
 8000b70:	f000 fe72 	bl	8001858 <HAL_GPIO_WritePin>
}
 8000b74:	bf00      	nop
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40020400 	.word	0x40020400

08000b7c <nrf24_WriteReg>:
 * @brief Ecrit une valeur dans un registre du module
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 */
void nrf24_WriteReg(uint8_t Reg, uint8_t Data){
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	460a      	mov	r2, r1
 8000b86:	71fb      	strb	r3, [r7, #7]
 8000b88:	4613      	mov	r3, r2
 8000b8a:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	f043 0320 	orr.w	r3, r3, #32
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	733b      	strb	r3, [r7, #12]
	buf[1]=Data;
 8000b96:	79bb      	ldrb	r3, [r7, #6]
 8000b98:	737b      	strb	r3, [r7, #13]

	selectCS();
 8000b9a:	f7ff ffbf 	bl	8000b1c <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, buf, 2, 100);
 8000b9e:	f107 010c 	add.w	r1, r7, #12
 8000ba2:	2364      	movs	r3, #100	; 0x64
 8000ba4:	2202      	movs	r2, #2
 8000ba6:	4804      	ldr	r0, [pc, #16]	; (8000bb8 <nrf24_WriteReg+0x3c>)
 8000ba8:	f003 fedd 	bl	8004966 <HAL_SPI_Transmit>
	unselectCS();
 8000bac:	f7ff ffc2 	bl	8000b34 <unselectCS>
}
 8000bb0:	bf00      	nop
 8000bb2:	3710      	adds	r7, #16
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	20000484 	.word	0x20000484

08000bbc <nrf24_WriteRegMulti>:
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 * @param size : Taille de la donnee (en octets)
 */
void nrf24_WriteRegMulti(uint8_t Reg, uint8_t *Data, uint8_t size){
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	71fb      	strb	r3, [r7, #7]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	f043 0320 	orr.w	r3, r3, #32
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	733b      	strb	r3, [r7, #12]
	//buf[1]=Data;

	selectCS();
 8000bd6:	f7ff ffa1 	bl	8000b1c <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &buf[0], 1, 100);
 8000bda:	f107 010c 	add.w	r1, r7, #12
 8000bde:	2364      	movs	r3, #100	; 0x64
 8000be0:	2201      	movs	r2, #1
 8000be2:	4808      	ldr	r0, [pc, #32]	; (8000c04 <nrf24_WriteRegMulti+0x48>)
 8000be4:	f003 febf 	bl	8004966 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_PROTO, Data, size, 100);
 8000be8:	79bb      	ldrb	r3, [r7, #6]
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	2364      	movs	r3, #100	; 0x64
 8000bee:	6839      	ldr	r1, [r7, #0]
 8000bf0:	4804      	ldr	r0, [pc, #16]	; (8000c04 <nrf24_WriteRegMulti+0x48>)
 8000bf2:	f003 feb8 	bl	8004966 <HAL_SPI_Transmit>

	unselectCS();
 8000bf6:	f7ff ff9d 	bl	8000b34 <unselectCS>
}
 8000bfa:	bf00      	nop
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000484 	.word	0x20000484

08000c08 <nrf24_ReadReg>:
 * @brief lit la valeur d'un registre du module
 *
 * @param Reg : Registre ou l'on veut lire la valeur
 * @return la valeur du registre
 */
uint8_t nrf24_ReadReg(uint8_t Reg){
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	73fb      	strb	r3, [r7, #15]
	selectCS();
 8000c16:	f7ff ff81 	bl	8000b1c <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &Reg, 1, 100);
 8000c1a:	1df9      	adds	r1, r7, #7
 8000c1c:	2364      	movs	r3, #100	; 0x64
 8000c1e:	2201      	movs	r2, #1
 8000c20:	4808      	ldr	r0, [pc, #32]	; (8000c44 <nrf24_ReadReg+0x3c>)
 8000c22:	f003 fea0 	bl	8004966 <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_PROTO, &data, 1, 100);
 8000c26:	f107 010f 	add.w	r1, r7, #15
 8000c2a:	2364      	movs	r3, #100	; 0x64
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	4805      	ldr	r0, [pc, #20]	; (8000c44 <nrf24_ReadReg+0x3c>)
 8000c30:	f003 ffd5 	bl	8004bde <HAL_SPI_Receive>
	unselectCS();
 8000c34:	f7ff ff7e 	bl	8000b34 <unselectCS>
	return data;
 8000c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3710      	adds	r7, #16
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	20000484 	.word	0x20000484

08000c48 <nrfsendcmd>:
/**
 * @brief Envoie une commande au module
 *
 * @param cmd : Commande a envoyer (voir datasheet module pour liste des commandes)
 */
void nrfsendcmd(uint8_t cmd){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
	selectCS();
 8000c52:	f7ff ff63 	bl	8000b1c <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &cmd, 1, 100);
 8000c56:	1df9      	adds	r1, r7, #7
 8000c58:	2364      	movs	r3, #100	; 0x64
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	4804      	ldr	r0, [pc, #16]	; (8000c70 <nrfsendcmd+0x28>)
 8000c5e:	f003 fe82 	bl	8004966 <HAL_SPI_Transmit>
	unselectCS();
 8000c62:	f7ff ff67 	bl	8000b34 <unselectCS>
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20000484 	.word	0x20000484

08000c74 <nrf24_Init>:

/**
 * @brief Initialise les diffrents registre du module
 */
void nrf24_Init(void){
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
	disableCE();
 8000c78:	f7ff ff74 	bl	8000b64 <disableCE>
	nrf24_WriteReg(CONFIG, 0);
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f7ff ff7c 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0);
 8000c84:	2100      	movs	r1, #0
 8000c86:	2001      	movs	r0, #1
 8000c88:	f7ff ff78 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0);
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	2002      	movs	r0, #2
 8000c90:	f7ff ff74 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8000c94:	2103      	movs	r1, #3
 8000c96:	2003      	movs	r0, #3
 8000c98:	f7ff ff70 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0);
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	2004      	movs	r0, #4
 8000ca0:	f7ff ff6c 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0);
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	2005      	movs	r0, #5
 8000ca8:	f7ff ff68 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 8000cac:	210e      	movs	r1, #14
 8000cae:	2006      	movs	r0, #6
 8000cb0:	f7ff ff64 	bl	8000b7c <nrf24_WriteReg>
	enableCE();
 8000cb4:	f7ff ff4a 	bl	8000b4c <enableCE>
}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <nrf24_TxMode>:
 * @brief initialise le module en mode Tx (envoi de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre a 10)
 */
void nrf24_TxMode(uint8_t *Address, uint8_t channel){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	70fb      	strb	r3, [r7, #3]
	disableCE();
 8000cc8:	f7ff ff4c 	bl	8000b64 <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 8000ccc:	78fb      	ldrb	r3, [r7, #3]
 8000cce:	4619      	mov	r1, r3
 8000cd0:	2005      	movs	r0, #5
 8000cd2:	f7ff ff53 	bl	8000b7c <nrf24_WriteReg>
	nrf24_WriteRegMulti(TX_ADDR, Address, 5);
 8000cd6:	2205      	movs	r2, #5
 8000cd8:	6879      	ldr	r1, [r7, #4]
 8000cda:	2010      	movs	r0, #16
 8000cdc:	f7ff ff6e 	bl	8000bbc <nrf24_WriteRegMulti>

	//power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f7ff ff91 	bl	8000c08 <nrf24_ReadReg>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	73fb      	strb	r3, [r7, #15]
	config=config | (1<<1);
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	f043 0302 	orr.w	r3, r3, #2
 8000cf0:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(CONFIG, config);
 8000cf2:	7bfb      	ldrb	r3, [r7, #15]
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f7ff ff40 	bl	8000b7c <nrf24_WriteReg>
	enableCE();
 8000cfc:	f7ff ff26 	bl	8000b4c <enableCE>
}
 8000d00:	bf00      	nop
 8000d02:	3710      	adds	r7, #16
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <nrf24_Transmit>:
 * @brief envoie une donnee et confirme son envoi
 *
 * @param data : pointeur vers la donnee a envoyer (32 bits)
 * @return true : donnee bien envoyee; false : donnee non envoyee
 */
uint8_t nrf24_Transmit(uint8_t *data){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73bb      	strb	r3, [r7, #14]
	selectCS();
 8000d14:	f7ff ff02 	bl	8000b1c <selectCS>

	cmdtosend=W_TX_PAYLOAD;
 8000d18:	23a0      	movs	r3, #160	; 0xa0
 8000d1a:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 8000d1c:	f107 010e 	add.w	r1, r7, #14
 8000d20:	2364      	movs	r3, #100	; 0x64
 8000d22:	2201      	movs	r2, #1
 8000d24:	4814      	ldr	r0, [pc, #80]	; (8000d78 <nrf24_Transmit+0x70>)
 8000d26:	f003 fe1e 	bl	8004966 <HAL_SPI_Transmit>

	HAL_SPI_Transmit(SPI_PROTO, data, 32, 100);
 8000d2a:	2364      	movs	r3, #100	; 0x64
 8000d2c:	2220      	movs	r2, #32
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	4811      	ldr	r0, [pc, #68]	; (8000d78 <nrf24_Transmit+0x70>)
 8000d32:	f003 fe18 	bl	8004966 <HAL_SPI_Transmit>

	unselectCS();
 8000d36:	f7ff fefd 	bl	8000b34 <unselectCS>

	HAL_Delay(1);
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f000 faea 	bl	8001314 <HAL_Delay>

	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 8000d40:	2017      	movs	r0, #23
 8000d42:	f7ff ff61 	bl	8000c08 <nrf24_ReadReg>
 8000d46:	4603      	mov	r3, r0
 8000d48:	73fb      	strb	r3, [r7, #15]

	if((fifostatus&(1<<4)) && !(fifostatus&(1<<3))){
 8000d4a:	7bfb      	ldrb	r3, [r7, #15]
 8000d4c:	f003 0310 	and.w	r3, r3, #16
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d00c      	beq.n	8000d6e <nrf24_Transmit+0x66>
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	f003 0308 	and.w	r3, r3, #8
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d107      	bne.n	8000d6e <nrf24_Transmit+0x66>
		cmdtosend = FLUSH_TX;
 8000d5e:	23e1      	movs	r3, #225	; 0xe1
 8000d60:	73bb      	strb	r3, [r7, #14]
		nrfsendcmd(cmdtosend);
 8000d62:	7bbb      	ldrb	r3, [r7, #14]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff ff6f 	bl	8000c48 <nrfsendcmd>

		return 1;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e000      	b.n	8000d70 <nrf24_Transmit+0x68>
	}
	else
		return 0;
 8000d6e:	2300      	movs	r3, #0


}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3710      	adds	r7, #16
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000484 	.word	0x20000484

08000d7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8a:	4a11      	ldr	r2, [pc, #68]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d90:	6453      	str	r3, [r2, #68]	; 0x44
 8000d92:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	603b      	str	r3, [r7, #0]
 8000da2:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <HAL_MspInit+0x54>)
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	4a0a      	ldr	r2, [pc, #40]	; (8000dd0 <HAL_MspInit+0x54>)
 8000da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dac:	6413      	str	r3, [r2, #64]	; 0x40
 8000dae:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <HAL_MspInit+0x54>)
 8000db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db6:	603b      	str	r3, [r7, #0]
 8000db8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	210f      	movs	r1, #15
 8000dbe:	f06f 0001 	mvn.w	r0, #1
 8000dc2:	f000 fb83 	bl	80014cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40023800 	.word	0x40023800

08000dd4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	; 0x28
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a19      	ldr	r2, [pc, #100]	; (8000e58 <HAL_I2C_MspInit+0x84>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d12c      	bne.n	8000e50 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <HAL_I2C_MspInit+0x88>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a17      	ldr	r2, [pc, #92]	; (8000e5c <HAL_I2C_MspInit+0x88>)
 8000e00:	f043 0302 	orr.w	r3, r3, #2
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <HAL_I2C_MspInit+0x88>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f003 0302 	and.w	r3, r3, #2
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000e12:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000e16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e18:	2312      	movs	r3, #18
 8000e1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e20:	2300      	movs	r3, #0
 8000e22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e24:	2304      	movs	r3, #4
 8000e26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	480c      	ldr	r0, [pc, #48]	; (8000e60 <HAL_I2C_MspInit+0x8c>)
 8000e30:	f000 fb76 	bl	8001520 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e34:	2300      	movs	r3, #0
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	4b08      	ldr	r3, [pc, #32]	; (8000e5c <HAL_I2C_MspInit+0x88>)
 8000e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3c:	4a07      	ldr	r2, [pc, #28]	; (8000e5c <HAL_I2C_MspInit+0x88>)
 8000e3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e42:	6413      	str	r3, [r2, #64]	; 0x40
 8000e44:	4b05      	ldr	r3, [pc, #20]	; (8000e5c <HAL_I2C_MspInit+0x88>)
 8000e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e4c:	60fb      	str	r3, [r7, #12]
 8000e4e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e50:	bf00      	nop
 8000e52:	3728      	adds	r7, #40	; 0x28
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40005400 	.word	0x40005400
 8000e5c:	40023800 	.word	0x40023800
 8000e60:	40020400 	.word	0x40020400

08000e64 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b08e      	sub	sp, #56	; 0x38
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a31      	ldr	r2, [pc, #196]	; (8000f54 <HAL_I2S_MspInit+0xf0>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d15a      	bne.n	8000f4a <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000e94:	2301      	movs	r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000e98:	23c0      	movs	r3, #192	; 0xc0
 8000e9a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f003 fb95 	bl	80045d4 <HAL_RCCEx_PeriphCLKConfig>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000eb0:	f7ff fe2e 	bl	8000b10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	613b      	str	r3, [r7, #16]
 8000eb8:	4b27      	ldr	r3, [pc, #156]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ebc:	4a26      	ldr	r2, [pc, #152]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000ebe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ec4:	4b24      	ldr	r3, [pc, #144]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ecc:	613b      	str	r3, [r7, #16]
 8000ece:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	4b20      	ldr	r3, [pc, #128]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed8:	4a1f      	ldr	r2, [pc, #124]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee0:	4b1d      	ldr	r3, [pc, #116]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee4:	f003 0301 	and.w	r3, r3, #1
 8000ee8:	60fb      	str	r3, [r7, #12]
 8000eea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eec:	2300      	movs	r3, #0
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	4b19      	ldr	r3, [pc, #100]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef4:	4a18      	ldr	r2, [pc, #96]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	6313      	str	r3, [r2, #48]	; 0x30
 8000efc:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <HAL_I2S_MspInit+0xf4>)
 8000efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f00:	f003 0304 	and.w	r3, r3, #4
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000f08:	2310      	movs	r3, #16
 8000f0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f10:	2300      	movs	r3, #0
 8000f12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	2300      	movs	r3, #0
 8000f16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f18:	2306      	movs	r3, #6
 8000f1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000f1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f20:	4619      	mov	r1, r3
 8000f22:	480e      	ldr	r0, [pc, #56]	; (8000f5c <HAL_I2S_MspInit+0xf8>)
 8000f24:	f000 fafc 	bl	8001520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000f28:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f3a:	2306      	movs	r3, #6
 8000f3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f42:	4619      	mov	r1, r3
 8000f44:	4806      	ldr	r0, [pc, #24]	; (8000f60 <HAL_I2S_MspInit+0xfc>)
 8000f46:	f000 faeb 	bl	8001520 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000f4a:	bf00      	nop
 8000f4c:	3738      	adds	r7, #56	; 0x38
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40003c00 	.word	0x40003c00
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40020000 	.word	0x40020000
 8000f60:	40020800 	.word	0x40020800

08000f64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08c      	sub	sp, #48	; 0x30
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 031c 	add.w	r3, r7, #28
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a32      	ldr	r2, [pc, #200]	; (800104c <HAL_SPI_MspInit+0xe8>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d12c      	bne.n	8000fe0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	61bb      	str	r3, [r7, #24]
 8000f8a:	4b31      	ldr	r3, [pc, #196]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8e:	4a30      	ldr	r2, [pc, #192]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000f90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f94:	6453      	str	r3, [r2, #68]	; 0x44
 8000f96:	4b2e      	ldr	r3, [pc, #184]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f9e:	61bb      	str	r3, [r7, #24]
 8000fa0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
 8000fa6:	4b2a      	ldr	r3, [pc, #168]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	4a29      	ldr	r2, [pc, #164]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb2:	4b27      	ldr	r3, [pc, #156]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000fbe:	23e0      	movs	r3, #224	; 0xe0
 8000fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fce:	2305      	movs	r3, #5
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	f107 031c 	add.w	r3, r7, #28
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	481e      	ldr	r0, [pc, #120]	; (8001054 <HAL_SPI_MspInit+0xf0>)
 8000fda:	f000 faa1 	bl	8001520 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000fde:	e031      	b.n	8001044 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a1c      	ldr	r2, [pc, #112]	; (8001058 <HAL_SPI_MspInit+0xf4>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d12c      	bne.n	8001044 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
 8000fee:	4b18      	ldr	r3, [pc, #96]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	4a17      	ldr	r2, [pc, #92]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000ff4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ff8:	6413      	str	r3, [r2, #64]	; 0x40
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8000ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	4b11      	ldr	r3, [pc, #68]	; (8001050 <HAL_SPI_MspInit+0xec>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	4a10      	ldr	r2, [pc, #64]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	6313      	str	r3, [r2, #48]	; 0x30
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <HAL_SPI_MspInit+0xec>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001022:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001030:	2303      	movs	r3, #3
 8001032:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001034:	2305      	movs	r3, #5
 8001036:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001038:	f107 031c 	add.w	r3, r7, #28
 800103c:	4619      	mov	r1, r3
 800103e:	4807      	ldr	r0, [pc, #28]	; (800105c <HAL_SPI_MspInit+0xf8>)
 8001040:	f000 fa6e 	bl	8001520 <HAL_GPIO_Init>
}
 8001044:	bf00      	nop
 8001046:	3730      	adds	r7, #48	; 0x30
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	40013000 	.word	0x40013000
 8001050:	40023800 	.word	0x40023800
 8001054:	40020000 	.word	0x40020000
 8001058:	40003800 	.word	0x40003800
 800105c:	40020400 	.word	0x40020400

08001060 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08e      	sub	sp, #56	; 0x38
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001068:	2300      	movs	r3, #0
 800106a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	4b33      	ldr	r3, [pc, #204]	; (8001144 <HAL_InitTick+0xe4>)
 8001076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001078:	4a32      	ldr	r2, [pc, #200]	; (8001144 <HAL_InitTick+0xe4>)
 800107a:	f043 0310 	orr.w	r3, r3, #16
 800107e:	6413      	str	r3, [r2, #64]	; 0x40
 8001080:	4b30      	ldr	r3, [pc, #192]	; (8001144 <HAL_InitTick+0xe4>)
 8001082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001084:	f003 0310 	and.w	r3, r3, #16
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800108c:	f107 0210 	add.w	r2, r7, #16
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4611      	mov	r1, r2
 8001096:	4618      	mov	r0, r3
 8001098:	f003 fa6a 	bl	8004570 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800109c:	6a3b      	ldr	r3, [r7, #32]
 800109e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d103      	bne.n	80010ae <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010a6:	f003 fa4f 	bl	8004548 <HAL_RCC_GetPCLK1Freq>
 80010aa:	6378      	str	r0, [r7, #52]	; 0x34
 80010ac:	e004      	b.n	80010b8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010ae:	f003 fa4b 	bl	8004548 <HAL_RCC_GetPCLK1Freq>
 80010b2:	4603      	mov	r3, r0
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010ba:	4a23      	ldr	r2, [pc, #140]	; (8001148 <HAL_InitTick+0xe8>)
 80010bc:	fba2 2303 	umull	r2, r3, r2, r3
 80010c0:	0c9b      	lsrs	r3, r3, #18
 80010c2:	3b01      	subs	r3, #1
 80010c4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010c6:	4b21      	ldr	r3, [pc, #132]	; (800114c <HAL_InitTick+0xec>)
 80010c8:	4a21      	ldr	r2, [pc, #132]	; (8001150 <HAL_InitTick+0xf0>)
 80010ca:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80010cc:	4b1f      	ldr	r3, [pc, #124]	; (800114c <HAL_InitTick+0xec>)
 80010ce:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010d2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80010d4:	4a1d      	ldr	r2, [pc, #116]	; (800114c <HAL_InitTick+0xec>)
 80010d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80010da:	4b1c      	ldr	r3, [pc, #112]	; (800114c <HAL_InitTick+0xec>)
 80010dc:	2200      	movs	r2, #0
 80010de:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e0:	4b1a      	ldr	r3, [pc, #104]	; (800114c <HAL_InitTick+0xec>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010e6:	4b19      	ldr	r3, [pc, #100]	; (800114c <HAL_InitTick+0xec>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80010ec:	4817      	ldr	r0, [pc, #92]	; (800114c <HAL_InitTick+0xec>)
 80010ee:	f004 f959 	bl	80053a4 <HAL_TIM_Base_Init>
 80010f2:	4603      	mov	r3, r0
 80010f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80010f8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d11b      	bne.n	8001138 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001100:	4812      	ldr	r0, [pc, #72]	; (800114c <HAL_InitTick+0xec>)
 8001102:	f004 f9a9 	bl	8005458 <HAL_TIM_Base_Start_IT>
 8001106:	4603      	mov	r3, r0
 8001108:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800110c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001110:	2b00      	cmp	r3, #0
 8001112:	d111      	bne.n	8001138 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001114:	2036      	movs	r0, #54	; 0x36
 8001116:	f000 f9f5 	bl	8001504 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b0f      	cmp	r3, #15
 800111e:	d808      	bhi.n	8001132 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001120:	2200      	movs	r2, #0
 8001122:	6879      	ldr	r1, [r7, #4]
 8001124:	2036      	movs	r0, #54	; 0x36
 8001126:	f000 f9d1 	bl	80014cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800112a:	4a0a      	ldr	r2, [pc, #40]	; (8001154 <HAL_InitTick+0xf4>)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6013      	str	r3, [r2, #0]
 8001130:	e002      	b.n	8001138 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001138:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800113c:	4618      	mov	r0, r3
 800113e:	3738      	adds	r7, #56	; 0x38
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40023800 	.word	0x40023800
 8001148:	431bde83 	.word	0x431bde83
 800114c:	200004f0 	.word	0x200004f0
 8001150:	40001000 	.word	0x40001000
 8001154:	20000030 	.word	0x20000030

08001158 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800115c:	e7fe      	b.n	800115c <NMI_Handler+0x4>

0800115e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800115e:	b480      	push	{r7}
 8001160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001162:	e7fe      	b.n	8001162 <HardFault_Handler+0x4>

08001164 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001168:	e7fe      	b.n	8001168 <MemManage_Handler+0x4>

0800116a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800116a:	b480      	push	{r7}
 800116c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800116e:	e7fe      	b.n	800116e <BusFault_Handler+0x4>

08001170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001174:	e7fe      	b.n	8001174 <UsageFault_Handler+0x4>

08001176 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001176:	b480      	push	{r7}
 8001178:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001188:	4802      	ldr	r0, [pc, #8]	; (8001194 <TIM6_DAC_IRQHandler+0x10>)
 800118a:	f004 f9d5 	bl	8005538 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200004f0 	.word	0x200004f0

08001198 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800119c:	4802      	ldr	r0, [pc, #8]	; (80011a8 <OTG_FS_IRQHandler+0x10>)
 800119e:	f000 fddf 	bl	8001d60 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	2000467c 	.word	0x2000467c

080011ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011b4:	4a14      	ldr	r2, [pc, #80]	; (8001208 <_sbrk+0x5c>)
 80011b6:	4b15      	ldr	r3, [pc, #84]	; (800120c <_sbrk+0x60>)
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011c0:	4b13      	ldr	r3, [pc, #76]	; (8001210 <_sbrk+0x64>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d102      	bne.n	80011ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <_sbrk+0x64>)
 80011ca:	4a12      	ldr	r2, [pc, #72]	; (8001214 <_sbrk+0x68>)
 80011cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <_sbrk+0x64>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d207      	bcs.n	80011ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011dc:	f00a fb58 	bl	800b890 <__errno>
 80011e0:	4603      	mov	r3, r0
 80011e2:	220c      	movs	r2, #12
 80011e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ea:	e009      	b.n	8001200 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <_sbrk+0x64>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011f2:	4b07      	ldr	r3, [pc, #28]	; (8001210 <_sbrk+0x64>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4413      	add	r3, r2
 80011fa:	4a05      	ldr	r2, [pc, #20]	; (8001210 <_sbrk+0x64>)
 80011fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011fe:	68fb      	ldr	r3, [r7, #12]
}
 8001200:	4618      	mov	r0, r3
 8001202:	3718      	adds	r7, #24
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20020000 	.word	0x20020000
 800120c:	00000400 	.word	0x00000400
 8001210:	20000538 	.word	0x20000538
 8001214:	20004990 	.word	0x20004990

08001218 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800121c:	4b06      	ldr	r3, [pc, #24]	; (8001238 <SystemInit+0x20>)
 800121e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001222:	4a05      	ldr	r2, [pc, #20]	; (8001238 <SystemInit+0x20>)
 8001224:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001228:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800123c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001274 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001240:	480d      	ldr	r0, [pc, #52]	; (8001278 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001242:	490e      	ldr	r1, [pc, #56]	; (800127c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001244:	4a0e      	ldr	r2, [pc, #56]	; (8001280 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001248:	e002      	b.n	8001250 <LoopCopyDataInit>

0800124a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800124c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124e:	3304      	adds	r3, #4

08001250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001254:	d3f9      	bcc.n	800124a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001256:	4a0b      	ldr	r2, [pc, #44]	; (8001284 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001258:	4c0b      	ldr	r4, [pc, #44]	; (8001288 <LoopFillZerobss+0x26>)
  movs r3, #0
 800125a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800125c:	e001      	b.n	8001262 <LoopFillZerobss>

0800125e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001260:	3204      	adds	r2, #4

08001262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001264:	d3fb      	bcc.n	800125e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001266:	f7ff ffd7 	bl	8001218 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800126a:	f00a fb17 	bl	800b89c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800126e:	f7ff f94b 	bl	8000508 <main>
  bx  lr    
 8001272:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001274:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800127c:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8001280:	0800bd84 	.word	0x0800bd84
  ldr r2, =_sbss
 8001284:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8001288:	20004990 	.word	0x20004990

0800128c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800128c:	e7fe      	b.n	800128c <ADC_IRQHandler>
	...

08001290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001294:	4b0e      	ldr	r3, [pc, #56]	; (80012d0 <HAL_Init+0x40>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a0d      	ldr	r2, [pc, #52]	; (80012d0 <HAL_Init+0x40>)
 800129a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800129e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012a0:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <HAL_Init+0x40>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a0a      	ldr	r2, [pc, #40]	; (80012d0 <HAL_Init+0x40>)
 80012a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012ac:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <HAL_Init+0x40>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a07      	ldr	r2, [pc, #28]	; (80012d0 <HAL_Init+0x40>)
 80012b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012b8:	2003      	movs	r0, #3
 80012ba:	f000 f8fc 	bl	80014b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012be:	200f      	movs	r0, #15
 80012c0:	f7ff fece 	bl	8001060 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012c4:	f7ff fd5a 	bl	8000d7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40023c00 	.word	0x40023c00

080012d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012d8:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <HAL_IncTick+0x20>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	461a      	mov	r2, r3
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <HAL_IncTick+0x24>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4413      	add	r3, r2
 80012e4:	4a04      	ldr	r2, [pc, #16]	; (80012f8 <HAL_IncTick+0x24>)
 80012e6:	6013      	str	r3, [r2, #0]
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000034 	.word	0x20000034
 80012f8:	2000053c 	.word	0x2000053c

080012fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001300:	4b03      	ldr	r3, [pc, #12]	; (8001310 <HAL_GetTick+0x14>)
 8001302:	681b      	ldr	r3, [r3, #0]
}
 8001304:	4618      	mov	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	2000053c 	.word	0x2000053c

08001314 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800131c:	f7ff ffee 	bl	80012fc <HAL_GetTick>
 8001320:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800132c:	d005      	beq.n	800133a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <HAL_Delay+0x44>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	461a      	mov	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	4413      	add	r3, r2
 8001338:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800133a:	bf00      	nop
 800133c:	f7ff ffde 	bl	80012fc <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	68fa      	ldr	r2, [r7, #12]
 8001348:	429a      	cmp	r2, r3
 800134a:	d8f7      	bhi.n	800133c <HAL_Delay+0x28>
  {
  }
}
 800134c:	bf00      	nop
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000034 	.word	0x20000034

0800135c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <__NVIC_SetPriorityGrouping+0x44>)
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001378:	4013      	ands	r3, r2
 800137a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001384:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800138c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800138e:	4a04      	ldr	r2, [pc, #16]	; (80013a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	60d3      	str	r3, [r2, #12]
}
 8001394:	bf00      	nop
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a8:	4b04      	ldr	r3, [pc, #16]	; (80013bc <__NVIC_GetPriorityGrouping+0x18>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	0a1b      	lsrs	r3, r3, #8
 80013ae:	f003 0307 	and.w	r3, r3, #7
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	db0b      	blt.n	80013ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	f003 021f 	and.w	r2, r3, #31
 80013d8:	4907      	ldr	r1, [pc, #28]	; (80013f8 <__NVIC_EnableIRQ+0x38>)
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	095b      	lsrs	r3, r3, #5
 80013e0:	2001      	movs	r0, #1
 80013e2:	fa00 f202 	lsl.w	r2, r0, r2
 80013e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000e100 	.word	0xe000e100

080013fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	6039      	str	r1, [r7, #0]
 8001406:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140c:	2b00      	cmp	r3, #0
 800140e:	db0a      	blt.n	8001426 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	b2da      	uxtb	r2, r3
 8001414:	490c      	ldr	r1, [pc, #48]	; (8001448 <__NVIC_SetPriority+0x4c>)
 8001416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141a:	0112      	lsls	r2, r2, #4
 800141c:	b2d2      	uxtb	r2, r2
 800141e:	440b      	add	r3, r1
 8001420:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001424:	e00a      	b.n	800143c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4908      	ldr	r1, [pc, #32]	; (800144c <__NVIC_SetPriority+0x50>)
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	f003 030f 	and.w	r3, r3, #15
 8001432:	3b04      	subs	r3, #4
 8001434:	0112      	lsls	r2, r2, #4
 8001436:	b2d2      	uxtb	r2, r2
 8001438:	440b      	add	r3, r1
 800143a:	761a      	strb	r2, [r3, #24]
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000e100 	.word	0xe000e100
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001450:	b480      	push	{r7}
 8001452:	b089      	sub	sp, #36	; 0x24
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f003 0307 	and.w	r3, r3, #7
 8001462:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	f1c3 0307 	rsb	r3, r3, #7
 800146a:	2b04      	cmp	r3, #4
 800146c:	bf28      	it	cs
 800146e:	2304      	movcs	r3, #4
 8001470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	3304      	adds	r3, #4
 8001476:	2b06      	cmp	r3, #6
 8001478:	d902      	bls.n	8001480 <NVIC_EncodePriority+0x30>
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	3b03      	subs	r3, #3
 800147e:	e000      	b.n	8001482 <NVIC_EncodePriority+0x32>
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001484:	f04f 32ff 	mov.w	r2, #4294967295
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	43da      	mvns	r2, r3
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	401a      	ands	r2, r3
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001498:	f04f 31ff 	mov.w	r1, #4294967295
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	fa01 f303 	lsl.w	r3, r1, r3
 80014a2:	43d9      	mvns	r1, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a8:	4313      	orrs	r3, r2
         );
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3724      	adds	r7, #36	; 0x24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff ff4c 	bl	800135c <__NVIC_SetPriorityGrouping>
}
 80014c4:	bf00      	nop
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
 80014d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014da:	2300      	movs	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014de:	f7ff ff61 	bl	80013a4 <__NVIC_GetPriorityGrouping>
 80014e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	68b9      	ldr	r1, [r7, #8]
 80014e8:	6978      	ldr	r0, [r7, #20]
 80014ea:	f7ff ffb1 	bl	8001450 <NVIC_EncodePriority>
 80014ee:	4602      	mov	r2, r0
 80014f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f4:	4611      	mov	r1, r2
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff ff80 	bl	80013fc <__NVIC_SetPriority>
}
 80014fc:	bf00      	nop
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff ff54 	bl	80013c0 <__NVIC_EnableIRQ>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001520:	b480      	push	{r7}
 8001522:	b089      	sub	sp, #36	; 0x24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001532:	2300      	movs	r3, #0
 8001534:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
 800153a:	e16b      	b.n	8001814 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800153c:	2201      	movs	r2, #1
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	4013      	ands	r3, r2
 800154e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	429a      	cmp	r2, r3
 8001556:	f040 815a 	bne.w	800180e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f003 0303 	and.w	r3, r3, #3
 8001562:	2b01      	cmp	r3, #1
 8001564:	d005      	beq.n	8001572 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800156e:	2b02      	cmp	r3, #2
 8001570:	d130      	bne.n	80015d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	2203      	movs	r2, #3
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	43db      	mvns	r3, r3
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	4013      	ands	r3, r2
 8001588:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	4313      	orrs	r3, r2
 800159a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015a8:	2201      	movs	r2, #1
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	43db      	mvns	r3, r3
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4013      	ands	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	091b      	lsrs	r3, r3, #4
 80015be:	f003 0201 	and.w	r2, r3, #1
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 0303 	and.w	r3, r3, #3
 80015dc:	2b03      	cmp	r3, #3
 80015de:	d017      	beq.n	8001610 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	2203      	movs	r2, #3
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	43db      	mvns	r3, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4013      	ands	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	689a      	ldr	r2, [r3, #8]
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4313      	orrs	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f003 0303 	and.w	r3, r3, #3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d123      	bne.n	8001664 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	08da      	lsrs	r2, r3, #3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	3208      	adds	r2, #8
 8001624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001628:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	f003 0307 	and.w	r3, r3, #7
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	220f      	movs	r2, #15
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	4013      	ands	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	691a      	ldr	r2, [r3, #16]
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4313      	orrs	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	08da      	lsrs	r2, r3, #3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	3208      	adds	r2, #8
 800165e:	69b9      	ldr	r1, [r7, #24]
 8001660:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	2203      	movs	r2, #3
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4013      	ands	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 0203 	and.w	r2, r3, #3
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 80b4 	beq.w	800180e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	4b60      	ldr	r3, [pc, #384]	; (800182c <HAL_GPIO_Init+0x30c>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ae:	4a5f      	ldr	r2, [pc, #380]	; (800182c <HAL_GPIO_Init+0x30c>)
 80016b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b4:	6453      	str	r3, [r2, #68]	; 0x44
 80016b6:	4b5d      	ldr	r3, [pc, #372]	; (800182c <HAL_GPIO_Init+0x30c>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016c2:	4a5b      	ldr	r2, [pc, #364]	; (8001830 <HAL_GPIO_Init+0x310>)
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	089b      	lsrs	r3, r3, #2
 80016c8:	3302      	adds	r3, #2
 80016ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	220f      	movs	r2, #15
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4013      	ands	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a52      	ldr	r2, [pc, #328]	; (8001834 <HAL_GPIO_Init+0x314>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d02b      	beq.n	8001746 <HAL_GPIO_Init+0x226>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a51      	ldr	r2, [pc, #324]	; (8001838 <HAL_GPIO_Init+0x318>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d025      	beq.n	8001742 <HAL_GPIO_Init+0x222>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a50      	ldr	r2, [pc, #320]	; (800183c <HAL_GPIO_Init+0x31c>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d01f      	beq.n	800173e <HAL_GPIO_Init+0x21e>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a4f      	ldr	r2, [pc, #316]	; (8001840 <HAL_GPIO_Init+0x320>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d019      	beq.n	800173a <HAL_GPIO_Init+0x21a>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a4e      	ldr	r2, [pc, #312]	; (8001844 <HAL_GPIO_Init+0x324>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d013      	beq.n	8001736 <HAL_GPIO_Init+0x216>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a4d      	ldr	r2, [pc, #308]	; (8001848 <HAL_GPIO_Init+0x328>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d00d      	beq.n	8001732 <HAL_GPIO_Init+0x212>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a4c      	ldr	r2, [pc, #304]	; (800184c <HAL_GPIO_Init+0x32c>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d007      	beq.n	800172e <HAL_GPIO_Init+0x20e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a4b      	ldr	r2, [pc, #300]	; (8001850 <HAL_GPIO_Init+0x330>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d101      	bne.n	800172a <HAL_GPIO_Init+0x20a>
 8001726:	2307      	movs	r3, #7
 8001728:	e00e      	b.n	8001748 <HAL_GPIO_Init+0x228>
 800172a:	2308      	movs	r3, #8
 800172c:	e00c      	b.n	8001748 <HAL_GPIO_Init+0x228>
 800172e:	2306      	movs	r3, #6
 8001730:	e00a      	b.n	8001748 <HAL_GPIO_Init+0x228>
 8001732:	2305      	movs	r3, #5
 8001734:	e008      	b.n	8001748 <HAL_GPIO_Init+0x228>
 8001736:	2304      	movs	r3, #4
 8001738:	e006      	b.n	8001748 <HAL_GPIO_Init+0x228>
 800173a:	2303      	movs	r3, #3
 800173c:	e004      	b.n	8001748 <HAL_GPIO_Init+0x228>
 800173e:	2302      	movs	r3, #2
 8001740:	e002      	b.n	8001748 <HAL_GPIO_Init+0x228>
 8001742:	2301      	movs	r3, #1
 8001744:	e000      	b.n	8001748 <HAL_GPIO_Init+0x228>
 8001746:	2300      	movs	r3, #0
 8001748:	69fa      	ldr	r2, [r7, #28]
 800174a:	f002 0203 	and.w	r2, r2, #3
 800174e:	0092      	lsls	r2, r2, #2
 8001750:	4093      	lsls	r3, r2
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	4313      	orrs	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001758:	4935      	ldr	r1, [pc, #212]	; (8001830 <HAL_GPIO_Init+0x310>)
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	089b      	lsrs	r3, r3, #2
 800175e:	3302      	adds	r3, #2
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001766:	4b3b      	ldr	r3, [pc, #236]	; (8001854 <HAL_GPIO_Init+0x334>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	43db      	mvns	r3, r3
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	4013      	ands	r3, r2
 8001774:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d003      	beq.n	800178a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	4313      	orrs	r3, r2
 8001788:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800178a:	4a32      	ldr	r2, [pc, #200]	; (8001854 <HAL_GPIO_Init+0x334>)
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001790:	4b30      	ldr	r3, [pc, #192]	; (8001854 <HAL_GPIO_Init+0x334>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	43db      	mvns	r3, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4013      	ands	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017b4:	4a27      	ldr	r2, [pc, #156]	; (8001854 <HAL_GPIO_Init+0x334>)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017ba:	4b26      	ldr	r3, [pc, #152]	; (8001854 <HAL_GPIO_Init+0x334>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	43db      	mvns	r3, r3
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	4013      	ands	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	4313      	orrs	r3, r2
 80017dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017de:	4a1d      	ldr	r2, [pc, #116]	; (8001854 <HAL_GPIO_Init+0x334>)
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017e4:	4b1b      	ldr	r3, [pc, #108]	; (8001854 <HAL_GPIO_Init+0x334>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	43db      	mvns	r3, r3
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4013      	ands	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d003      	beq.n	8001808 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001800:	69ba      	ldr	r2, [r7, #24]
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	4313      	orrs	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001808:	4a12      	ldr	r2, [pc, #72]	; (8001854 <HAL_GPIO_Init+0x334>)
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3301      	adds	r3, #1
 8001812:	61fb      	str	r3, [r7, #28]
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	2b0f      	cmp	r3, #15
 8001818:	f67f ae90 	bls.w	800153c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800181c:	bf00      	nop
 800181e:	bf00      	nop
 8001820:	3724      	adds	r7, #36	; 0x24
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800
 8001830:	40013800 	.word	0x40013800
 8001834:	40020000 	.word	0x40020000
 8001838:	40020400 	.word	0x40020400
 800183c:	40020800 	.word	0x40020800
 8001840:	40020c00 	.word	0x40020c00
 8001844:	40021000 	.word	0x40021000
 8001848:	40021400 	.word	0x40021400
 800184c:	40021800 	.word	0x40021800
 8001850:	40021c00 	.word	0x40021c00
 8001854:	40013c00 	.word	0x40013c00

08001858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	460b      	mov	r3, r1
 8001862:	807b      	strh	r3, [r7, #2]
 8001864:	4613      	mov	r3, r2
 8001866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001868:	787b      	ldrb	r3, [r7, #1]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800186e:	887a      	ldrh	r2, [r7, #2]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001874:	e003      	b.n	800187e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001876:	887b      	ldrh	r3, [r7, #2]
 8001878:	041a      	lsls	r2, r3, #16
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	619a      	str	r2, [r3, #24]
}
 800187e:	bf00      	nop
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800188a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800188c:	b08f      	sub	sp, #60	; 0x3c
 800188e:	af0a      	add	r7, sp, #40	; 0x28
 8001890:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d101      	bne.n	800189c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e054      	b.n	8001946 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d106      	bne.n	80018bc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f009 fd3c 	bl	800b334 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2203      	movs	r2, #3
 80018c0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d102      	bne.n	80018d6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2200      	movs	r2, #0
 80018d4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f004 f882 	bl	80059e4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	603b      	str	r3, [r7, #0]
 80018e6:	687e      	ldr	r6, [r7, #4]
 80018e8:	466d      	mov	r5, sp
 80018ea:	f106 0410 	add.w	r4, r6, #16
 80018ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018fa:	e885 0003 	stmia.w	r5, {r0, r1}
 80018fe:	1d33      	adds	r3, r6, #4
 8001900:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001902:	6838      	ldr	r0, [r7, #0]
 8001904:	f003 fffc 	bl	8005900 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2101      	movs	r1, #1
 800190e:	4618      	mov	r0, r3
 8001910:	f004 f879 	bl	8005a06 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	603b      	str	r3, [r7, #0]
 800191a:	687e      	ldr	r6, [r7, #4]
 800191c:	466d      	mov	r5, sp
 800191e:	f106 0410 	add.w	r4, r6, #16
 8001922:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001924:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001926:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001928:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800192a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800192e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001932:	1d33      	adds	r3, r6, #4
 8001934:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001936:	6838      	ldr	r0, [r7, #0]
 8001938:	f004 fa02 	bl	8005d40 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2201      	movs	r2, #1
 8001940:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800194e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800194e:	b590      	push	{r4, r7, lr}
 8001950:	b089      	sub	sp, #36	; 0x24
 8001952:	af04      	add	r7, sp, #16
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	4608      	mov	r0, r1
 8001958:	4611      	mov	r1, r2
 800195a:	461a      	mov	r2, r3
 800195c:	4603      	mov	r3, r0
 800195e:	70fb      	strb	r3, [r7, #3]
 8001960:	460b      	mov	r3, r1
 8001962:	70bb      	strb	r3, [r7, #2]
 8001964:	4613      	mov	r3, r2
 8001966:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800196e:	2b01      	cmp	r3, #1
 8001970:	d101      	bne.n	8001976 <HAL_HCD_HC_Init+0x28>
 8001972:	2302      	movs	r3, #2
 8001974:	e076      	b.n	8001a64 <HAL_HCD_HC_Init+0x116>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2201      	movs	r2, #1
 800197a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800197e:	78fb      	ldrb	r3, [r7, #3]
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	212c      	movs	r1, #44	; 0x2c
 8001984:	fb01 f303 	mul.w	r3, r1, r3
 8001988:	4413      	add	r3, r2
 800198a:	333d      	adds	r3, #61	; 0x3d
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	212c      	movs	r1, #44	; 0x2c
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	4413      	add	r3, r2
 800199c:	3338      	adds	r3, #56	; 0x38
 800199e:	787a      	ldrb	r2, [r7, #1]
 80019a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	212c      	movs	r1, #44	; 0x2c
 80019a8:	fb01 f303 	mul.w	r3, r1, r3
 80019ac:	4413      	add	r3, r2
 80019ae:	3340      	adds	r3, #64	; 0x40
 80019b0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80019b2:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80019b4:	78fb      	ldrb	r3, [r7, #3]
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	212c      	movs	r1, #44	; 0x2c
 80019ba:	fb01 f303 	mul.w	r3, r1, r3
 80019be:	4413      	add	r3, r2
 80019c0:	3339      	adds	r3, #57	; 0x39
 80019c2:	78fa      	ldrb	r2, [r7, #3]
 80019c4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80019c6:	78fb      	ldrb	r3, [r7, #3]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	212c      	movs	r1, #44	; 0x2c
 80019cc:	fb01 f303 	mul.w	r3, r1, r3
 80019d0:	4413      	add	r3, r2
 80019d2:	333f      	adds	r3, #63	; 0x3f
 80019d4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80019d8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80019da:	78fb      	ldrb	r3, [r7, #3]
 80019dc:	78ba      	ldrb	r2, [r7, #2]
 80019de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019e2:	b2d0      	uxtb	r0, r2
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	212c      	movs	r1, #44	; 0x2c
 80019e8:	fb01 f303 	mul.w	r3, r1, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	333a      	adds	r3, #58	; 0x3a
 80019f0:	4602      	mov	r2, r0
 80019f2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80019f4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	da09      	bge.n	8001a10 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	212c      	movs	r1, #44	; 0x2c
 8001a02:	fb01 f303 	mul.w	r3, r1, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	333b      	adds	r3, #59	; 0x3b
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	701a      	strb	r2, [r3, #0]
 8001a0e:	e008      	b.n	8001a22 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001a10:	78fb      	ldrb	r3, [r7, #3]
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	212c      	movs	r1, #44	; 0x2c
 8001a16:	fb01 f303 	mul.w	r3, r1, r3
 8001a1a:	4413      	add	r3, r2
 8001a1c:	333b      	adds	r3, #59	; 0x3b
 8001a1e:	2200      	movs	r2, #0
 8001a20:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001a22:	78fb      	ldrb	r3, [r7, #3]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	212c      	movs	r1, #44	; 0x2c
 8001a28:	fb01 f303 	mul.w	r3, r1, r3
 8001a2c:	4413      	add	r3, r2
 8001a2e:	333c      	adds	r3, #60	; 0x3c
 8001a30:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a34:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6818      	ldr	r0, [r3, #0]
 8001a3a:	787c      	ldrb	r4, [r7, #1]
 8001a3c:	78ba      	ldrb	r2, [r7, #2]
 8001a3e:	78f9      	ldrb	r1, [r7, #3]
 8001a40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a42:	9302      	str	r3, [sp, #8]
 8001a44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a48:	9301      	str	r3, [sp, #4]
 8001a4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	4623      	mov	r3, r4
 8001a52:	f004 fafb 	bl	800604c <USB_HC_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3714      	adds	r7, #20
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd90      	pop	{r4, r7, pc}

08001a6c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	460b      	mov	r3, r1
 8001a76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d101      	bne.n	8001a8a <HAL_HCD_HC_Halt+0x1e>
 8001a86:	2302      	movs	r3, #2
 8001a88:	e00f      	b.n	8001aaa <HAL_HCD_HC_Halt+0x3e>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	78fa      	ldrb	r2, [r7, #3]
 8001a98:	4611      	mov	r1, r2
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f004 fd4b 	bl	8006536 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	4608      	mov	r0, r1
 8001abe:	4611      	mov	r1, r2
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	70fb      	strb	r3, [r7, #3]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	70bb      	strb	r3, [r7, #2]
 8001aca:	4613      	mov	r3, r2
 8001acc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001ace:	78fb      	ldrb	r3, [r7, #3]
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	212c      	movs	r1, #44	; 0x2c
 8001ad4:	fb01 f303 	mul.w	r3, r1, r3
 8001ad8:	4413      	add	r3, r2
 8001ada:	333b      	adds	r3, #59	; 0x3b
 8001adc:	78ba      	ldrb	r2, [r7, #2]
 8001ade:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001ae0:	78fb      	ldrb	r3, [r7, #3]
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	212c      	movs	r1, #44	; 0x2c
 8001ae6:	fb01 f303 	mul.w	r3, r1, r3
 8001aea:	4413      	add	r3, r2
 8001aec:	333f      	adds	r3, #63	; 0x3f
 8001aee:	787a      	ldrb	r2, [r7, #1]
 8001af0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001af2:	7c3b      	ldrb	r3, [r7, #16]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d112      	bne.n	8001b1e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001af8:	78fb      	ldrb	r3, [r7, #3]
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	212c      	movs	r1, #44	; 0x2c
 8001afe:	fb01 f303 	mul.w	r3, r1, r3
 8001b02:	4413      	add	r3, r2
 8001b04:	3342      	adds	r3, #66	; 0x42
 8001b06:	2203      	movs	r2, #3
 8001b08:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001b0a:	78fb      	ldrb	r3, [r7, #3]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	212c      	movs	r1, #44	; 0x2c
 8001b10:	fb01 f303 	mul.w	r3, r1, r3
 8001b14:	4413      	add	r3, r2
 8001b16:	333d      	adds	r3, #61	; 0x3d
 8001b18:	7f3a      	ldrb	r2, [r7, #28]
 8001b1a:	701a      	strb	r2, [r3, #0]
 8001b1c:	e008      	b.n	8001b30 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b1e:	78fb      	ldrb	r3, [r7, #3]
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	212c      	movs	r1, #44	; 0x2c
 8001b24:	fb01 f303 	mul.w	r3, r1, r3
 8001b28:	4413      	add	r3, r2
 8001b2a:	3342      	adds	r3, #66	; 0x42
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001b30:	787b      	ldrb	r3, [r7, #1]
 8001b32:	2b03      	cmp	r3, #3
 8001b34:	f200 80c6 	bhi.w	8001cc4 <HAL_HCD_HC_SubmitRequest+0x210>
 8001b38:	a201      	add	r2, pc, #4	; (adr r2, 8001b40 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3e:	bf00      	nop
 8001b40:	08001b51 	.word	0x08001b51
 8001b44:	08001cb1 	.word	0x08001cb1
 8001b48:	08001bb5 	.word	0x08001bb5
 8001b4c:	08001c33 	.word	0x08001c33
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001b50:	7c3b      	ldrb	r3, [r7, #16]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	f040 80b8 	bne.w	8001cc8 <HAL_HCD_HC_SubmitRequest+0x214>
 8001b58:	78bb      	ldrb	r3, [r7, #2]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f040 80b4 	bne.w	8001cc8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001b60:	8b3b      	ldrh	r3, [r7, #24]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d108      	bne.n	8001b78 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001b66:	78fb      	ldrb	r3, [r7, #3]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	212c      	movs	r1, #44	; 0x2c
 8001b6c:	fb01 f303 	mul.w	r3, r1, r3
 8001b70:	4413      	add	r3, r2
 8001b72:	3355      	adds	r3, #85	; 0x55
 8001b74:	2201      	movs	r2, #1
 8001b76:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b78:	78fb      	ldrb	r3, [r7, #3]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	212c      	movs	r1, #44	; 0x2c
 8001b7e:	fb01 f303 	mul.w	r3, r1, r3
 8001b82:	4413      	add	r3, r2
 8001b84:	3355      	adds	r3, #85	; 0x55
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d109      	bne.n	8001ba0 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b8c:	78fb      	ldrb	r3, [r7, #3]
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	212c      	movs	r1, #44	; 0x2c
 8001b92:	fb01 f303 	mul.w	r3, r1, r3
 8001b96:	4413      	add	r3, r2
 8001b98:	3342      	adds	r3, #66	; 0x42
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b9e:	e093      	b.n	8001cc8 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	212c      	movs	r1, #44	; 0x2c
 8001ba6:	fb01 f303 	mul.w	r3, r1, r3
 8001baa:	4413      	add	r3, r2
 8001bac:	3342      	adds	r3, #66	; 0x42
 8001bae:	2202      	movs	r2, #2
 8001bb0:	701a      	strb	r2, [r3, #0]
      break;
 8001bb2:	e089      	b.n	8001cc8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001bb4:	78bb      	ldrb	r3, [r7, #2]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d11d      	bne.n	8001bf6 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001bba:	78fb      	ldrb	r3, [r7, #3]
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	212c      	movs	r1, #44	; 0x2c
 8001bc0:	fb01 f303 	mul.w	r3, r1, r3
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3355      	adds	r3, #85	; 0x55
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d109      	bne.n	8001be2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001bce:	78fb      	ldrb	r3, [r7, #3]
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	212c      	movs	r1, #44	; 0x2c
 8001bd4:	fb01 f303 	mul.w	r3, r1, r3
 8001bd8:	4413      	add	r3, r2
 8001bda:	3342      	adds	r3, #66	; 0x42
 8001bdc:	2200      	movs	r2, #0
 8001bde:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001be0:	e073      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001be2:	78fb      	ldrb	r3, [r7, #3]
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	212c      	movs	r1, #44	; 0x2c
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	4413      	add	r3, r2
 8001bee:	3342      	adds	r3, #66	; 0x42
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	701a      	strb	r2, [r3, #0]
      break;
 8001bf4:	e069      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001bf6:	78fb      	ldrb	r3, [r7, #3]
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	212c      	movs	r1, #44	; 0x2c
 8001bfc:	fb01 f303 	mul.w	r3, r1, r3
 8001c00:	4413      	add	r3, r2
 8001c02:	3354      	adds	r3, #84	; 0x54
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d109      	bne.n	8001c1e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c0a:	78fb      	ldrb	r3, [r7, #3]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	212c      	movs	r1, #44	; 0x2c
 8001c10:	fb01 f303 	mul.w	r3, r1, r3
 8001c14:	4413      	add	r3, r2
 8001c16:	3342      	adds	r3, #66	; 0x42
 8001c18:	2200      	movs	r2, #0
 8001c1a:	701a      	strb	r2, [r3, #0]
      break;
 8001c1c:	e055      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c1e:	78fb      	ldrb	r3, [r7, #3]
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	212c      	movs	r1, #44	; 0x2c
 8001c24:	fb01 f303 	mul.w	r3, r1, r3
 8001c28:	4413      	add	r3, r2
 8001c2a:	3342      	adds	r3, #66	; 0x42
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	701a      	strb	r2, [r3, #0]
      break;
 8001c30:	e04b      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001c32:	78bb      	ldrb	r3, [r7, #2]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d11d      	bne.n	8001c74 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001c38:	78fb      	ldrb	r3, [r7, #3]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	212c      	movs	r1, #44	; 0x2c
 8001c3e:	fb01 f303 	mul.w	r3, r1, r3
 8001c42:	4413      	add	r3, r2
 8001c44:	3355      	adds	r3, #85	; 0x55
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d109      	bne.n	8001c60 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c4c:	78fb      	ldrb	r3, [r7, #3]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	212c      	movs	r1, #44	; 0x2c
 8001c52:	fb01 f303 	mul.w	r3, r1, r3
 8001c56:	4413      	add	r3, r2
 8001c58:	3342      	adds	r3, #66	; 0x42
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001c5e:	e034      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c60:	78fb      	ldrb	r3, [r7, #3]
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	212c      	movs	r1, #44	; 0x2c
 8001c66:	fb01 f303 	mul.w	r3, r1, r3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	3342      	adds	r3, #66	; 0x42
 8001c6e:	2202      	movs	r2, #2
 8001c70:	701a      	strb	r2, [r3, #0]
      break;
 8001c72:	e02a      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001c74:	78fb      	ldrb	r3, [r7, #3]
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	212c      	movs	r1, #44	; 0x2c
 8001c7a:	fb01 f303 	mul.w	r3, r1, r3
 8001c7e:	4413      	add	r3, r2
 8001c80:	3354      	adds	r3, #84	; 0x54
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d109      	bne.n	8001c9c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c88:	78fb      	ldrb	r3, [r7, #3]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	212c      	movs	r1, #44	; 0x2c
 8001c8e:	fb01 f303 	mul.w	r3, r1, r3
 8001c92:	4413      	add	r3, r2
 8001c94:	3342      	adds	r3, #66	; 0x42
 8001c96:	2200      	movs	r2, #0
 8001c98:	701a      	strb	r2, [r3, #0]
      break;
 8001c9a:	e016      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c9c:	78fb      	ldrb	r3, [r7, #3]
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	212c      	movs	r1, #44	; 0x2c
 8001ca2:	fb01 f303 	mul.w	r3, r1, r3
 8001ca6:	4413      	add	r3, r2
 8001ca8:	3342      	adds	r3, #66	; 0x42
 8001caa:	2202      	movs	r2, #2
 8001cac:	701a      	strb	r2, [r3, #0]
      break;
 8001cae:	e00c      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	212c      	movs	r1, #44	; 0x2c
 8001cb6:	fb01 f303 	mul.w	r3, r1, r3
 8001cba:	4413      	add	r3, r2
 8001cbc:	3342      	adds	r3, #66	; 0x42
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]
      break;
 8001cc2:	e002      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001cc4:	bf00      	nop
 8001cc6:	e000      	b.n	8001cca <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001cc8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001cca:	78fb      	ldrb	r3, [r7, #3]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	212c      	movs	r1, #44	; 0x2c
 8001cd0:	fb01 f303 	mul.w	r3, r1, r3
 8001cd4:	4413      	add	r3, r2
 8001cd6:	3344      	adds	r3, #68	; 0x44
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001cdc:	78fb      	ldrb	r3, [r7, #3]
 8001cde:	8b3a      	ldrh	r2, [r7, #24]
 8001ce0:	6879      	ldr	r1, [r7, #4]
 8001ce2:	202c      	movs	r0, #44	; 0x2c
 8001ce4:	fb00 f303 	mul.w	r3, r0, r3
 8001ce8:	440b      	add	r3, r1
 8001cea:	334c      	adds	r3, #76	; 0x4c
 8001cec:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001cee:	78fb      	ldrb	r3, [r7, #3]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	212c      	movs	r1, #44	; 0x2c
 8001cf4:	fb01 f303 	mul.w	r3, r1, r3
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3360      	adds	r3, #96	; 0x60
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001d00:	78fb      	ldrb	r3, [r7, #3]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	212c      	movs	r1, #44	; 0x2c
 8001d06:	fb01 f303 	mul.w	r3, r1, r3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	3350      	adds	r3, #80	; 0x50
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001d12:	78fb      	ldrb	r3, [r7, #3]
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	212c      	movs	r1, #44	; 0x2c
 8001d18:	fb01 f303 	mul.w	r3, r1, r3
 8001d1c:	4413      	add	r3, r2
 8001d1e:	3339      	adds	r3, #57	; 0x39
 8001d20:	78fa      	ldrb	r2, [r7, #3]
 8001d22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001d24:	78fb      	ldrb	r3, [r7, #3]
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	212c      	movs	r1, #44	; 0x2c
 8001d2a:	fb01 f303 	mul.w	r3, r1, r3
 8001d2e:	4413      	add	r3, r2
 8001d30:	3361      	adds	r3, #97	; 0x61
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6818      	ldr	r0, [r3, #0]
 8001d3a:	78fb      	ldrb	r3, [r7, #3]
 8001d3c:	222c      	movs	r2, #44	; 0x2c
 8001d3e:	fb02 f303 	mul.w	r3, r2, r3
 8001d42:	3338      	adds	r3, #56	; 0x38
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	18d1      	adds	r1, r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	691b      	ldr	r3, [r3, #16]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	461a      	mov	r2, r3
 8001d50:	f004 fa9e 	bl	8006290 <USB_HC_StartXfer>
 8001d54:	4603      	mov	r3, r0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop

08001d60 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f003 ff9f 	bl	8005cba <USB_GetMode>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	f040 80f6 	bne.w	8001f70 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f003 ff83 	bl	8005c94 <USB_ReadInterrupts>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 80ec 	beq.w	8001f6e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f003 ff7a 	bl	8005c94 <USB_ReadInterrupts>
 8001da0:	4603      	mov	r3, r0
 8001da2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001da6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001daa:	d104      	bne.n	8001db6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001db4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f003 ff6a 	bl	8005c94 <USB_ReadInterrupts>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001dca:	d104      	bne.n	8001dd6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001dd4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f003 ff5a 	bl	8005c94 <USB_ReadInterrupts>
 8001de0:	4603      	mov	r3, r0
 8001de2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001de6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001dea:	d104      	bne.n	8001df6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001df4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f003 ff4a 	bl	8005c94 <USB_ReadInterrupts>
 8001e00:	4603      	mov	r3, r0
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d103      	bne.n	8001e12 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f003 ff3c 	bl	8005c94 <USB_ReadInterrupts>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e26:	d11c      	bne.n	8001e62 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001e30:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d10f      	bne.n	8001e62 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001e42:	2110      	movs	r1, #16
 8001e44:	6938      	ldr	r0, [r7, #16]
 8001e46:	f003 fe2b 	bl	8005aa0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001e4a:	6938      	ldr	r0, [r7, #16]
 8001e4c:	f003 fe5c 	bl	8005b08 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2101      	movs	r1, #1
 8001e56:	4618      	mov	r0, r3
 8001e58:	f004 f832 	bl	8005ec0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f009 fae7 	bl	800b430 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f003 ff14 	bl	8005c94 <USB_ReadInterrupts>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e72:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e76:	d102      	bne.n	8001e7e <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f001 f89e 	bl	8002fba <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f003 ff06 	bl	8005c94 <USB_ReadInterrupts>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	2b08      	cmp	r3, #8
 8001e90:	d106      	bne.n	8001ea0 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f009 fab0 	bl	800b3f8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2208      	movs	r2, #8
 8001e9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f003 fef5 	bl	8005c94 <USB_ReadInterrupts>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	2b10      	cmp	r3, #16
 8001eb2:	d101      	bne.n	8001eb8 <HAL_HCD_IRQHandler+0x158>
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e000      	b.n	8001eba <HAL_HCD_IRQHandler+0x15a>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d012      	beq.n	8001ee4 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	699a      	ldr	r2, [r3, #24]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 0210 	bic.w	r2, r2, #16
 8001ecc:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 ffa1 	bl	8002e16 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	699a      	ldr	r2, [r3, #24]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f042 0210 	orr.w	r2, r2, #16
 8001ee2:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f003 fed3 	bl	8005c94 <USB_ReadInterrupts>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ef8:	d13a      	bne.n	8001f70 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f004 fb08 	bl	8006514 <USB_HC_ReadInterrupt>
 8001f04:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	e025      	b.n	8001f58 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	68ba      	ldr	r2, [r7, #8]
 8001f14:	fa22 f303 	lsr.w	r3, r2, r3
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d018      	beq.n	8001f52 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	015a      	lsls	r2, r3, #5
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4413      	add	r3, r2
 8001f28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f36:	d106      	bne.n	8001f46 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f8ab 	bl	800209a <HCD_HC_IN_IRQHandler>
 8001f44:	e005      	b.n	8001f52 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f000 fbf9 	bl	8002744 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	3301      	adds	r3, #1
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	697a      	ldr	r2, [r7, #20]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d3d4      	bcc.n	8001f0c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f6a:	615a      	str	r2, [r3, #20]
 8001f6c:	e000      	b.n	8001f70 <HAL_HCD_IRQHandler+0x210>
      return;
 8001f6e:	bf00      	nop
    }
  }
}
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d101      	bne.n	8001f8c <HAL_HCD_Start+0x16>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e013      	b.n	8001fb4 <HAL_HCD_Start+0x3e>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2101      	movs	r1, #1
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f003 fff4 	bl	8005f88 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f003 fd0c 	bl	80059c2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d101      	bne.n	8001fd2 <HAL_HCD_Stop+0x16>
 8001fce:	2302      	movs	r3, #2
 8001fd0:	e00d      	b.n	8001fee <HAL_HCD_Stop+0x32>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f004 fbe2 	bl	80067a8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f003 ff96 	bl	8005f34 <USB_ResetPort>
 8002008:	4603      	mov	r3, r0
}
 800200a:	4618      	mov	r0, r3
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
 800201a:	460b      	mov	r3, r1
 800201c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800201e:	78fb      	ldrb	r3, [r7, #3]
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	212c      	movs	r1, #44	; 0x2c
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	4413      	add	r3, r2
 800202a:	3360      	adds	r3, #96	; 0x60
 800202c:	781b      	ldrb	r3, [r3, #0]
}
 800202e:	4618      	mov	r0, r3
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	460b      	mov	r3, r1
 8002044:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002046:	78fb      	ldrb	r3, [r7, #3]
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	212c      	movs	r1, #44	; 0x2c
 800204c:	fb01 f303 	mul.w	r3, r1, r3
 8002050:	4413      	add	r3, r2
 8002052:	3350      	adds	r3, #80	; 0x50
 8002054:	681b      	ldr	r3, [r3, #0]
}
 8002056:	4618      	mov	r0, r3
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b082      	sub	sp, #8
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f003 ffda 	bl	8006028 <USB_GetCurrentFrame>
 8002074:	4603      	mov	r3, r0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f003 ffb5 	bl	8005ffa <USB_GetHostSpeed>
 8002090:	4603      	mov	r3, r0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b086      	sub	sp, #24
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	460b      	mov	r3, r1
 80020a4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80020b0:	78fb      	ldrb	r3, [r7, #3]
 80020b2:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	015a      	lsls	r2, r3, #5
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	4413      	add	r3, r2
 80020bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	f003 0304 	and.w	r3, r3, #4
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	d11a      	bne.n	8002100 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	015a      	lsls	r2, r3, #5
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	4413      	add	r3, r2
 80020d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020d6:	461a      	mov	r2, r3
 80020d8:	2304      	movs	r3, #4
 80020da:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	212c      	movs	r1, #44	; 0x2c
 80020e2:	fb01 f303 	mul.w	r3, r1, r3
 80020e6:	4413      	add	r3, r2
 80020e8:	3361      	adds	r3, #97	; 0x61
 80020ea:	2206      	movs	r2, #6
 80020ec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f004 fa1c 	bl	8006536 <USB_HC_Halt>
 80020fe:	e0af      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	015a      	lsls	r2, r3, #5
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	4413      	add	r3, r2
 8002108:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002112:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002116:	d11b      	bne.n	8002150 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	015a      	lsls	r2, r3, #5
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	4413      	add	r3, r2
 8002120:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002124:	461a      	mov	r2, r3
 8002126:	f44f 7380 	mov.w	r3, #256	; 0x100
 800212a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	212c      	movs	r1, #44	; 0x2c
 8002132:	fb01 f303 	mul.w	r3, r1, r3
 8002136:	4413      	add	r3, r2
 8002138:	3361      	adds	r3, #97	; 0x61
 800213a:	2207      	movs	r2, #7
 800213c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	b2d2      	uxtb	r2, r2
 8002146:	4611      	mov	r1, r2
 8002148:	4618      	mov	r0, r3
 800214a:	f004 f9f4 	bl	8006536 <USB_HC_Halt>
 800214e:	e087      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	015a      	lsls	r2, r3, #5
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4413      	add	r3, r2
 8002158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f003 0320 	and.w	r3, r3, #32
 8002162:	2b20      	cmp	r3, #32
 8002164:	d109      	bne.n	800217a <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	015a      	lsls	r2, r3, #5
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	4413      	add	r3, r2
 800216e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002172:	461a      	mov	r2, r3
 8002174:	2320      	movs	r3, #32
 8002176:	6093      	str	r3, [r2, #8]
 8002178:	e072      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	015a      	lsls	r2, r3, #5
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4413      	add	r3, r2
 8002182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 0308 	and.w	r3, r3, #8
 800218c:	2b08      	cmp	r3, #8
 800218e:	d11a      	bne.n	80021c6 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	015a      	lsls	r2, r3, #5
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	4413      	add	r3, r2
 8002198:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800219c:	461a      	mov	r2, r3
 800219e:	2308      	movs	r3, #8
 80021a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	212c      	movs	r1, #44	; 0x2c
 80021a8:	fb01 f303 	mul.w	r3, r1, r3
 80021ac:	4413      	add	r3, r2
 80021ae:	3361      	adds	r3, #97	; 0x61
 80021b0:	2205      	movs	r2, #5
 80021b2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	4611      	mov	r1, r2
 80021be:	4618      	mov	r0, r3
 80021c0:	f004 f9b9 	bl	8006536 <USB_HC_Halt>
 80021c4:	e04c      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	015a      	lsls	r2, r3, #5
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4413      	add	r3, r2
 80021ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021dc:	d11b      	bne.n	8002216 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	015a      	lsls	r2, r3, #5
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	4413      	add	r3, r2
 80021e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021ea:	461a      	mov	r2, r3
 80021ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	212c      	movs	r1, #44	; 0x2c
 80021f8:	fb01 f303 	mul.w	r3, r1, r3
 80021fc:	4413      	add	r3, r2
 80021fe:	3361      	adds	r3, #97	; 0x61
 8002200:	2208      	movs	r2, #8
 8002202:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68fa      	ldr	r2, [r7, #12]
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	4611      	mov	r1, r2
 800220e:	4618      	mov	r0, r3
 8002210:	f004 f991 	bl	8006536 <USB_HC_Halt>
 8002214:	e024      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	015a      	lsls	r2, r3, #5
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	4413      	add	r3, r2
 800221e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002228:	2b80      	cmp	r3, #128	; 0x80
 800222a:	d119      	bne.n	8002260 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	015a      	lsls	r2, r3, #5
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	4413      	add	r3, r2
 8002234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002238:	461a      	mov	r2, r3
 800223a:	2380      	movs	r3, #128	; 0x80
 800223c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	212c      	movs	r1, #44	; 0x2c
 8002244:	fb01 f303 	mul.w	r3, r1, r3
 8002248:	4413      	add	r3, r2
 800224a:	3361      	adds	r3, #97	; 0x61
 800224c:	2206      	movs	r2, #6
 800224e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68fa      	ldr	r2, [r7, #12]
 8002256:	b2d2      	uxtb	r2, r2
 8002258:	4611      	mov	r1, r2
 800225a:	4618      	mov	r0, r3
 800225c:	f004 f96b 	bl	8006536 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	015a      	lsls	r2, r3, #5
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4413      	add	r3, r2
 8002268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002272:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002276:	d112      	bne.n	800229e <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	b2d2      	uxtb	r2, r2
 8002280:	4611      	mov	r1, r2
 8002282:	4618      	mov	r0, r3
 8002284:	f004 f957 	bl	8006536 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	015a      	lsls	r2, r3, #5
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	4413      	add	r3, r2
 8002290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002294:	461a      	mov	r2, r3
 8002296:	f44f 7300 	mov.w	r3, #512	; 0x200
 800229a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800229c:	e24e      	b.n	800273c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	015a      	lsls	r2, r3, #5
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	4413      	add	r3, r2
 80022a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	f040 80df 	bne.w	8002474 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d019      	beq.n	80022f2 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	212c      	movs	r1, #44	; 0x2c
 80022c4:	fb01 f303 	mul.w	r3, r1, r3
 80022c8:	4413      	add	r3, r2
 80022ca:	3348      	adds	r3, #72	; 0x48
 80022cc:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	0159      	lsls	r1, r3, #5
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	440b      	add	r3, r1
 80022d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80022e0:	1ad2      	subs	r2, r2, r3
 80022e2:	6879      	ldr	r1, [r7, #4]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	202c      	movs	r0, #44	; 0x2c
 80022e8:	fb00 f303 	mul.w	r3, r0, r3
 80022ec:	440b      	add	r3, r1
 80022ee:	3350      	adds	r3, #80	; 0x50
 80022f0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	212c      	movs	r1, #44	; 0x2c
 80022f8:	fb01 f303 	mul.w	r3, r1, r3
 80022fc:	4413      	add	r3, r2
 80022fe:	3361      	adds	r3, #97	; 0x61
 8002300:	2201      	movs	r2, #1
 8002302:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	212c      	movs	r1, #44	; 0x2c
 800230a:	fb01 f303 	mul.w	r3, r1, r3
 800230e:	4413      	add	r3, r2
 8002310:	335c      	adds	r3, #92	; 0x5c
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	015a      	lsls	r2, r3, #5
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	4413      	add	r3, r2
 800231e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002322:	461a      	mov	r2, r3
 8002324:	2301      	movs	r3, #1
 8002326:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	212c      	movs	r1, #44	; 0x2c
 800232e:	fb01 f303 	mul.w	r3, r1, r3
 8002332:	4413      	add	r3, r2
 8002334:	333f      	adds	r3, #63	; 0x3f
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d009      	beq.n	8002350 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	212c      	movs	r1, #44	; 0x2c
 8002342:	fb01 f303 	mul.w	r3, r1, r3
 8002346:	4413      	add	r3, r2
 8002348:	333f      	adds	r3, #63	; 0x3f
 800234a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800234c:	2b02      	cmp	r3, #2
 800234e:	d111      	bne.n	8002374 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	4611      	mov	r1, r2
 800235a:	4618      	mov	r0, r3
 800235c:	f004 f8eb 	bl	8006536 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	015a      	lsls	r2, r3, #5
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	4413      	add	r3, r2
 8002368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800236c:	461a      	mov	r2, r3
 800236e:	2310      	movs	r3, #16
 8002370:	6093      	str	r3, [r2, #8]
 8002372:	e03a      	b.n	80023ea <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	212c      	movs	r1, #44	; 0x2c
 800237a:	fb01 f303 	mul.w	r3, r1, r3
 800237e:	4413      	add	r3, r2
 8002380:	333f      	adds	r3, #63	; 0x3f
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b03      	cmp	r3, #3
 8002386:	d009      	beq.n	800239c <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	212c      	movs	r1, #44	; 0x2c
 800238e:	fb01 f303 	mul.w	r3, r1, r3
 8002392:	4413      	add	r3, r2
 8002394:	333f      	adds	r3, #63	; 0x3f
 8002396:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002398:	2b01      	cmp	r3, #1
 800239a:	d126      	bne.n	80023ea <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	015a      	lsls	r2, r3, #5
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	4413      	add	r3, r2
 80023a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	0151      	lsls	r1, r2, #5
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	440a      	add	r2, r1
 80023b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80023ba:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	212c      	movs	r1, #44	; 0x2c
 80023c2:	fb01 f303 	mul.w	r3, r1, r3
 80023c6:	4413      	add	r3, r2
 80023c8:	3360      	adds	r3, #96	; 0x60
 80023ca:	2201      	movs	r2, #1
 80023cc:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	b2d9      	uxtb	r1, r3
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	202c      	movs	r0, #44	; 0x2c
 80023d8:	fb00 f303 	mul.w	r3, r0, r3
 80023dc:	4413      	add	r3, r2
 80023de:	3360      	adds	r3, #96	; 0x60
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	461a      	mov	r2, r3
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f009 f831 	bl	800b44c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d12b      	bne.n	800244a <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	212c      	movs	r1, #44	; 0x2c
 80023f8:	fb01 f303 	mul.w	r3, r1, r3
 80023fc:	4413      	add	r3, r2
 80023fe:	3348      	adds	r3, #72	; 0x48
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	202c      	movs	r0, #44	; 0x2c
 8002408:	fb00 f202 	mul.w	r2, r0, r2
 800240c:	440a      	add	r2, r1
 800240e:	3240      	adds	r2, #64	; 0x40
 8002410:	8812      	ldrh	r2, [r2, #0]
 8002412:	fbb3 f3f2 	udiv	r3, r3, r2
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	2b00      	cmp	r3, #0
 800241c:	f000 818e 	beq.w	800273c <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	212c      	movs	r1, #44	; 0x2c
 8002426:	fb01 f303 	mul.w	r3, r1, r3
 800242a:	4413      	add	r3, r2
 800242c:	3354      	adds	r3, #84	; 0x54
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	f083 0301 	eor.w	r3, r3, #1
 8002434:	b2d8      	uxtb	r0, r3
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	212c      	movs	r1, #44	; 0x2c
 800243c:	fb01 f303 	mul.w	r3, r1, r3
 8002440:	4413      	add	r3, r2
 8002442:	3354      	adds	r3, #84	; 0x54
 8002444:	4602      	mov	r2, r0
 8002446:	701a      	strb	r2, [r3, #0]
}
 8002448:	e178      	b.n	800273c <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	212c      	movs	r1, #44	; 0x2c
 8002450:	fb01 f303 	mul.w	r3, r1, r3
 8002454:	4413      	add	r3, r2
 8002456:	3354      	adds	r3, #84	; 0x54
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	f083 0301 	eor.w	r3, r3, #1
 800245e:	b2d8      	uxtb	r0, r3
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	212c      	movs	r1, #44	; 0x2c
 8002466:	fb01 f303 	mul.w	r3, r1, r3
 800246a:	4413      	add	r3, r2
 800246c:	3354      	adds	r3, #84	; 0x54
 800246e:	4602      	mov	r2, r0
 8002470:	701a      	strb	r2, [r3, #0]
}
 8002472:	e163      	b.n	800273c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	015a      	lsls	r2, r3, #5
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	4413      	add	r3, r2
 800247c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b02      	cmp	r3, #2
 8002488:	f040 80f6 	bne.w	8002678 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	212c      	movs	r1, #44	; 0x2c
 8002492:	fb01 f303 	mul.w	r3, r1, r3
 8002496:	4413      	add	r3, r2
 8002498:	3361      	adds	r3, #97	; 0x61
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d109      	bne.n	80024b4 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	212c      	movs	r1, #44	; 0x2c
 80024a6:	fb01 f303 	mul.w	r3, r1, r3
 80024aa:	4413      	add	r3, r2
 80024ac:	3360      	adds	r3, #96	; 0x60
 80024ae:	2201      	movs	r2, #1
 80024b0:	701a      	strb	r2, [r3, #0]
 80024b2:	e0c9      	b.n	8002648 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	212c      	movs	r1, #44	; 0x2c
 80024ba:	fb01 f303 	mul.w	r3, r1, r3
 80024be:	4413      	add	r3, r2
 80024c0:	3361      	adds	r3, #97	; 0x61
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b05      	cmp	r3, #5
 80024c6:	d109      	bne.n	80024dc <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	212c      	movs	r1, #44	; 0x2c
 80024ce:	fb01 f303 	mul.w	r3, r1, r3
 80024d2:	4413      	add	r3, r2
 80024d4:	3360      	adds	r3, #96	; 0x60
 80024d6:	2205      	movs	r2, #5
 80024d8:	701a      	strb	r2, [r3, #0]
 80024da:	e0b5      	b.n	8002648 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	212c      	movs	r1, #44	; 0x2c
 80024e2:	fb01 f303 	mul.w	r3, r1, r3
 80024e6:	4413      	add	r3, r2
 80024e8:	3361      	adds	r3, #97	; 0x61
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	2b06      	cmp	r3, #6
 80024ee:	d009      	beq.n	8002504 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	212c      	movs	r1, #44	; 0x2c
 80024f6:	fb01 f303 	mul.w	r3, r1, r3
 80024fa:	4413      	add	r3, r2
 80024fc:	3361      	adds	r3, #97	; 0x61
 80024fe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002500:	2b08      	cmp	r3, #8
 8002502:	d150      	bne.n	80025a6 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	212c      	movs	r1, #44	; 0x2c
 800250a:	fb01 f303 	mul.w	r3, r1, r3
 800250e:	4413      	add	r3, r2
 8002510:	335c      	adds	r3, #92	; 0x5c
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	202c      	movs	r0, #44	; 0x2c
 800251c:	fb00 f303 	mul.w	r3, r0, r3
 8002520:	440b      	add	r3, r1
 8002522:	335c      	adds	r3, #92	; 0x5c
 8002524:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	212c      	movs	r1, #44	; 0x2c
 800252c:	fb01 f303 	mul.w	r3, r1, r3
 8002530:	4413      	add	r3, r2
 8002532:	335c      	adds	r3, #92	; 0x5c
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2b02      	cmp	r3, #2
 8002538:	d912      	bls.n	8002560 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	212c      	movs	r1, #44	; 0x2c
 8002540:	fb01 f303 	mul.w	r3, r1, r3
 8002544:	4413      	add	r3, r2
 8002546:	335c      	adds	r3, #92	; 0x5c
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	212c      	movs	r1, #44	; 0x2c
 8002552:	fb01 f303 	mul.w	r3, r1, r3
 8002556:	4413      	add	r3, r2
 8002558:	3360      	adds	r3, #96	; 0x60
 800255a:	2204      	movs	r2, #4
 800255c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800255e:	e073      	b.n	8002648 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	212c      	movs	r1, #44	; 0x2c
 8002566:	fb01 f303 	mul.w	r3, r1, r3
 800256a:	4413      	add	r3, r2
 800256c:	3360      	adds	r3, #96	; 0x60
 800256e:	2202      	movs	r2, #2
 8002570:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	015a      	lsls	r2, r3, #5
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	4413      	add	r3, r2
 800257a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002588:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002590:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	015a      	lsls	r2, r3, #5
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	4413      	add	r3, r2
 800259a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800259e:	461a      	mov	r2, r3
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80025a4:	e050      	b.n	8002648 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	212c      	movs	r1, #44	; 0x2c
 80025ac:	fb01 f303 	mul.w	r3, r1, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	3361      	adds	r3, #97	; 0x61
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	2b03      	cmp	r3, #3
 80025b8:	d122      	bne.n	8002600 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	212c      	movs	r1, #44	; 0x2c
 80025c0:	fb01 f303 	mul.w	r3, r1, r3
 80025c4:	4413      	add	r3, r2
 80025c6:	3360      	adds	r3, #96	; 0x60
 80025c8:	2202      	movs	r2, #2
 80025ca:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	015a      	lsls	r2, r3, #5
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	4413      	add	r3, r2
 80025d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80025e2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80025ea:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	015a      	lsls	r2, r3, #5
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	4413      	add	r3, r2
 80025f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025f8:	461a      	mov	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e023      	b.n	8002648 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	212c      	movs	r1, #44	; 0x2c
 8002606:	fb01 f303 	mul.w	r3, r1, r3
 800260a:	4413      	add	r3, r2
 800260c:	3361      	adds	r3, #97	; 0x61
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b07      	cmp	r3, #7
 8002612:	d119      	bne.n	8002648 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	212c      	movs	r1, #44	; 0x2c
 800261a:	fb01 f303 	mul.w	r3, r1, r3
 800261e:	4413      	add	r3, r2
 8002620:	335c      	adds	r3, #92	; 0x5c
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	1c5a      	adds	r2, r3, #1
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	202c      	movs	r0, #44	; 0x2c
 800262c:	fb00 f303 	mul.w	r3, r0, r3
 8002630:	440b      	add	r3, r1
 8002632:	335c      	adds	r3, #92	; 0x5c
 8002634:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	212c      	movs	r1, #44	; 0x2c
 800263c:	fb01 f303 	mul.w	r3, r1, r3
 8002640:	4413      	add	r3, r2
 8002642:	3360      	adds	r3, #96	; 0x60
 8002644:	2204      	movs	r2, #4
 8002646:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	015a      	lsls	r2, r3, #5
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	4413      	add	r3, r2
 8002650:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002654:	461a      	mov	r2, r3
 8002656:	2302      	movs	r3, #2
 8002658:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	b2d9      	uxtb	r1, r3
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	202c      	movs	r0, #44	; 0x2c
 8002664:	fb00 f303 	mul.w	r3, r0, r3
 8002668:	4413      	add	r3, r2
 800266a:	3360      	adds	r3, #96	; 0x60
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f008 feeb 	bl	800b44c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002676:	e061      	b.n	800273c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	015a      	lsls	r2, r3, #5
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	4413      	add	r3, r2
 8002680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 0310 	and.w	r3, r3, #16
 800268a:	2b10      	cmp	r3, #16
 800268c:	d156      	bne.n	800273c <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	212c      	movs	r1, #44	; 0x2c
 8002694:	fb01 f303 	mul.w	r3, r1, r3
 8002698:	4413      	add	r3, r2
 800269a:	333f      	adds	r3, #63	; 0x3f
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b03      	cmp	r3, #3
 80026a0:	d111      	bne.n	80026c6 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	212c      	movs	r1, #44	; 0x2c
 80026a8:	fb01 f303 	mul.w	r3, r1, r3
 80026ac:	4413      	add	r3, r2
 80026ae:	335c      	adds	r3, #92	; 0x5c
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68fa      	ldr	r2, [r7, #12]
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f003 ff39 	bl	8006536 <USB_HC_Halt>
 80026c4:	e031      	b.n	800272a <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	212c      	movs	r1, #44	; 0x2c
 80026cc:	fb01 f303 	mul.w	r3, r1, r3
 80026d0:	4413      	add	r3, r2
 80026d2:	333f      	adds	r3, #63	; 0x3f
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d009      	beq.n	80026ee <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	212c      	movs	r1, #44	; 0x2c
 80026e0:	fb01 f303 	mul.w	r3, r1, r3
 80026e4:	4413      	add	r3, r2
 80026e6:	333f      	adds	r3, #63	; 0x3f
 80026e8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d11d      	bne.n	800272a <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	212c      	movs	r1, #44	; 0x2c
 80026f4:	fb01 f303 	mul.w	r3, r1, r3
 80026f8:	4413      	add	r3, r2
 80026fa:	335c      	adds	r3, #92	; 0x5c
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d110      	bne.n	800272a <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	212c      	movs	r1, #44	; 0x2c
 800270e:	fb01 f303 	mul.w	r3, r1, r3
 8002712:	4413      	add	r3, r2
 8002714:	3361      	adds	r3, #97	; 0x61
 8002716:	2203      	movs	r2, #3
 8002718:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	b2d2      	uxtb	r2, r2
 8002722:	4611      	mov	r1, r2
 8002724:	4618      	mov	r0, r3
 8002726:	f003 ff06 	bl	8006536 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	015a      	lsls	r2, r3, #5
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4413      	add	r3, r2
 8002732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002736:	461a      	mov	r2, r3
 8002738:	2310      	movs	r3, #16
 800273a:	6093      	str	r3, [r2, #8]
}
 800273c:	bf00      	nop
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	460b      	mov	r3, r1
 800274e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800275a:	78fb      	ldrb	r3, [r7, #3]
 800275c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	015a      	lsls	r2, r3, #5
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	4413      	add	r3, r2
 8002766:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 0304 	and.w	r3, r3, #4
 8002770:	2b04      	cmp	r3, #4
 8002772:	d11a      	bne.n	80027aa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	015a      	lsls	r2, r3, #5
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	4413      	add	r3, r2
 800277c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002780:	461a      	mov	r2, r3
 8002782:	2304      	movs	r3, #4
 8002784:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	212c      	movs	r1, #44	; 0x2c
 800278c:	fb01 f303 	mul.w	r3, r1, r3
 8002790:	4413      	add	r3, r2
 8002792:	3361      	adds	r3, #97	; 0x61
 8002794:	2206      	movs	r2, #6
 8002796:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	4611      	mov	r1, r2
 80027a2:	4618      	mov	r0, r3
 80027a4:	f003 fec7 	bl	8006536 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80027a8:	e331      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	015a      	lsls	r2, r3, #5
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	4413      	add	r3, r2
 80027b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f003 0320 	and.w	r3, r3, #32
 80027bc:	2b20      	cmp	r3, #32
 80027be:	d12e      	bne.n	800281e <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	015a      	lsls	r2, r3, #5
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	4413      	add	r3, r2
 80027c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027cc:	461a      	mov	r2, r3
 80027ce:	2320      	movs	r3, #32
 80027d0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	212c      	movs	r1, #44	; 0x2c
 80027d8:	fb01 f303 	mul.w	r3, r1, r3
 80027dc:	4413      	add	r3, r2
 80027de:	333d      	adds	r3, #61	; 0x3d
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	f040 8313 	bne.w	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	212c      	movs	r1, #44	; 0x2c
 80027ee:	fb01 f303 	mul.w	r3, r1, r3
 80027f2:	4413      	add	r3, r2
 80027f4:	333d      	adds	r3, #61	; 0x3d
 80027f6:	2200      	movs	r2, #0
 80027f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	212c      	movs	r1, #44	; 0x2c
 8002800:	fb01 f303 	mul.w	r3, r1, r3
 8002804:	4413      	add	r3, r2
 8002806:	3360      	adds	r3, #96	; 0x60
 8002808:	2202      	movs	r2, #2
 800280a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	b2d2      	uxtb	r2, r2
 8002814:	4611      	mov	r1, r2
 8002816:	4618      	mov	r0, r3
 8002818:	f003 fe8d 	bl	8006536 <USB_HC_Halt>
}
 800281c:	e2f7      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	015a      	lsls	r2, r3, #5
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	4413      	add	r3, r2
 8002826:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002830:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002834:	d112      	bne.n	800285c <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	015a      	lsls	r2, r3, #5
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	4413      	add	r3, r2
 800283e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002842:	461a      	mov	r2, r3
 8002844:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002848:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	4611      	mov	r1, r2
 8002854:	4618      	mov	r0, r3
 8002856:	f003 fe6e 	bl	8006536 <USB_HC_Halt>
}
 800285a:	e2d8      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	015a      	lsls	r2, r3, #5
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	4413      	add	r3, r2
 8002864:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b01      	cmp	r3, #1
 8002870:	d140      	bne.n	80028f4 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	212c      	movs	r1, #44	; 0x2c
 8002878:	fb01 f303 	mul.w	r3, r1, r3
 800287c:	4413      	add	r3, r2
 800287e:	335c      	adds	r3, #92	; 0x5c
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	015a      	lsls	r2, r3, #5
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	4413      	add	r3, r2
 800288c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002896:	2b40      	cmp	r3, #64	; 0x40
 8002898:	d111      	bne.n	80028be <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	212c      	movs	r1, #44	; 0x2c
 80028a0:	fb01 f303 	mul.w	r3, r1, r3
 80028a4:	4413      	add	r3, r2
 80028a6:	333d      	adds	r3, #61	; 0x3d
 80028a8:	2201      	movs	r2, #1
 80028aa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	015a      	lsls	r2, r3, #5
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	4413      	add	r3, r2
 80028b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028b8:	461a      	mov	r2, r3
 80028ba:	2340      	movs	r3, #64	; 0x40
 80028bc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	015a      	lsls	r2, r3, #5
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	4413      	add	r3, r2
 80028c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ca:	461a      	mov	r2, r3
 80028cc:	2301      	movs	r3, #1
 80028ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	212c      	movs	r1, #44	; 0x2c
 80028d6:	fb01 f303 	mul.w	r3, r1, r3
 80028da:	4413      	add	r3, r2
 80028dc:	3361      	adds	r3, #97	; 0x61
 80028de:	2201      	movs	r2, #1
 80028e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	697a      	ldr	r2, [r7, #20]
 80028e8:	b2d2      	uxtb	r2, r2
 80028ea:	4611      	mov	r1, r2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f003 fe22 	bl	8006536 <USB_HC_Halt>
}
 80028f2:	e28c      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	015a      	lsls	r2, r3, #5
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	4413      	add	r3, r2
 80028fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002906:	2b40      	cmp	r3, #64	; 0x40
 8002908:	d12c      	bne.n	8002964 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	212c      	movs	r1, #44	; 0x2c
 8002910:	fb01 f303 	mul.w	r3, r1, r3
 8002914:	4413      	add	r3, r2
 8002916:	3361      	adds	r3, #97	; 0x61
 8002918:	2204      	movs	r2, #4
 800291a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	212c      	movs	r1, #44	; 0x2c
 8002922:	fb01 f303 	mul.w	r3, r1, r3
 8002926:	4413      	add	r3, r2
 8002928:	333d      	adds	r3, #61	; 0x3d
 800292a:	2201      	movs	r2, #1
 800292c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	212c      	movs	r1, #44	; 0x2c
 8002934:	fb01 f303 	mul.w	r3, r1, r3
 8002938:	4413      	add	r3, r2
 800293a:	335c      	adds	r3, #92	; 0x5c
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	b2d2      	uxtb	r2, r2
 8002948:	4611      	mov	r1, r2
 800294a:	4618      	mov	r0, r3
 800294c:	f003 fdf3 	bl	8006536 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	015a      	lsls	r2, r3, #5
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	4413      	add	r3, r2
 8002958:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800295c:	461a      	mov	r2, r3
 800295e:	2340      	movs	r3, #64	; 0x40
 8002960:	6093      	str	r3, [r2, #8]
}
 8002962:	e254      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	015a      	lsls	r2, r3, #5
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	4413      	add	r3, r2
 800296c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 0308 	and.w	r3, r3, #8
 8002976:	2b08      	cmp	r3, #8
 8002978:	d11a      	bne.n	80029b0 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	015a      	lsls	r2, r3, #5
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	4413      	add	r3, r2
 8002982:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002986:	461a      	mov	r2, r3
 8002988:	2308      	movs	r3, #8
 800298a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	212c      	movs	r1, #44	; 0x2c
 8002992:	fb01 f303 	mul.w	r3, r1, r3
 8002996:	4413      	add	r3, r2
 8002998:	3361      	adds	r3, #97	; 0x61
 800299a:	2205      	movs	r2, #5
 800299c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	b2d2      	uxtb	r2, r2
 80029a6:	4611      	mov	r1, r2
 80029a8:	4618      	mov	r0, r3
 80029aa:	f003 fdc4 	bl	8006536 <USB_HC_Halt>
}
 80029ae:	e22e      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	015a      	lsls	r2, r3, #5
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	4413      	add	r3, r2
 80029b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2b10      	cmp	r3, #16
 80029c4:	d140      	bne.n	8002a48 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	212c      	movs	r1, #44	; 0x2c
 80029cc:	fb01 f303 	mul.w	r3, r1, r3
 80029d0:	4413      	add	r3, r2
 80029d2:	335c      	adds	r3, #92	; 0x5c
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	212c      	movs	r1, #44	; 0x2c
 80029de:	fb01 f303 	mul.w	r3, r1, r3
 80029e2:	4413      	add	r3, r2
 80029e4:	3361      	adds	r3, #97	; 0x61
 80029e6:	2203      	movs	r2, #3
 80029e8:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	212c      	movs	r1, #44	; 0x2c
 80029f0:	fb01 f303 	mul.w	r3, r1, r3
 80029f4:	4413      	add	r3, r2
 80029f6:	333d      	adds	r3, #61	; 0x3d
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d112      	bne.n	8002a24 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	212c      	movs	r1, #44	; 0x2c
 8002a04:	fb01 f303 	mul.w	r3, r1, r3
 8002a08:	4413      	add	r3, r2
 8002a0a:	333c      	adds	r3, #60	; 0x3c
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d108      	bne.n	8002a24 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	212c      	movs	r1, #44	; 0x2c
 8002a18:	fb01 f303 	mul.w	r3, r1, r3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	333d      	adds	r3, #61	; 0x3d
 8002a20:	2201      	movs	r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	4611      	mov	r1, r2
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f003 fd81 	bl	8006536 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	015a      	lsls	r2, r3, #5
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a40:	461a      	mov	r2, r3
 8002a42:	2310      	movs	r3, #16
 8002a44:	6093      	str	r3, [r2, #8]
}
 8002a46:	e1e2      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	015a      	lsls	r2, r3, #5
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	4413      	add	r3, r2
 8002a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a5a:	2b80      	cmp	r3, #128	; 0x80
 8002a5c:	d164      	bne.n	8002b28 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d111      	bne.n	8002a8a <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	212c      	movs	r1, #44	; 0x2c
 8002a6c:	fb01 f303 	mul.w	r3, r1, r3
 8002a70:	4413      	add	r3, r2
 8002a72:	3361      	adds	r3, #97	; 0x61
 8002a74:	2206      	movs	r2, #6
 8002a76:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	697a      	ldr	r2, [r7, #20]
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	4611      	mov	r1, r2
 8002a82:	4618      	mov	r0, r3
 8002a84:	f003 fd57 	bl	8006536 <USB_HC_Halt>
 8002a88:	e044      	b.n	8002b14 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	212c      	movs	r1, #44	; 0x2c
 8002a90:	fb01 f303 	mul.w	r3, r1, r3
 8002a94:	4413      	add	r3, r2
 8002a96:	335c      	adds	r3, #92	; 0x5c
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	1c5a      	adds	r2, r3, #1
 8002a9c:	6879      	ldr	r1, [r7, #4]
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	202c      	movs	r0, #44	; 0x2c
 8002aa2:	fb00 f303 	mul.w	r3, r0, r3
 8002aa6:	440b      	add	r3, r1
 8002aa8:	335c      	adds	r3, #92	; 0x5c
 8002aaa:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	212c      	movs	r1, #44	; 0x2c
 8002ab2:	fb01 f303 	mul.w	r3, r1, r3
 8002ab6:	4413      	add	r3, r2
 8002ab8:	335c      	adds	r3, #92	; 0x5c
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d920      	bls.n	8002b02 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	212c      	movs	r1, #44	; 0x2c
 8002ac6:	fb01 f303 	mul.w	r3, r1, r3
 8002aca:	4413      	add	r3, r2
 8002acc:	335c      	adds	r3, #92	; 0x5c
 8002ace:	2200      	movs	r2, #0
 8002ad0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	212c      	movs	r1, #44	; 0x2c
 8002ad8:	fb01 f303 	mul.w	r3, r1, r3
 8002adc:	4413      	add	r3, r2
 8002ade:	3360      	adds	r3, #96	; 0x60
 8002ae0:	2204      	movs	r2, #4
 8002ae2:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	b2d9      	uxtb	r1, r3
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	202c      	movs	r0, #44	; 0x2c
 8002aee:	fb00 f303 	mul.w	r3, r0, r3
 8002af2:	4413      	add	r3, r2
 8002af4:	3360      	adds	r3, #96	; 0x60
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	461a      	mov	r2, r3
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f008 fca6 	bl	800b44c <HAL_HCD_HC_NotifyURBChange_Callback>
 8002b00:	e008      	b.n	8002b14 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	212c      	movs	r1, #44	; 0x2c
 8002b08:	fb01 f303 	mul.w	r3, r1, r3
 8002b0c:	4413      	add	r3, r2
 8002b0e:	3360      	adds	r3, #96	; 0x60
 8002b10:	2202      	movs	r2, #2
 8002b12:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	015a      	lsls	r2, r3, #5
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b20:	461a      	mov	r2, r3
 8002b22:	2380      	movs	r3, #128	; 0x80
 8002b24:	6093      	str	r3, [r2, #8]
}
 8002b26:	e172      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	015a      	lsls	r2, r3, #5
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	4413      	add	r3, r2
 8002b30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b3e:	d11b      	bne.n	8002b78 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	212c      	movs	r1, #44	; 0x2c
 8002b46:	fb01 f303 	mul.w	r3, r1, r3
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3361      	adds	r3, #97	; 0x61
 8002b4e:	2208      	movs	r2, #8
 8002b50:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f003 fcea 	bl	8006536 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	015a      	lsls	r2, r3, #5
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	4413      	add	r3, r2
 8002b6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b6e:	461a      	mov	r2, r3
 8002b70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b74:	6093      	str	r3, [r2, #8]
}
 8002b76:	e14a      	b.n	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	015a      	lsls	r2, r3, #5
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	4413      	add	r3, r2
 8002b80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	f040 813f 	bne.w	8002e0e <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	212c      	movs	r1, #44	; 0x2c
 8002b96:	fb01 f303 	mul.w	r3, r1, r3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3361      	adds	r3, #97	; 0x61
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d17d      	bne.n	8002ca0 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	212c      	movs	r1, #44	; 0x2c
 8002baa:	fb01 f303 	mul.w	r3, r1, r3
 8002bae:	4413      	add	r3, r2
 8002bb0:	3360      	adds	r3, #96	; 0x60
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	212c      	movs	r1, #44	; 0x2c
 8002bbc:	fb01 f303 	mul.w	r3, r1, r3
 8002bc0:	4413      	add	r3, r2
 8002bc2:	333f      	adds	r3, #63	; 0x3f
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d00a      	beq.n	8002be0 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	212c      	movs	r1, #44	; 0x2c
 8002bd0:	fb01 f303 	mul.w	r3, r1, r3
 8002bd4:	4413      	add	r3, r2
 8002bd6:	333f      	adds	r3, #63	; 0x3f
 8002bd8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002bda:	2b03      	cmp	r3, #3
 8002bdc:	f040 8100 	bne.w	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d113      	bne.n	8002c10 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	212c      	movs	r1, #44	; 0x2c
 8002bee:	fb01 f303 	mul.w	r3, r1, r3
 8002bf2:	4413      	add	r3, r2
 8002bf4:	3355      	adds	r3, #85	; 0x55
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	f083 0301 	eor.w	r3, r3, #1
 8002bfc:	b2d8      	uxtb	r0, r3
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	212c      	movs	r1, #44	; 0x2c
 8002c04:	fb01 f303 	mul.w	r3, r1, r3
 8002c08:	4413      	add	r3, r2
 8002c0a:	3355      	adds	r3, #85	; 0x55
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	f040 80e3 	bne.w	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	212c      	movs	r1, #44	; 0x2c
 8002c20:	fb01 f303 	mul.w	r3, r1, r3
 8002c24:	4413      	add	r3, r2
 8002c26:	334c      	adds	r3, #76	; 0x4c
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f000 80d8 	beq.w	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	212c      	movs	r1, #44	; 0x2c
 8002c36:	fb01 f303 	mul.w	r3, r1, r3
 8002c3a:	4413      	add	r3, r2
 8002c3c:	334c      	adds	r3, #76	; 0x4c
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6879      	ldr	r1, [r7, #4]
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	202c      	movs	r0, #44	; 0x2c
 8002c46:	fb00 f202 	mul.w	r2, r0, r2
 8002c4a:	440a      	add	r2, r1
 8002c4c:	3240      	adds	r2, #64	; 0x40
 8002c4e:	8812      	ldrh	r2, [r2, #0]
 8002c50:	4413      	add	r3, r2
 8002c52:	3b01      	subs	r3, #1
 8002c54:	6879      	ldr	r1, [r7, #4]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	202c      	movs	r0, #44	; 0x2c
 8002c5a:	fb00 f202 	mul.w	r2, r0, r2
 8002c5e:	440a      	add	r2, r1
 8002c60:	3240      	adds	r2, #64	; 0x40
 8002c62:	8812      	ldrh	r2, [r2, #0]
 8002c64:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c68:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 80b5 	beq.w	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	212c      	movs	r1, #44	; 0x2c
 8002c7c:	fb01 f303 	mul.w	r3, r1, r3
 8002c80:	4413      	add	r3, r2
 8002c82:	3355      	adds	r3, #85	; 0x55
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	f083 0301 	eor.w	r3, r3, #1
 8002c8a:	b2d8      	uxtb	r0, r3
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	212c      	movs	r1, #44	; 0x2c
 8002c92:	fb01 f303 	mul.w	r3, r1, r3
 8002c96:	4413      	add	r3, r2
 8002c98:	3355      	adds	r3, #85	; 0x55
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	e09f      	b.n	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	212c      	movs	r1, #44	; 0x2c
 8002ca6:	fb01 f303 	mul.w	r3, r1, r3
 8002caa:	4413      	add	r3, r2
 8002cac:	3361      	adds	r3, #97	; 0x61
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d109      	bne.n	8002cc8 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	212c      	movs	r1, #44	; 0x2c
 8002cba:	fb01 f303 	mul.w	r3, r1, r3
 8002cbe:	4413      	add	r3, r2
 8002cc0:	3360      	adds	r3, #96	; 0x60
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	701a      	strb	r2, [r3, #0]
 8002cc6:	e08b      	b.n	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	212c      	movs	r1, #44	; 0x2c
 8002cce:	fb01 f303 	mul.w	r3, r1, r3
 8002cd2:	4413      	add	r3, r2
 8002cd4:	3361      	adds	r3, #97	; 0x61
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d109      	bne.n	8002cf0 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	212c      	movs	r1, #44	; 0x2c
 8002ce2:	fb01 f303 	mul.w	r3, r1, r3
 8002ce6:	4413      	add	r3, r2
 8002ce8:	3360      	adds	r3, #96	; 0x60
 8002cea:	2202      	movs	r2, #2
 8002cec:	701a      	strb	r2, [r3, #0]
 8002cee:	e077      	b.n	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	212c      	movs	r1, #44	; 0x2c
 8002cf6:	fb01 f303 	mul.w	r3, r1, r3
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3361      	adds	r3, #97	; 0x61
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2b05      	cmp	r3, #5
 8002d02:	d109      	bne.n	8002d18 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	212c      	movs	r1, #44	; 0x2c
 8002d0a:	fb01 f303 	mul.w	r3, r1, r3
 8002d0e:	4413      	add	r3, r2
 8002d10:	3360      	adds	r3, #96	; 0x60
 8002d12:	2205      	movs	r2, #5
 8002d14:	701a      	strb	r2, [r3, #0]
 8002d16:	e063      	b.n	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	212c      	movs	r1, #44	; 0x2c
 8002d1e:	fb01 f303 	mul.w	r3, r1, r3
 8002d22:	4413      	add	r3, r2
 8002d24:	3361      	adds	r3, #97	; 0x61
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b06      	cmp	r3, #6
 8002d2a:	d009      	beq.n	8002d40 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	212c      	movs	r1, #44	; 0x2c
 8002d32:	fb01 f303 	mul.w	r3, r1, r3
 8002d36:	4413      	add	r3, r2
 8002d38:	3361      	adds	r3, #97	; 0x61
 8002d3a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d14f      	bne.n	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	212c      	movs	r1, #44	; 0x2c
 8002d46:	fb01 f303 	mul.w	r3, r1, r3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	335c      	adds	r3, #92	; 0x5c
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	202c      	movs	r0, #44	; 0x2c
 8002d58:	fb00 f303 	mul.w	r3, r0, r3
 8002d5c:	440b      	add	r3, r1
 8002d5e:	335c      	adds	r3, #92	; 0x5c
 8002d60:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	212c      	movs	r1, #44	; 0x2c
 8002d68:	fb01 f303 	mul.w	r3, r1, r3
 8002d6c:	4413      	add	r3, r2
 8002d6e:	335c      	adds	r3, #92	; 0x5c
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d912      	bls.n	8002d9c <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	212c      	movs	r1, #44	; 0x2c
 8002d7c:	fb01 f303 	mul.w	r3, r1, r3
 8002d80:	4413      	add	r3, r2
 8002d82:	335c      	adds	r3, #92	; 0x5c
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	212c      	movs	r1, #44	; 0x2c
 8002d8e:	fb01 f303 	mul.w	r3, r1, r3
 8002d92:	4413      	add	r3, r2
 8002d94:	3360      	adds	r3, #96	; 0x60
 8002d96:	2204      	movs	r2, #4
 8002d98:	701a      	strb	r2, [r3, #0]
 8002d9a:	e021      	b.n	8002de0 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	212c      	movs	r1, #44	; 0x2c
 8002da2:	fb01 f303 	mul.w	r3, r1, r3
 8002da6:	4413      	add	r3, r2
 8002da8:	3360      	adds	r3, #96	; 0x60
 8002daa:	2202      	movs	r2, #2
 8002dac:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	015a      	lsls	r2, r3, #5
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	4413      	add	r3, r2
 8002db6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002dc4:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002dcc:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	015a      	lsls	r2, r3, #5
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dda:	461a      	mov	r2, r3
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	015a      	lsls	r2, r3, #5
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	4413      	add	r3, r2
 8002de8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dec:	461a      	mov	r2, r3
 8002dee:	2302      	movs	r3, #2
 8002df0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	b2d9      	uxtb	r1, r3
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	202c      	movs	r0, #44	; 0x2c
 8002dfc:	fb00 f303 	mul.w	r3, r0, r3
 8002e00:	4413      	add	r3, r2
 8002e02:	3360      	adds	r3, #96	; 0x60
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	461a      	mov	r2, r3
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f008 fb1f 	bl	800b44c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002e0e:	bf00      	nop
 8002e10:	3720      	adds	r7, #32
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b08a      	sub	sp, #40	; 0x28
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	0c5b      	lsrs	r3, r3, #17
 8002e3c:	f003 030f 	and.w	r3, r3, #15
 8002e40:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	091b      	lsrs	r3, r3, #4
 8002e46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e4a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d004      	beq.n	8002e5c <HCD_RXQLVL_IRQHandler+0x46>
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	2b05      	cmp	r3, #5
 8002e56:	f000 80a9 	beq.w	8002fac <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002e5a:	e0aa      	b.n	8002fb2 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f000 80a6 	beq.w	8002fb0 <HCD_RXQLVL_IRQHandler+0x19a>
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	212c      	movs	r1, #44	; 0x2c
 8002e6a:	fb01 f303 	mul.w	r3, r1, r3
 8002e6e:	4413      	add	r3, r2
 8002e70:	3344      	adds	r3, #68	; 0x44
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f000 809b 	beq.w	8002fb0 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	212c      	movs	r1, #44	; 0x2c
 8002e80:	fb01 f303 	mul.w	r3, r1, r3
 8002e84:	4413      	add	r3, r2
 8002e86:	3350      	adds	r3, #80	; 0x50
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	441a      	add	r2, r3
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	202c      	movs	r0, #44	; 0x2c
 8002e94:	fb00 f303 	mul.w	r3, r0, r3
 8002e98:	440b      	add	r3, r1
 8002e9a:	334c      	adds	r3, #76	; 0x4c
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d87a      	bhi.n	8002f98 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6818      	ldr	r0, [r3, #0]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	212c      	movs	r1, #44	; 0x2c
 8002eac:	fb01 f303 	mul.w	r3, r1, r3
 8002eb0:	4413      	add	r3, r2
 8002eb2:	3344      	adds	r3, #68	; 0x44
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	b292      	uxth	r2, r2
 8002eba:	4619      	mov	r1, r3
 8002ebc:	f002 fe92 	bl	8005be4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	212c      	movs	r1, #44	; 0x2c
 8002ec6:	fb01 f303 	mul.w	r3, r1, r3
 8002eca:	4413      	add	r3, r2
 8002ecc:	3344      	adds	r3, #68	; 0x44
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	441a      	add	r2, r3
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	202c      	movs	r0, #44	; 0x2c
 8002eda:	fb00 f303 	mul.w	r3, r0, r3
 8002ede:	440b      	add	r3, r1
 8002ee0:	3344      	adds	r3, #68	; 0x44
 8002ee2:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	212c      	movs	r1, #44	; 0x2c
 8002eea:	fb01 f303 	mul.w	r3, r1, r3
 8002eee:	4413      	add	r3, r2
 8002ef0:	3350      	adds	r3, #80	; 0x50
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	441a      	add	r2, r3
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	202c      	movs	r0, #44	; 0x2c
 8002efe:	fb00 f303 	mul.w	r3, r0, r3
 8002f02:	440b      	add	r3, r1
 8002f04:	3350      	adds	r3, #80	; 0x50
 8002f06:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	015a      	lsls	r2, r3, #5
 8002f0c:	6a3b      	ldr	r3, [r7, #32]
 8002f0e:	4413      	add	r3, r2
 8002f10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	0cdb      	lsrs	r3, r3, #19
 8002f18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f1c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	212c      	movs	r1, #44	; 0x2c
 8002f24:	fb01 f303 	mul.w	r3, r1, r3
 8002f28:	4413      	add	r3, r2
 8002f2a:	3340      	adds	r3, #64	; 0x40
 8002f2c:	881b      	ldrh	r3, [r3, #0]
 8002f2e:	461a      	mov	r2, r3
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d13c      	bne.n	8002fb0 <HCD_RXQLVL_IRQHandler+0x19a>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d039      	beq.n	8002fb0 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	015a      	lsls	r2, r3, #5
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	4413      	add	r3, r2
 8002f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002f52:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f5a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	015a      	lsls	r2, r3, #5
 8002f60:	6a3b      	ldr	r3, [r7, #32]
 8002f62:	4413      	add	r3, r2
 8002f64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f68:	461a      	mov	r2, r3
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	212c      	movs	r1, #44	; 0x2c
 8002f74:	fb01 f303 	mul.w	r3, r1, r3
 8002f78:	4413      	add	r3, r2
 8002f7a:	3354      	adds	r3, #84	; 0x54
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	f083 0301 	eor.w	r3, r3, #1
 8002f82:	b2d8      	uxtb	r0, r3
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	212c      	movs	r1, #44	; 0x2c
 8002f8a:	fb01 f303 	mul.w	r3, r1, r3
 8002f8e:	4413      	add	r3, r2
 8002f90:	3354      	adds	r3, #84	; 0x54
 8002f92:	4602      	mov	r2, r0
 8002f94:	701a      	strb	r2, [r3, #0]
      break;
 8002f96:	e00b      	b.n	8002fb0 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	212c      	movs	r1, #44	; 0x2c
 8002f9e:	fb01 f303 	mul.w	r3, r1, r3
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3360      	adds	r3, #96	; 0x60
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	701a      	strb	r2, [r3, #0]
      break;
 8002faa:	e001      	b.n	8002fb0 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002fac:	bf00      	nop
 8002fae:	e000      	b.n	8002fb2 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002fb0:	bf00      	nop
  }
}
 8002fb2:	bf00      	nop
 8002fb4:	3728      	adds	r7, #40	; 0x28
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b086      	sub	sp, #24
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002fe6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d10b      	bne.n	800300a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d102      	bne.n	8003002 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f008 fa09 	bl	800b414 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	f043 0302 	orr.w	r3, r3, #2
 8003008:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f003 0308 	and.w	r3, r3, #8
 8003010:	2b08      	cmp	r3, #8
 8003012:	d132      	bne.n	800307a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	f043 0308 	orr.w	r3, r3, #8
 800301a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f003 0304 	and.w	r3, r3, #4
 8003022:	2b04      	cmp	r3, #4
 8003024:	d126      	bne.n	8003074 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	2b02      	cmp	r3, #2
 800302c:	d113      	bne.n	8003056 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003034:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003038:	d106      	bne.n	8003048 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2102      	movs	r1, #2
 8003040:	4618      	mov	r0, r3
 8003042:	f002 ff3d 	bl	8005ec0 <USB_InitFSLSPClkSel>
 8003046:	e011      	b.n	800306c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	2101      	movs	r1, #1
 800304e:	4618      	mov	r0, r3
 8003050:	f002 ff36 	bl	8005ec0 <USB_InitFSLSPClkSel>
 8003054:	e00a      	b.n	800306c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d106      	bne.n	800306c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003064:	461a      	mov	r2, r3
 8003066:	f64e 2360 	movw	r3, #60000	; 0xea60
 800306a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f008 f9ff 	bl	800b470 <HAL_HCD_PortEnabled_Callback>
 8003072:	e002      	b.n	800307a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f008 fa09 	bl	800b48c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f003 0320 	and.w	r3, r3, #32
 8003080:	2b20      	cmp	r3, #32
 8003082:	d103      	bne.n	800308c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f043 0320 	orr.w	r3, r3, #32
 800308a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003092:	461a      	mov	r2, r3
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	6013      	str	r3, [r2, #0]
}
 8003098:	bf00      	nop
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e12b      	b.n	800330a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d106      	bne.n	80030cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7fd fe84 	bl	8000dd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2224      	movs	r2, #36	; 0x24
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0201 	bic.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003102:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003104:	f001 fa20 	bl	8004548 <HAL_RCC_GetPCLK1Freq>
 8003108:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	4a81      	ldr	r2, [pc, #516]	; (8003314 <HAL_I2C_Init+0x274>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d807      	bhi.n	8003124 <HAL_I2C_Init+0x84>
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	4a80      	ldr	r2, [pc, #512]	; (8003318 <HAL_I2C_Init+0x278>)
 8003118:	4293      	cmp	r3, r2
 800311a:	bf94      	ite	ls
 800311c:	2301      	movls	r3, #1
 800311e:	2300      	movhi	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	e006      	b.n	8003132 <HAL_I2C_Init+0x92>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4a7d      	ldr	r2, [pc, #500]	; (800331c <HAL_I2C_Init+0x27c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	bf94      	ite	ls
 800312c:	2301      	movls	r3, #1
 800312e:	2300      	movhi	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e0e7      	b.n	800330a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	4a78      	ldr	r2, [pc, #480]	; (8003320 <HAL_I2C_Init+0x280>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	0c9b      	lsrs	r3, r3, #18
 8003144:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	430a      	orrs	r2, r1
 8003158:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	4a6a      	ldr	r2, [pc, #424]	; (8003314 <HAL_I2C_Init+0x274>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d802      	bhi.n	8003174 <HAL_I2C_Init+0xd4>
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	3301      	adds	r3, #1
 8003172:	e009      	b.n	8003188 <HAL_I2C_Init+0xe8>
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800317a:	fb02 f303 	mul.w	r3, r2, r3
 800317e:	4a69      	ldr	r2, [pc, #420]	; (8003324 <HAL_I2C_Init+0x284>)
 8003180:	fba2 2303 	umull	r2, r3, r2, r3
 8003184:	099b      	lsrs	r3, r3, #6
 8003186:	3301      	adds	r3, #1
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	430b      	orrs	r3, r1
 800318e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800319a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	495c      	ldr	r1, [pc, #368]	; (8003314 <HAL_I2C_Init+0x274>)
 80031a4:	428b      	cmp	r3, r1
 80031a6:	d819      	bhi.n	80031dc <HAL_I2C_Init+0x13c>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	1e59      	subs	r1, r3, #1
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80031b6:	1c59      	adds	r1, r3, #1
 80031b8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80031bc:	400b      	ands	r3, r1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00a      	beq.n	80031d8 <HAL_I2C_Init+0x138>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	1e59      	subs	r1, r3, #1
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80031d0:	3301      	adds	r3, #1
 80031d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d6:	e051      	b.n	800327c <HAL_I2C_Init+0x1dc>
 80031d8:	2304      	movs	r3, #4
 80031da:	e04f      	b.n	800327c <HAL_I2C_Init+0x1dc>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d111      	bne.n	8003208 <HAL_I2C_Init+0x168>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	1e58      	subs	r0, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	460b      	mov	r3, r1
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	440b      	add	r3, r1
 80031f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031f6:	3301      	adds	r3, #1
 80031f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	bf0c      	ite	eq
 8003200:	2301      	moveq	r3, #1
 8003202:	2300      	movne	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	e012      	b.n	800322e <HAL_I2C_Init+0x18e>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	1e58      	subs	r0, r3, #1
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6859      	ldr	r1, [r3, #4]
 8003210:	460b      	mov	r3, r1
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	0099      	lsls	r1, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	fbb0 f3f3 	udiv	r3, r0, r3
 800321e:	3301      	adds	r3, #1
 8003220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003224:	2b00      	cmp	r3, #0
 8003226:	bf0c      	ite	eq
 8003228:	2301      	moveq	r3, #1
 800322a:	2300      	movne	r3, #0
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d001      	beq.n	8003236 <HAL_I2C_Init+0x196>
 8003232:	2301      	movs	r3, #1
 8003234:	e022      	b.n	800327c <HAL_I2C_Init+0x1dc>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10e      	bne.n	800325c <HAL_I2C_Init+0x1bc>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	1e58      	subs	r0, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6859      	ldr	r1, [r3, #4]
 8003246:	460b      	mov	r3, r1
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	440b      	add	r3, r1
 800324c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003250:	3301      	adds	r3, #1
 8003252:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800325a:	e00f      	b.n	800327c <HAL_I2C_Init+0x1dc>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	1e58      	subs	r0, r3, #1
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6859      	ldr	r1, [r3, #4]
 8003264:	460b      	mov	r3, r1
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	0099      	lsls	r1, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003272:	3301      	adds	r3, #1
 8003274:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003278:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	6809      	ldr	r1, [r1, #0]
 8003280:	4313      	orrs	r3, r2
 8003282:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69da      	ldr	r2, [r3, #28]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80032aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	6911      	ldr	r1, [r2, #16]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	68d2      	ldr	r2, [r2, #12]
 80032b6:	4311      	orrs	r1, r2
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6812      	ldr	r2, [r2, #0]
 80032bc:	430b      	orrs	r3, r1
 80032be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	695a      	ldr	r2, [r3, #20]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	431a      	orrs	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0201 	orr.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2220      	movs	r2, #32
 80032f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	000186a0 	.word	0x000186a0
 8003318:	001e847f 	.word	0x001e847f
 800331c:	003d08ff 	.word	0x003d08ff
 8003320:	431bde83 	.word	0x431bde83
 8003324:	10624dd3 	.word	0x10624dd3

08003328 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b088      	sub	sp, #32
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d101      	bne.n	800333a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e128      	b.n	800358c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d109      	bne.n	800335a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a90      	ldr	r2, [pc, #576]	; (8003594 <HAL_I2S_Init+0x26c>)
 8003352:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7fd fd85 	bl	8000e64 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2202      	movs	r2, #2
 800335e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6812      	ldr	r2, [r2, #0]
 800336c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003370:	f023 030f 	bic.w	r3, r3, #15
 8003374:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2202      	movs	r2, #2
 800337c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	2b02      	cmp	r3, #2
 8003384:	d060      	beq.n	8003448 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d102      	bne.n	8003394 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800338e:	2310      	movs	r3, #16
 8003390:	617b      	str	r3, [r7, #20]
 8003392:	e001      	b.n	8003398 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003394:	2320      	movs	r3, #32
 8003396:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	2b20      	cmp	r3, #32
 800339e:	d802      	bhi.n	80033a6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80033a6:	2001      	movs	r0, #1
 80033a8:	f001 f9f6 	bl	8004798 <HAL_RCCEx_GetPeriphCLKFreq>
 80033ac:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033b6:	d125      	bne.n	8003404 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d010      	beq.n	80033e2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80033ca:	4613      	mov	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	461a      	mov	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	695b      	ldr	r3, [r3, #20]
 80033d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033dc:	3305      	adds	r3, #5
 80033de:	613b      	str	r3, [r7, #16]
 80033e0:	e01f      	b.n	8003422 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	00db      	lsls	r3, r3, #3
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80033ec:	4613      	mov	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	4413      	add	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	461a      	mov	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80033fe:	3305      	adds	r3, #5
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	e00e      	b.n	8003422 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	fbb2 f2f3 	udiv	r2, r2, r3
 800340c:	4613      	mov	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	461a      	mov	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	fbb2 f3f3 	udiv	r3, r2, r3
 800341e:	3305      	adds	r3, #5
 8003420:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4a5c      	ldr	r2, [pc, #368]	; (8003598 <HAL_I2S_Init+0x270>)
 8003426:	fba2 2303 	umull	r2, r3, r2, r3
 800342a:	08db      	lsrs	r3, r3, #3
 800342c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	085b      	lsrs	r3, r3, #1
 800343e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	021b      	lsls	r3, r3, #8
 8003444:	61bb      	str	r3, [r7, #24]
 8003446:	e003      	b.n	8003450 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003448:	2302      	movs	r3, #2
 800344a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800344c:	2300      	movs	r3, #0
 800344e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d902      	bls.n	800345c <HAL_I2S_Init+0x134>
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	2bff      	cmp	r3, #255	; 0xff
 800345a:	d907      	bls.n	800346c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003460:	f043 0210 	orr.w	r2, r3, #16
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e08f      	b.n	800358c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	691a      	ldr	r2, [r3, #16]
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	ea42 0103 	orr.w	r1, r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	69fa      	ldr	r2, [r7, #28]
 800347c:	430a      	orrs	r2, r1
 800347e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	69db      	ldr	r3, [r3, #28]
 8003486:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800348a:	f023 030f 	bic.w	r3, r3, #15
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6851      	ldr	r1, [r2, #4]
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6892      	ldr	r2, [r2, #8]
 8003496:	4311      	orrs	r1, r2
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	68d2      	ldr	r2, [r2, #12]
 800349c:	4311      	orrs	r1, r2
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6992      	ldr	r2, [r2, #24]
 80034a2:	430a      	orrs	r2, r1
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034ae:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d161      	bne.n	800357c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a38      	ldr	r2, [pc, #224]	; (800359c <HAL_I2S_Init+0x274>)
 80034bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a37      	ldr	r2, [pc, #220]	; (80035a0 <HAL_I2S_Init+0x278>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d101      	bne.n	80034cc <HAL_I2S_Init+0x1a4>
 80034c8:	4b36      	ldr	r3, [pc, #216]	; (80035a4 <HAL_I2S_Init+0x27c>)
 80034ca:	e001      	b.n	80034d0 <HAL_I2S_Init+0x1a8>
 80034cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	6812      	ldr	r2, [r2, #0]
 80034d6:	4932      	ldr	r1, [pc, #200]	; (80035a0 <HAL_I2S_Init+0x278>)
 80034d8:	428a      	cmp	r2, r1
 80034da:	d101      	bne.n	80034e0 <HAL_I2S_Init+0x1b8>
 80034dc:	4a31      	ldr	r2, [pc, #196]	; (80035a4 <HAL_I2S_Init+0x27c>)
 80034de:	e001      	b.n	80034e4 <HAL_I2S_Init+0x1bc>
 80034e0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80034e4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80034e8:	f023 030f 	bic.w	r3, r3, #15
 80034ec:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a2b      	ldr	r2, [pc, #172]	; (80035a0 <HAL_I2S_Init+0x278>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d101      	bne.n	80034fc <HAL_I2S_Init+0x1d4>
 80034f8:	4b2a      	ldr	r3, [pc, #168]	; (80035a4 <HAL_I2S_Init+0x27c>)
 80034fa:	e001      	b.n	8003500 <HAL_I2S_Init+0x1d8>
 80034fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003500:	2202      	movs	r2, #2
 8003502:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a25      	ldr	r2, [pc, #148]	; (80035a0 <HAL_I2S_Init+0x278>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d101      	bne.n	8003512 <HAL_I2S_Init+0x1ea>
 800350e:	4b25      	ldr	r3, [pc, #148]	; (80035a4 <HAL_I2S_Init+0x27c>)
 8003510:	e001      	b.n	8003516 <HAL_I2S_Init+0x1ee>
 8003512:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003516:	69db      	ldr	r3, [r3, #28]
 8003518:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003522:	d003      	beq.n	800352c <HAL_I2S_Init+0x204>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d103      	bne.n	8003534 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800352c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003530:	613b      	str	r3, [r7, #16]
 8003532:	e001      	b.n	8003538 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003534:	2300      	movs	r3, #0
 8003536:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003542:	4313      	orrs	r3, r2
 8003544:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800354c:	4313      	orrs	r3, r2
 800354e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003556:	4313      	orrs	r3, r2
 8003558:	b29a      	uxth	r2, r3
 800355a:	897b      	ldrh	r3, [r7, #10]
 800355c:	4313      	orrs	r3, r2
 800355e:	b29b      	uxth	r3, r3
 8003560:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003564:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a0d      	ldr	r2, [pc, #52]	; (80035a0 <HAL_I2S_Init+0x278>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d101      	bne.n	8003574 <HAL_I2S_Init+0x24c>
 8003570:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <HAL_I2S_Init+0x27c>)
 8003572:	e001      	b.n	8003578 <HAL_I2S_Init+0x250>
 8003574:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003578:	897a      	ldrh	r2, [r7, #10]
 800357a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3720      	adds	r7, #32
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	0800369f 	.word	0x0800369f
 8003598:	cccccccd 	.word	0xcccccccd
 800359c:	080037b5 	.word	0x080037b5
 80035a0:	40003800 	.word	0x40003800
 80035a4:	40003400 	.word	0x40003400

080035a8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f0:	881a      	ldrh	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	1c9a      	adds	r2, r3, #2
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003614:	b29b      	uxth	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10e      	bne.n	8003638 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003628:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7ff ffb8 	bl	80035a8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003638:	bf00      	nop
 800363a:	3708      	adds	r7, #8
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003652:	b292      	uxth	r2, r2
 8003654:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365a:	1c9a      	adds	r2, r3, #2
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003664:	b29b      	uxth	r3, r3
 8003666:	3b01      	subs	r3, #1
 8003668:	b29a      	uxth	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003672:	b29b      	uxth	r3, r3
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10e      	bne.n	8003696 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685a      	ldr	r2, [r3, #4]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003686:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f7ff ff93 	bl	80035bc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003696:	bf00      	nop
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b086      	sub	sp, #24
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	d13a      	bne.n	8003730 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d109      	bne.n	80036d8 <I2S_IRQHandler+0x3a>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ce:	2b40      	cmp	r3, #64	; 0x40
 80036d0:	d102      	bne.n	80036d8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7ff ffb4 	bl	8003640 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036de:	2b40      	cmp	r3, #64	; 0x40
 80036e0:	d126      	bne.n	8003730 <I2S_IRQHandler+0x92>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f003 0320 	and.w	r3, r3, #32
 80036ec:	2b20      	cmp	r3, #32
 80036ee:	d11f      	bne.n	8003730 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036fe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003700:	2300      	movs	r3, #0
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	613b      	str	r3, [r7, #16]
 8003714:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003722:	f043 0202 	orr.w	r2, r3, #2
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f7ff ff50 	bl	80035d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b03      	cmp	r3, #3
 800373a:	d136      	bne.n	80037aa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b02      	cmp	r3, #2
 8003744:	d109      	bne.n	800375a <I2S_IRQHandler+0xbc>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003750:	2b80      	cmp	r3, #128	; 0x80
 8003752:	d102      	bne.n	800375a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f7ff ff45 	bl	80035e4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	f003 0308 	and.w	r3, r3, #8
 8003760:	2b08      	cmp	r3, #8
 8003762:	d122      	bne.n	80037aa <I2S_IRQHandler+0x10c>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f003 0320 	and.w	r3, r3, #32
 800376e:	2b20      	cmp	r3, #32
 8003770:	d11b      	bne.n	80037aa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003780:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003782:	2300      	movs	r3, #0
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	60fb      	str	r3, [r7, #12]
 800378e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379c:	f043 0204 	orr.w	r2, r3, #4
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7ff ff13 	bl	80035d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037aa:	bf00      	nop
 80037ac:	3718      	adds	r7, #24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
	...

080037b4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b088      	sub	sp, #32
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a92      	ldr	r2, [pc, #584]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d101      	bne.n	80037d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80037ce:	4b92      	ldr	r3, [pc, #584]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037d0:	e001      	b.n	80037d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80037d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a8b      	ldr	r2, [pc, #556]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d101      	bne.n	80037f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80037ec:	4b8a      	ldr	r3, [pc, #552]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037ee:	e001      	b.n	80037f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80037f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003800:	d004      	beq.n	800380c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f040 8099 	bne.w	800393e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b02      	cmp	r3, #2
 8003814:	d107      	bne.n	8003826 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800381c:	2b00      	cmp	r3, #0
 800381e:	d002      	beq.n	8003826 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 f925 	bl	8003a70 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b01      	cmp	r3, #1
 800382e:	d107      	bne.n	8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003836:	2b00      	cmp	r3, #0
 8003838:	d002      	beq.n	8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 f9c8 	bl	8003bd0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003846:	2b40      	cmp	r3, #64	; 0x40
 8003848:	d13a      	bne.n	80038c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	f003 0320 	and.w	r3, r3, #32
 8003850:	2b00      	cmp	r3, #0
 8003852:	d035      	beq.n	80038c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a6e      	ldr	r2, [pc, #440]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d101      	bne.n	8003862 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800385e:	4b6e      	ldr	r3, [pc, #440]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003860:	e001      	b.n	8003866 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003862:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4969      	ldr	r1, [pc, #420]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800386e:	428b      	cmp	r3, r1
 8003870:	d101      	bne.n	8003876 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003872:	4b69      	ldr	r3, [pc, #420]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003874:	e001      	b.n	800387a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003876:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800387a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800387e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685a      	ldr	r2, [r3, #4]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800388e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003890:	2300      	movs	r3, #0
 8003892:	60fb      	str	r3, [r7, #12]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	60fb      	str	r3, [r7, #12]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	60fb      	str	r3, [r7, #12]
 80038a4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b2:	f043 0202 	orr.w	r2, r3, #2
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7ff fe88 	bl	80035d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f003 0308 	and.w	r3, r3, #8
 80038c6:	2b08      	cmp	r3, #8
 80038c8:	f040 80c3 	bne.w	8003a52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	f003 0320 	and.w	r3, r3, #32
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 80bd 	beq.w	8003a52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038e6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a49      	ldr	r2, [pc, #292]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d101      	bne.n	80038f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80038f2:	4b49      	ldr	r3, [pc, #292]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038f4:	e001      	b.n	80038fa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80038f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038fa:	685a      	ldr	r2, [r3, #4]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4944      	ldr	r1, [pc, #272]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003902:	428b      	cmp	r3, r1
 8003904:	d101      	bne.n	800390a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003906:	4b44      	ldr	r3, [pc, #272]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003908:	e001      	b.n	800390e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800390a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800390e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003912:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003914:	2300      	movs	r3, #0
 8003916:	60bb      	str	r3, [r7, #8]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	60bb      	str	r3, [r7, #8]
 8003920:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	f043 0204 	orr.w	r2, r3, #4
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff fe4a 	bl	80035d0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800393c:	e089      	b.n	8003a52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b02      	cmp	r3, #2
 8003946:	d107      	bne.n	8003958 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f8be 	bl	8003ad4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b01      	cmp	r3, #1
 8003960:	d107      	bne.n	8003972 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003968:	2b00      	cmp	r3, #0
 800396a:	d002      	beq.n	8003972 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 f8fd 	bl	8003b6c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003978:	2b40      	cmp	r3, #64	; 0x40
 800397a:	d12f      	bne.n	80039dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f003 0320 	and.w	r3, r3, #32
 8003982:	2b00      	cmp	r3, #0
 8003984:	d02a      	beq.n	80039dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003994:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a1e      	ldr	r2, [pc, #120]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d101      	bne.n	80039a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80039a0:	4b1d      	ldr	r3, [pc, #116]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039a2:	e001      	b.n	80039a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80039a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039a8:	685a      	ldr	r2, [r3, #4]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4919      	ldr	r1, [pc, #100]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039b0:	428b      	cmp	r3, r1
 80039b2:	d101      	bne.n	80039b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80039b4:	4b18      	ldr	r3, [pc, #96]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039b6:	e001      	b.n	80039bc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80039b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039bc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80039c0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ce:	f043 0202 	orr.w	r2, r3, #2
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f7ff fdfa 	bl	80035d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b08      	cmp	r3, #8
 80039e4:	d136      	bne.n	8003a54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	f003 0320 	and.w	r3, r3, #32
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d031      	beq.n	8003a54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a07      	ldr	r2, [pc, #28]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d101      	bne.n	80039fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80039fa:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039fc:	e001      	b.n	8003a02 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80039fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4902      	ldr	r1, [pc, #8]	; (8003a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a0a:	428b      	cmp	r3, r1
 8003a0c:	d106      	bne.n	8003a1c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003a0e:	4b02      	ldr	r3, [pc, #8]	; (8003a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a10:	e006      	b.n	8003a20 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003a12:	bf00      	nop
 8003a14:	40003800 	.word	0x40003800
 8003a18:	40003400 	.word	0x40003400
 8003a1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a24:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685a      	ldr	r2, [r3, #4]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003a34:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a42:	f043 0204 	orr.w	r2, r3, #4
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7ff fdc0 	bl	80035d0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a50:	e000      	b.n	8003a54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003a52:	bf00      	nop
}
 8003a54:	bf00      	nop
 8003a56:	3720      	adds	r7, #32
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	1c99      	adds	r1, r3, #2
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	6251      	str	r1, [r2, #36]	; 0x24
 8003a82:	881a      	ldrh	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	3b01      	subs	r3, #1
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d113      	bne.n	8003aca <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ab0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d106      	bne.n	8003aca <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7ff ffc9 	bl	8003a5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003aca:	bf00      	nop
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae0:	1c99      	adds	r1, r3, #2
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6251      	str	r1, [r2, #36]	; 0x24
 8003ae6:	8819      	ldrh	r1, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a1d      	ldr	r2, [pc, #116]	; (8003b64 <I2SEx_TxISR_I2SExt+0x90>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d101      	bne.n	8003af6 <I2SEx_TxISR_I2SExt+0x22>
 8003af2:	4b1d      	ldr	r3, [pc, #116]	; (8003b68 <I2SEx_TxISR_I2SExt+0x94>)
 8003af4:	e001      	b.n	8003afa <I2SEx_TxISR_I2SExt+0x26>
 8003af6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003afa:	460a      	mov	r2, r1
 8003afc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d121      	bne.n	8003b5a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a12      	ldr	r2, [pc, #72]	; (8003b64 <I2SEx_TxISR_I2SExt+0x90>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d101      	bne.n	8003b24 <I2SEx_TxISR_I2SExt+0x50>
 8003b20:	4b11      	ldr	r3, [pc, #68]	; (8003b68 <I2SEx_TxISR_I2SExt+0x94>)
 8003b22:	e001      	b.n	8003b28 <I2SEx_TxISR_I2SExt+0x54>
 8003b24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	490d      	ldr	r1, [pc, #52]	; (8003b64 <I2SEx_TxISR_I2SExt+0x90>)
 8003b30:	428b      	cmp	r3, r1
 8003b32:	d101      	bne.n	8003b38 <I2SEx_TxISR_I2SExt+0x64>
 8003b34:	4b0c      	ldr	r3, [pc, #48]	; (8003b68 <I2SEx_TxISR_I2SExt+0x94>)
 8003b36:	e001      	b.n	8003b3c <I2SEx_TxISR_I2SExt+0x68>
 8003b38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b40:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d106      	bne.n	8003b5a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f7ff ff81 	bl	8003a5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b5a:	bf00      	nop
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40003800 	.word	0x40003800
 8003b68:	40003400 	.word	0x40003400

08003b6c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68d8      	ldr	r0, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7e:	1c99      	adds	r1, r3, #2
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003b84:	b282      	uxth	r2, r0
 8003b86:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d113      	bne.n	8003bc8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bae:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d106      	bne.n	8003bc8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f7ff ff4a 	bl	8003a5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003bc8:	bf00      	nop
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a20      	ldr	r2, [pc, #128]	; (8003c60 <I2SEx_RxISR_I2SExt+0x90>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d101      	bne.n	8003be6 <I2SEx_RxISR_I2SExt+0x16>
 8003be2:	4b20      	ldr	r3, [pc, #128]	; (8003c64 <I2SEx_RxISR_I2SExt+0x94>)
 8003be4:	e001      	b.n	8003bea <I2SEx_RxISR_I2SExt+0x1a>
 8003be6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003bea:	68d8      	ldr	r0, [r3, #12]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf0:	1c99      	adds	r1, r3, #2
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003bf6:	b282      	uxth	r2, r0
 8003bf8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d121      	bne.n	8003c56 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a12      	ldr	r2, [pc, #72]	; (8003c60 <I2SEx_RxISR_I2SExt+0x90>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d101      	bne.n	8003c20 <I2SEx_RxISR_I2SExt+0x50>
 8003c1c:	4b11      	ldr	r3, [pc, #68]	; (8003c64 <I2SEx_RxISR_I2SExt+0x94>)
 8003c1e:	e001      	b.n	8003c24 <I2SEx_RxISR_I2SExt+0x54>
 8003c20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c24:	685a      	ldr	r2, [r3, #4]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	490d      	ldr	r1, [pc, #52]	; (8003c60 <I2SEx_RxISR_I2SExt+0x90>)
 8003c2c:	428b      	cmp	r3, r1
 8003c2e:	d101      	bne.n	8003c34 <I2SEx_RxISR_I2SExt+0x64>
 8003c30:	4b0c      	ldr	r3, [pc, #48]	; (8003c64 <I2SEx_RxISR_I2SExt+0x94>)
 8003c32:	e001      	b.n	8003c38 <I2SEx_RxISR_I2SExt+0x68>
 8003c34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c38:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003c3c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d106      	bne.n	8003c56 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff ff03 	bl	8003a5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c56:	bf00      	nop
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	40003800 	.word	0x40003800
 8003c64:	40003400 	.word	0x40003400

08003c68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e267      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d075      	beq.n	8003d72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c86:	4b88      	ldr	r3, [pc, #544]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	d00c      	beq.n	8003cac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c92:	4b85      	ldr	r3, [pc, #532]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c9a:	2b08      	cmp	r3, #8
 8003c9c:	d112      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c9e:	4b82      	ldr	r3, [pc, #520]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ca6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003caa:	d10b      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cac:	4b7e      	ldr	r3, [pc, #504]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d05b      	beq.n	8003d70 <HAL_RCC_OscConfig+0x108>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d157      	bne.n	8003d70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e242      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ccc:	d106      	bne.n	8003cdc <HAL_RCC_OscConfig+0x74>
 8003cce:	4b76      	ldr	r3, [pc, #472]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a75      	ldr	r2, [pc, #468]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cd8:	6013      	str	r3, [r2, #0]
 8003cda:	e01d      	b.n	8003d18 <HAL_RCC_OscConfig+0xb0>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ce4:	d10c      	bne.n	8003d00 <HAL_RCC_OscConfig+0x98>
 8003ce6:	4b70      	ldr	r3, [pc, #448]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a6f      	ldr	r2, [pc, #444]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003cec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cf0:	6013      	str	r3, [r2, #0]
 8003cf2:	4b6d      	ldr	r3, [pc, #436]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a6c      	ldr	r2, [pc, #432]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003cf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cfc:	6013      	str	r3, [r2, #0]
 8003cfe:	e00b      	b.n	8003d18 <HAL_RCC_OscConfig+0xb0>
 8003d00:	4b69      	ldr	r3, [pc, #420]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a68      	ldr	r2, [pc, #416]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d0a:	6013      	str	r3, [r2, #0]
 8003d0c:	4b66      	ldr	r3, [pc, #408]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a65      	ldr	r2, [pc, #404]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d013      	beq.n	8003d48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d20:	f7fd faec 	bl	80012fc <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d28:	f7fd fae8 	bl	80012fc <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b64      	cmp	r3, #100	; 0x64
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e207      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d3a:	4b5b      	ldr	r3, [pc, #364]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d0f0      	beq.n	8003d28 <HAL_RCC_OscConfig+0xc0>
 8003d46:	e014      	b.n	8003d72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d48:	f7fd fad8 	bl	80012fc <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d50:	f7fd fad4 	bl	80012fc <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b64      	cmp	r3, #100	; 0x64
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e1f3      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d62:	4b51      	ldr	r3, [pc, #324]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1f0      	bne.n	8003d50 <HAL_RCC_OscConfig+0xe8>
 8003d6e:	e000      	b.n	8003d72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d063      	beq.n	8003e46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d7e:	4b4a      	ldr	r3, [pc, #296]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f003 030c 	and.w	r3, r3, #12
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00b      	beq.n	8003da2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d8a:	4b47      	ldr	r3, [pc, #284]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d92:	2b08      	cmp	r3, #8
 8003d94:	d11c      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d96:	4b44      	ldr	r3, [pc, #272]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d116      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003da2:	4b41      	ldr	r3, [pc, #260]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d005      	beq.n	8003dba <HAL_RCC_OscConfig+0x152>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d001      	beq.n	8003dba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e1c7      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dba:	4b3b      	ldr	r3, [pc, #236]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	00db      	lsls	r3, r3, #3
 8003dc8:	4937      	ldr	r1, [pc, #220]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dce:	e03a      	b.n	8003e46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d020      	beq.n	8003e1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dd8:	4b34      	ldr	r3, [pc, #208]	; (8003eac <HAL_RCC_OscConfig+0x244>)
 8003dda:	2201      	movs	r2, #1
 8003ddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dde:	f7fd fa8d 	bl	80012fc <HAL_GetTick>
 8003de2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de4:	e008      	b.n	8003df8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003de6:	f7fd fa89 	bl	80012fc <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e1a8      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003df8:	4b2b      	ldr	r3, [pc, #172]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0f0      	beq.n	8003de6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e04:	4b28      	ldr	r3, [pc, #160]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	00db      	lsls	r3, r3, #3
 8003e12:	4925      	ldr	r1, [pc, #148]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	600b      	str	r3, [r1, #0]
 8003e18:	e015      	b.n	8003e46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e1a:	4b24      	ldr	r3, [pc, #144]	; (8003eac <HAL_RCC_OscConfig+0x244>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e20:	f7fd fa6c 	bl	80012fc <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e28:	f7fd fa68 	bl	80012fc <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e187      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e3a:	4b1b      	ldr	r3, [pc, #108]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1f0      	bne.n	8003e28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0308 	and.w	r3, r3, #8
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d036      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d016      	beq.n	8003e88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e5a:	4b15      	ldr	r3, [pc, #84]	; (8003eb0 <HAL_RCC_OscConfig+0x248>)
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e60:	f7fd fa4c 	bl	80012fc <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e68:	f7fd fa48 	bl	80012fc <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e167      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e7a:	4b0b      	ldr	r3, [pc, #44]	; (8003ea8 <HAL_RCC_OscConfig+0x240>)
 8003e7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0f0      	beq.n	8003e68 <HAL_RCC_OscConfig+0x200>
 8003e86:	e01b      	b.n	8003ec0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e88:	4b09      	ldr	r3, [pc, #36]	; (8003eb0 <HAL_RCC_OscConfig+0x248>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e8e:	f7fd fa35 	bl	80012fc <HAL_GetTick>
 8003e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e94:	e00e      	b.n	8003eb4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e96:	f7fd fa31 	bl	80012fc <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d907      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e150      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	42470000 	.word	0x42470000
 8003eb0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eb4:	4b88      	ldr	r3, [pc, #544]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003eb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1ea      	bne.n	8003e96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 8097 	beq.w	8003ffc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ed2:	4b81      	ldr	r3, [pc, #516]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10f      	bne.n	8003efe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	60bb      	str	r3, [r7, #8]
 8003ee2:	4b7d      	ldr	r3, [pc, #500]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee6:	4a7c      	ldr	r2, [pc, #496]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eec:	6413      	str	r3, [r2, #64]	; 0x40
 8003eee:	4b7a      	ldr	r3, [pc, #488]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ef6:	60bb      	str	r3, [r7, #8]
 8003ef8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003efa:	2301      	movs	r3, #1
 8003efc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003efe:	4b77      	ldr	r3, [pc, #476]	; (80040dc <HAL_RCC_OscConfig+0x474>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d118      	bne.n	8003f3c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f0a:	4b74      	ldr	r3, [pc, #464]	; (80040dc <HAL_RCC_OscConfig+0x474>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a73      	ldr	r2, [pc, #460]	; (80040dc <HAL_RCC_OscConfig+0x474>)
 8003f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f16:	f7fd f9f1 	bl	80012fc <HAL_GetTick>
 8003f1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1c:	e008      	b.n	8003f30 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f1e:	f7fd f9ed 	bl	80012fc <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e10c      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f30:	4b6a      	ldr	r3, [pc, #424]	; (80040dc <HAL_RCC_OscConfig+0x474>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d0f0      	beq.n	8003f1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d106      	bne.n	8003f52 <HAL_RCC_OscConfig+0x2ea>
 8003f44:	4b64      	ldr	r3, [pc, #400]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f48:	4a63      	ldr	r2, [pc, #396]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f4a:	f043 0301 	orr.w	r3, r3, #1
 8003f4e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f50:	e01c      	b.n	8003f8c <HAL_RCC_OscConfig+0x324>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	2b05      	cmp	r3, #5
 8003f58:	d10c      	bne.n	8003f74 <HAL_RCC_OscConfig+0x30c>
 8003f5a:	4b5f      	ldr	r3, [pc, #380]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f5e:	4a5e      	ldr	r2, [pc, #376]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f60:	f043 0304 	orr.w	r3, r3, #4
 8003f64:	6713      	str	r3, [r2, #112]	; 0x70
 8003f66:	4b5c      	ldr	r3, [pc, #368]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6a:	4a5b      	ldr	r2, [pc, #364]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f6c:	f043 0301 	orr.w	r3, r3, #1
 8003f70:	6713      	str	r3, [r2, #112]	; 0x70
 8003f72:	e00b      	b.n	8003f8c <HAL_RCC_OscConfig+0x324>
 8003f74:	4b58      	ldr	r3, [pc, #352]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f78:	4a57      	ldr	r2, [pc, #348]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f7a:	f023 0301 	bic.w	r3, r3, #1
 8003f7e:	6713      	str	r3, [r2, #112]	; 0x70
 8003f80:	4b55      	ldr	r3, [pc, #340]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f84:	4a54      	ldr	r2, [pc, #336]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003f86:	f023 0304 	bic.w	r3, r3, #4
 8003f8a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d015      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f94:	f7fd f9b2 	bl	80012fc <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f9a:	e00a      	b.n	8003fb2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f9c:	f7fd f9ae 	bl	80012fc <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e0cb      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fb2:	4b49      	ldr	r3, [pc, #292]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0ee      	beq.n	8003f9c <HAL_RCC_OscConfig+0x334>
 8003fbe:	e014      	b.n	8003fea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fc0:	f7fd f99c 	bl	80012fc <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fc6:	e00a      	b.n	8003fde <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fc8:	f7fd f998 	bl	80012fc <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e0b5      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fde:	4b3e      	ldr	r3, [pc, #248]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1ee      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fea:	7dfb      	ldrb	r3, [r7, #23]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d105      	bne.n	8003ffc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ff0:	4b39      	ldr	r3, [pc, #228]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff4:	4a38      	ldr	r2, [pc, #224]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8003ff6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ffa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 80a1 	beq.w	8004148 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004006:	4b34      	ldr	r3, [pc, #208]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 030c 	and.w	r3, r3, #12
 800400e:	2b08      	cmp	r3, #8
 8004010:	d05c      	beq.n	80040cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	2b02      	cmp	r3, #2
 8004018:	d141      	bne.n	800409e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800401a:	4b31      	ldr	r3, [pc, #196]	; (80040e0 <HAL_RCC_OscConfig+0x478>)
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004020:	f7fd f96c 	bl	80012fc <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004028:	f7fd f968 	bl	80012fc <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e087      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800403a:	4b27      	ldr	r3, [pc, #156]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1f0      	bne.n	8004028 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	69da      	ldr	r2, [r3, #28]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004054:	019b      	lsls	r3, r3, #6
 8004056:	431a      	orrs	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405c:	085b      	lsrs	r3, r3, #1
 800405e:	3b01      	subs	r3, #1
 8004060:	041b      	lsls	r3, r3, #16
 8004062:	431a      	orrs	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004068:	061b      	lsls	r3, r3, #24
 800406a:	491b      	ldr	r1, [pc, #108]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 800406c:	4313      	orrs	r3, r2
 800406e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004070:	4b1b      	ldr	r3, [pc, #108]	; (80040e0 <HAL_RCC_OscConfig+0x478>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004076:	f7fd f941 	bl	80012fc <HAL_GetTick>
 800407a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800407c:	e008      	b.n	8004090 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800407e:	f7fd f93d 	bl	80012fc <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	2b02      	cmp	r3, #2
 800408a:	d901      	bls.n	8004090 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e05c      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004090:	4b11      	ldr	r3, [pc, #68]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d0f0      	beq.n	800407e <HAL_RCC_OscConfig+0x416>
 800409c:	e054      	b.n	8004148 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800409e:	4b10      	ldr	r3, [pc, #64]	; (80040e0 <HAL_RCC_OscConfig+0x478>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a4:	f7fd f92a 	bl	80012fc <HAL_GetTick>
 80040a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040ac:	f7fd f926 	bl	80012fc <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e045      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040be:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <HAL_RCC_OscConfig+0x470>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1f0      	bne.n	80040ac <HAL_RCC_OscConfig+0x444>
 80040ca:	e03d      	b.n	8004148 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d107      	bne.n	80040e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e038      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
 80040d8:	40023800 	.word	0x40023800
 80040dc:	40007000 	.word	0x40007000
 80040e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040e4:	4b1b      	ldr	r3, [pc, #108]	; (8004154 <HAL_RCC_OscConfig+0x4ec>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d028      	beq.n	8004144 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d121      	bne.n	8004144 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800410a:	429a      	cmp	r2, r3
 800410c:	d11a      	bne.n	8004144 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004114:	4013      	ands	r3, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800411a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800411c:	4293      	cmp	r3, r2
 800411e:	d111      	bne.n	8004144 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412a:	085b      	lsrs	r3, r3, #1
 800412c:	3b01      	subs	r3, #1
 800412e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004130:	429a      	cmp	r2, r3
 8004132:	d107      	bne.n	8004144 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004140:	429a      	cmp	r2, r3
 8004142:	d001      	beq.n	8004148 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e000      	b.n	800414a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3718      	adds	r7, #24
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	40023800 	.word	0x40023800

08004158 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e0cc      	b.n	8004306 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800416c:	4b68      	ldr	r3, [pc, #416]	; (8004310 <HAL_RCC_ClockConfig+0x1b8>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0307 	and.w	r3, r3, #7
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	429a      	cmp	r2, r3
 8004178:	d90c      	bls.n	8004194 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800417a:	4b65      	ldr	r3, [pc, #404]	; (8004310 <HAL_RCC_ClockConfig+0x1b8>)
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	b2d2      	uxtb	r2, r2
 8004180:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004182:	4b63      	ldr	r3, [pc, #396]	; (8004310 <HAL_RCC_ClockConfig+0x1b8>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	683a      	ldr	r2, [r7, #0]
 800418c:	429a      	cmp	r2, r3
 800418e:	d001      	beq.n	8004194 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e0b8      	b.n	8004306 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d020      	beq.n	80041e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0304 	and.w	r3, r3, #4
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d005      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041ac:	4b59      	ldr	r3, [pc, #356]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	4a58      	ldr	r2, [pc, #352]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80041b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0308 	and.w	r3, r3, #8
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d005      	beq.n	80041d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041c4:	4b53      	ldr	r3, [pc, #332]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	4a52      	ldr	r2, [pc, #328]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80041ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041d0:	4b50      	ldr	r3, [pc, #320]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	494d      	ldr	r1, [pc, #308]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d044      	beq.n	8004278 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d107      	bne.n	8004206 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041f6:	4b47      	ldr	r3, [pc, #284]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d119      	bne.n	8004236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e07f      	b.n	8004306 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2b02      	cmp	r3, #2
 800420c:	d003      	beq.n	8004216 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004212:	2b03      	cmp	r3, #3
 8004214:	d107      	bne.n	8004226 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004216:	4b3f      	ldr	r3, [pc, #252]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d109      	bne.n	8004236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e06f      	b.n	8004306 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004226:	4b3b      	ldr	r3, [pc, #236]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e067      	b.n	8004306 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004236:	4b37      	ldr	r3, [pc, #220]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f023 0203 	bic.w	r2, r3, #3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	4934      	ldr	r1, [pc, #208]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 8004244:	4313      	orrs	r3, r2
 8004246:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004248:	f7fd f858 	bl	80012fc <HAL_GetTick>
 800424c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800424e:	e00a      	b.n	8004266 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004250:	f7fd f854 	bl	80012fc <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	f241 3288 	movw	r2, #5000	; 0x1388
 800425e:	4293      	cmp	r3, r2
 8004260:	d901      	bls.n	8004266 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e04f      	b.n	8004306 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004266:	4b2b      	ldr	r3, [pc, #172]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 020c 	and.w	r2, r3, #12
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	429a      	cmp	r2, r3
 8004276:	d1eb      	bne.n	8004250 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004278:	4b25      	ldr	r3, [pc, #148]	; (8004310 <HAL_RCC_ClockConfig+0x1b8>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0307 	and.w	r3, r3, #7
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	429a      	cmp	r2, r3
 8004284:	d20c      	bcs.n	80042a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004286:	4b22      	ldr	r3, [pc, #136]	; (8004310 <HAL_RCC_ClockConfig+0x1b8>)
 8004288:	683a      	ldr	r2, [r7, #0]
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800428e:	4b20      	ldr	r3, [pc, #128]	; (8004310 <HAL_RCC_ClockConfig+0x1b8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0307 	and.w	r3, r3, #7
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	429a      	cmp	r2, r3
 800429a:	d001      	beq.n	80042a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e032      	b.n	8004306 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0304 	and.w	r3, r3, #4
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d008      	beq.n	80042be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042ac:	4b19      	ldr	r3, [pc, #100]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	4916      	ldr	r1, [pc, #88]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d009      	beq.n	80042de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042ca:	4b12      	ldr	r3, [pc, #72]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	490e      	ldr	r1, [pc, #56]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80042de:	f000 f821 	bl	8004324 <HAL_RCC_GetSysClockFreq>
 80042e2:	4602      	mov	r2, r0
 80042e4:	4b0b      	ldr	r3, [pc, #44]	; (8004314 <HAL_RCC_ClockConfig+0x1bc>)
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	091b      	lsrs	r3, r3, #4
 80042ea:	f003 030f 	and.w	r3, r3, #15
 80042ee:	490a      	ldr	r1, [pc, #40]	; (8004318 <HAL_RCC_ClockConfig+0x1c0>)
 80042f0:	5ccb      	ldrb	r3, [r1, r3]
 80042f2:	fa22 f303 	lsr.w	r3, r2, r3
 80042f6:	4a09      	ldr	r2, [pc, #36]	; (800431c <HAL_RCC_ClockConfig+0x1c4>)
 80042f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042fa:	4b09      	ldr	r3, [pc, #36]	; (8004320 <HAL_RCC_ClockConfig+0x1c8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fc feae 	bl	8001060 <HAL_InitTick>

  return HAL_OK;
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	40023c00 	.word	0x40023c00
 8004314:	40023800 	.word	0x40023800
 8004318:	0800bcfc 	.word	0x0800bcfc
 800431c:	2000002c 	.word	0x2000002c
 8004320:	20000030 	.word	0x20000030

08004324 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004328:	b094      	sub	sp, #80	; 0x50
 800432a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	647b      	str	r3, [r7, #68]	; 0x44
 8004330:	2300      	movs	r3, #0
 8004332:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004334:	2300      	movs	r3, #0
 8004336:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800433c:	4b79      	ldr	r3, [pc, #484]	; (8004524 <HAL_RCC_GetSysClockFreq+0x200>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f003 030c 	and.w	r3, r3, #12
 8004344:	2b08      	cmp	r3, #8
 8004346:	d00d      	beq.n	8004364 <HAL_RCC_GetSysClockFreq+0x40>
 8004348:	2b08      	cmp	r3, #8
 800434a:	f200 80e1 	bhi.w	8004510 <HAL_RCC_GetSysClockFreq+0x1ec>
 800434e:	2b00      	cmp	r3, #0
 8004350:	d002      	beq.n	8004358 <HAL_RCC_GetSysClockFreq+0x34>
 8004352:	2b04      	cmp	r3, #4
 8004354:	d003      	beq.n	800435e <HAL_RCC_GetSysClockFreq+0x3a>
 8004356:	e0db      	b.n	8004510 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004358:	4b73      	ldr	r3, [pc, #460]	; (8004528 <HAL_RCC_GetSysClockFreq+0x204>)
 800435a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800435c:	e0db      	b.n	8004516 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800435e:	4b73      	ldr	r3, [pc, #460]	; (800452c <HAL_RCC_GetSysClockFreq+0x208>)
 8004360:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004362:	e0d8      	b.n	8004516 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004364:	4b6f      	ldr	r3, [pc, #444]	; (8004524 <HAL_RCC_GetSysClockFreq+0x200>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800436c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800436e:	4b6d      	ldr	r3, [pc, #436]	; (8004524 <HAL_RCC_GetSysClockFreq+0x200>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d063      	beq.n	8004442 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800437a:	4b6a      	ldr	r3, [pc, #424]	; (8004524 <HAL_RCC_GetSysClockFreq+0x200>)
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	099b      	lsrs	r3, r3, #6
 8004380:	2200      	movs	r2, #0
 8004382:	63bb      	str	r3, [r7, #56]	; 0x38
 8004384:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004388:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800438c:	633b      	str	r3, [r7, #48]	; 0x30
 800438e:	2300      	movs	r3, #0
 8004390:	637b      	str	r3, [r7, #52]	; 0x34
 8004392:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004396:	4622      	mov	r2, r4
 8004398:	462b      	mov	r3, r5
 800439a:	f04f 0000 	mov.w	r0, #0
 800439e:	f04f 0100 	mov.w	r1, #0
 80043a2:	0159      	lsls	r1, r3, #5
 80043a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043a8:	0150      	lsls	r0, r2, #5
 80043aa:	4602      	mov	r2, r0
 80043ac:	460b      	mov	r3, r1
 80043ae:	4621      	mov	r1, r4
 80043b0:	1a51      	subs	r1, r2, r1
 80043b2:	6139      	str	r1, [r7, #16]
 80043b4:	4629      	mov	r1, r5
 80043b6:	eb63 0301 	sbc.w	r3, r3, r1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	f04f 0300 	mov.w	r3, #0
 80043c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043c8:	4659      	mov	r1, fp
 80043ca:	018b      	lsls	r3, r1, #6
 80043cc:	4651      	mov	r1, sl
 80043ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043d2:	4651      	mov	r1, sl
 80043d4:	018a      	lsls	r2, r1, #6
 80043d6:	4651      	mov	r1, sl
 80043d8:	ebb2 0801 	subs.w	r8, r2, r1
 80043dc:	4659      	mov	r1, fp
 80043de:	eb63 0901 	sbc.w	r9, r3, r1
 80043e2:	f04f 0200 	mov.w	r2, #0
 80043e6:	f04f 0300 	mov.w	r3, #0
 80043ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043f6:	4690      	mov	r8, r2
 80043f8:	4699      	mov	r9, r3
 80043fa:	4623      	mov	r3, r4
 80043fc:	eb18 0303 	adds.w	r3, r8, r3
 8004400:	60bb      	str	r3, [r7, #8]
 8004402:	462b      	mov	r3, r5
 8004404:	eb49 0303 	adc.w	r3, r9, r3
 8004408:	60fb      	str	r3, [r7, #12]
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	f04f 0300 	mov.w	r3, #0
 8004412:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004416:	4629      	mov	r1, r5
 8004418:	024b      	lsls	r3, r1, #9
 800441a:	4621      	mov	r1, r4
 800441c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004420:	4621      	mov	r1, r4
 8004422:	024a      	lsls	r2, r1, #9
 8004424:	4610      	mov	r0, r2
 8004426:	4619      	mov	r1, r3
 8004428:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800442a:	2200      	movs	r2, #0
 800442c:	62bb      	str	r3, [r7, #40]	; 0x28
 800442e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004430:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004434:	f7fb fecc 	bl	80001d0 <__aeabi_uldivmod>
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	4613      	mov	r3, r2
 800443e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004440:	e058      	b.n	80044f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004442:	4b38      	ldr	r3, [pc, #224]	; (8004524 <HAL_RCC_GetSysClockFreq+0x200>)
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	099b      	lsrs	r3, r3, #6
 8004448:	2200      	movs	r2, #0
 800444a:	4618      	mov	r0, r3
 800444c:	4611      	mov	r1, r2
 800444e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004452:	623b      	str	r3, [r7, #32]
 8004454:	2300      	movs	r3, #0
 8004456:	627b      	str	r3, [r7, #36]	; 0x24
 8004458:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800445c:	4642      	mov	r2, r8
 800445e:	464b      	mov	r3, r9
 8004460:	f04f 0000 	mov.w	r0, #0
 8004464:	f04f 0100 	mov.w	r1, #0
 8004468:	0159      	lsls	r1, r3, #5
 800446a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800446e:	0150      	lsls	r0, r2, #5
 8004470:	4602      	mov	r2, r0
 8004472:	460b      	mov	r3, r1
 8004474:	4641      	mov	r1, r8
 8004476:	ebb2 0a01 	subs.w	sl, r2, r1
 800447a:	4649      	mov	r1, r9
 800447c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004480:	f04f 0200 	mov.w	r2, #0
 8004484:	f04f 0300 	mov.w	r3, #0
 8004488:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800448c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004490:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004494:	ebb2 040a 	subs.w	r4, r2, sl
 8004498:	eb63 050b 	sbc.w	r5, r3, fp
 800449c:	f04f 0200 	mov.w	r2, #0
 80044a0:	f04f 0300 	mov.w	r3, #0
 80044a4:	00eb      	lsls	r3, r5, #3
 80044a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044aa:	00e2      	lsls	r2, r4, #3
 80044ac:	4614      	mov	r4, r2
 80044ae:	461d      	mov	r5, r3
 80044b0:	4643      	mov	r3, r8
 80044b2:	18e3      	adds	r3, r4, r3
 80044b4:	603b      	str	r3, [r7, #0]
 80044b6:	464b      	mov	r3, r9
 80044b8:	eb45 0303 	adc.w	r3, r5, r3
 80044bc:	607b      	str	r3, [r7, #4]
 80044be:	f04f 0200 	mov.w	r2, #0
 80044c2:	f04f 0300 	mov.w	r3, #0
 80044c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044ca:	4629      	mov	r1, r5
 80044cc:	028b      	lsls	r3, r1, #10
 80044ce:	4621      	mov	r1, r4
 80044d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044d4:	4621      	mov	r1, r4
 80044d6:	028a      	lsls	r2, r1, #10
 80044d8:	4610      	mov	r0, r2
 80044da:	4619      	mov	r1, r3
 80044dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044de:	2200      	movs	r2, #0
 80044e0:	61bb      	str	r3, [r7, #24]
 80044e2:	61fa      	str	r2, [r7, #28]
 80044e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044e8:	f7fb fe72 	bl	80001d0 <__aeabi_uldivmod>
 80044ec:	4602      	mov	r2, r0
 80044ee:	460b      	mov	r3, r1
 80044f0:	4613      	mov	r3, r2
 80044f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044f4:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <HAL_RCC_GetSysClockFreq+0x200>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	0c1b      	lsrs	r3, r3, #16
 80044fa:	f003 0303 	and.w	r3, r3, #3
 80044fe:	3301      	adds	r3, #1
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004504:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004506:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004508:	fbb2 f3f3 	udiv	r3, r2, r3
 800450c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800450e:	e002      	b.n	8004516 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004510:	4b05      	ldr	r3, [pc, #20]	; (8004528 <HAL_RCC_GetSysClockFreq+0x204>)
 8004512:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004514:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004516:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004518:	4618      	mov	r0, r3
 800451a:	3750      	adds	r7, #80	; 0x50
 800451c:	46bd      	mov	sp, r7
 800451e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004522:	bf00      	nop
 8004524:	40023800 	.word	0x40023800
 8004528:	00f42400 	.word	0x00f42400
 800452c:	007a1200 	.word	0x007a1200

08004530 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004534:	4b03      	ldr	r3, [pc, #12]	; (8004544 <HAL_RCC_GetHCLKFreq+0x14>)
 8004536:	681b      	ldr	r3, [r3, #0]
}
 8004538:	4618      	mov	r0, r3
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	2000002c 	.word	0x2000002c

08004548 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800454c:	f7ff fff0 	bl	8004530 <HAL_RCC_GetHCLKFreq>
 8004550:	4602      	mov	r2, r0
 8004552:	4b05      	ldr	r3, [pc, #20]	; (8004568 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	0a9b      	lsrs	r3, r3, #10
 8004558:	f003 0307 	and.w	r3, r3, #7
 800455c:	4903      	ldr	r1, [pc, #12]	; (800456c <HAL_RCC_GetPCLK1Freq+0x24>)
 800455e:	5ccb      	ldrb	r3, [r1, r3]
 8004560:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004564:	4618      	mov	r0, r3
 8004566:	bd80      	pop	{r7, pc}
 8004568:	40023800 	.word	0x40023800
 800456c:	0800bd0c 	.word	0x0800bd0c

08004570 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	220f      	movs	r2, #15
 800457e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004580:	4b12      	ldr	r3, [pc, #72]	; (80045cc <HAL_RCC_GetClockConfig+0x5c>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f003 0203 	and.w	r2, r3, #3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800458c:	4b0f      	ldr	r3, [pc, #60]	; (80045cc <HAL_RCC_GetClockConfig+0x5c>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004598:	4b0c      	ldr	r3, [pc, #48]	; (80045cc <HAL_RCC_GetClockConfig+0x5c>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80045a4:	4b09      	ldr	r3, [pc, #36]	; (80045cc <HAL_RCC_GetClockConfig+0x5c>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	08db      	lsrs	r3, r3, #3
 80045aa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80045b2:	4b07      	ldr	r3, [pc, #28]	; (80045d0 <HAL_RCC_GetClockConfig+0x60>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0207 	and.w	r2, r3, #7
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	601a      	str	r2, [r3, #0]
}
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	40023800 	.word	0x40023800
 80045d0:	40023c00 	.word	0x40023c00

080045d4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045dc:	2300      	movs	r3, #0
 80045de:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0301 	and.w	r3, r3, #1
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d105      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d035      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80045fc:	4b62      	ldr	r3, [pc, #392]	; (8004788 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80045fe:	2200      	movs	r2, #0
 8004600:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004602:	f7fc fe7b 	bl	80012fc <HAL_GetTick>
 8004606:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004608:	e008      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800460a:	f7fc fe77 	bl	80012fc <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d901      	bls.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e0b0      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800461c:	4b5b      	ldr	r3, [pc, #364]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1f0      	bne.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	019a      	lsls	r2, r3, #6
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	071b      	lsls	r3, r3, #28
 8004634:	4955      	ldr	r1, [pc, #340]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004636:	4313      	orrs	r3, r2
 8004638:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800463c:	4b52      	ldr	r3, [pc, #328]	; (8004788 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800463e:	2201      	movs	r2, #1
 8004640:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004642:	f7fc fe5b 	bl	80012fc <HAL_GetTick>
 8004646:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004648:	e008      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800464a:	f7fc fe57 	bl	80012fc <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d901      	bls.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e090      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800465c:	4b4b      	ldr	r3, [pc, #300]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d0f0      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	f000 8083 	beq.w	800477c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004676:	2300      	movs	r3, #0
 8004678:	60fb      	str	r3, [r7, #12]
 800467a:	4b44      	ldr	r3, [pc, #272]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800467c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467e:	4a43      	ldr	r2, [pc, #268]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004680:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004684:	6413      	str	r3, [r2, #64]	; 0x40
 8004686:	4b41      	ldr	r3, [pc, #260]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004692:	4b3f      	ldr	r3, [pc, #252]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a3e      	ldr	r2, [pc, #248]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800469c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800469e:	f7fc fe2d 	bl	80012fc <HAL_GetTick>
 80046a2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80046a4:	e008      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80046a6:	f7fc fe29 	bl	80012fc <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d901      	bls.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e062      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80046b8:	4b35      	ldr	r3, [pc, #212]	; (8004790 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0f0      	beq.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046c4:	4b31      	ldr	r3, [pc, #196]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046cc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d02f      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d028      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046e2:	4b2a      	ldr	r3, [pc, #168]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046ea:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046ec:	4b29      	ldr	r3, [pc, #164]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80046ee:	2201      	movs	r2, #1
 80046f0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046f2:	4b28      	ldr	r3, [pc, #160]	; (8004794 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80046f8:	4a24      	ldr	r2, [pc, #144]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80046fe:	4b23      	ldr	r3, [pc, #140]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b01      	cmp	r3, #1
 8004708:	d114      	bne.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800470a:	f7fc fdf7 	bl	80012fc <HAL_GetTick>
 800470e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004710:	e00a      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004712:	f7fc fdf3 	bl	80012fc <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004720:	4293      	cmp	r3, r2
 8004722:	d901      	bls.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e02a      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004728:	4b18      	ldr	r3, [pc, #96]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0ee      	beq.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800473c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004740:	d10d      	bne.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004742:	4b12      	ldr	r3, [pc, #72]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004752:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004756:	490d      	ldr	r1, [pc, #52]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004758:	4313      	orrs	r3, r2
 800475a:	608b      	str	r3, [r1, #8]
 800475c:	e005      	b.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800475e:	4b0b      	ldr	r3, [pc, #44]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	4a0a      	ldr	r2, [pc, #40]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004764:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004768:	6093      	str	r3, [r2, #8]
 800476a:	4b08      	ldr	r3, [pc, #32]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800476c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004776:	4905      	ldr	r1, [pc, #20]	; (800478c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004778:	4313      	orrs	r3, r2
 800477a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3718      	adds	r7, #24
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	42470068 	.word	0x42470068
 800478c:	40023800 	.word	0x40023800
 8004790:	40007000 	.word	0x40007000
 8004794:	42470e40 	.word	0x42470e40

08004798 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004798:	b480      	push	{r7}
 800479a:	b087      	sub	sp, #28
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80047a8:	2300      	movs	r3, #0
 80047aa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80047ac:	2300      	movs	r3, #0
 80047ae:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d13e      	bne.n	8004834 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80047b6:	4b23      	ldr	r3, [pc, #140]	; (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d005      	beq.n	80047d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d12f      	bne.n	800482c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80047cc:	4b1e      	ldr	r3, [pc, #120]	; (8004848 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80047ce:	617b      	str	r3, [r7, #20]
          break;
 80047d0:	e02f      	b.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80047d2:	4b1c      	ldr	r3, [pc, #112]	; (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047de:	d108      	bne.n	80047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80047e0:	4b18      	ldr	r3, [pc, #96]	; (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047e8:	4a18      	ldr	r2, [pc, #96]	; (800484c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80047ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ee:	613b      	str	r3, [r7, #16]
 80047f0:	e007      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80047f2:	4b14      	ldr	r3, [pc, #80]	; (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047fa:	4a15      	ldr	r2, [pc, #84]	; (8004850 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004802:	4b10      	ldr	r3, [pc, #64]	; (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004804:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004808:	099b      	lsrs	r3, r3, #6
 800480a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	fb02 f303 	mul.w	r3, r2, r3
 8004814:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004816:	4b0b      	ldr	r3, [pc, #44]	; (8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004818:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800481c:	0f1b      	lsrs	r3, r3, #28
 800481e:	f003 0307 	and.w	r3, r3, #7
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	fbb2 f3f3 	udiv	r3, r2, r3
 8004828:	617b      	str	r3, [r7, #20]
          break;
 800482a:	e002      	b.n	8004832 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	617b      	str	r3, [r7, #20]
          break;
 8004830:	bf00      	nop
        }
      }
      break;
 8004832:	bf00      	nop
    }
  }
  return frequency;
 8004834:	697b      	ldr	r3, [r7, #20]
}
 8004836:	4618      	mov	r0, r3
 8004838:	371c      	adds	r7, #28
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	40023800 	.word	0x40023800
 8004848:	00bb8000 	.word	0x00bb8000
 800484c:	007a1200 	.word	0x007a1200
 8004850:	00f42400 	.word	0x00f42400

08004854 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e07b      	b.n	800495e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486a:	2b00      	cmp	r3, #0
 800486c:	d108      	bne.n	8004880 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004876:	d009      	beq.n	800488c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	61da      	str	r2, [r3, #28]
 800487e:	e005      	b.n	800488c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d106      	bne.n	80048ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f7fc fb5c 	bl	8000f64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2202      	movs	r2, #2
 80048b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80048d4:	431a      	orrs	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048de:	431a      	orrs	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	431a      	orrs	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048fc:	431a      	orrs	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004910:	ea42 0103 	orr.w	r1, r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004918:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	430a      	orrs	r2, r1
 8004922:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	0c1b      	lsrs	r3, r3, #16
 800492a:	f003 0104 	and.w	r1, r3, #4
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004932:	f003 0210 	and.w	r2, r3, #16
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	430a      	orrs	r2, r1
 800493c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	69da      	ldr	r2, [r3, #28]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800494c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b088      	sub	sp, #32
 800496a:	af00      	add	r7, sp, #0
 800496c:	60f8      	str	r0, [r7, #12]
 800496e:	60b9      	str	r1, [r7, #8]
 8004970:	603b      	str	r3, [r7, #0]
 8004972:	4613      	mov	r3, r2
 8004974:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004976:	2300      	movs	r3, #0
 8004978:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004980:	2b01      	cmp	r3, #1
 8004982:	d101      	bne.n	8004988 <HAL_SPI_Transmit+0x22>
 8004984:	2302      	movs	r3, #2
 8004986:	e126      	b.n	8004bd6 <HAL_SPI_Transmit+0x270>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004990:	f7fc fcb4 	bl	80012fc <HAL_GetTick>
 8004994:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004996:	88fb      	ldrh	r3, [r7, #6]
 8004998:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d002      	beq.n	80049ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80049a6:	2302      	movs	r3, #2
 80049a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80049aa:	e10b      	b.n	8004bc4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d002      	beq.n	80049b8 <HAL_SPI_Transmit+0x52>
 80049b2:	88fb      	ldrh	r3, [r7, #6]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d102      	bne.n	80049be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80049bc:	e102      	b.n	8004bc4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2203      	movs	r2, #3
 80049c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	88fa      	ldrh	r2, [r7, #6]
 80049d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	88fa      	ldrh	r2, [r7, #6]
 80049dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a04:	d10f      	bne.n	8004a26 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a14:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a30:	2b40      	cmp	r3, #64	; 0x40
 8004a32:	d007      	beq.n	8004a44 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a4c:	d14b      	bne.n	8004ae6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d002      	beq.n	8004a5c <HAL_SPI_Transmit+0xf6>
 8004a56:	8afb      	ldrh	r3, [r7, #22]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d13e      	bne.n	8004ada <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a60:	881a      	ldrh	r2, [r3, #0]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6c:	1c9a      	adds	r2, r3, #2
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a80:	e02b      	b.n	8004ada <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d112      	bne.n	8004ab6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a94:	881a      	ldrh	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa0:	1c9a      	adds	r2, r3, #2
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	3b01      	subs	r3, #1
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	86da      	strh	r2, [r3, #54]	; 0x36
 8004ab4:	e011      	b.n	8004ada <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ab6:	f7fc fc21 	bl	80012fc <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d803      	bhi.n	8004ace <HAL_SPI_Transmit+0x168>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004acc:	d102      	bne.n	8004ad4 <HAL_SPI_Transmit+0x16e>
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d102      	bne.n	8004ada <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ad8:	e074      	b.n	8004bc4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1ce      	bne.n	8004a82 <HAL_SPI_Transmit+0x11c>
 8004ae4:	e04c      	b.n	8004b80 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d002      	beq.n	8004af4 <HAL_SPI_Transmit+0x18e>
 8004aee:	8afb      	ldrh	r3, [r7, #22]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d140      	bne.n	8004b76 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	330c      	adds	r3, #12
 8004afe:	7812      	ldrb	r2, [r2, #0]
 8004b00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004b1a:	e02c      	b.n	8004b76 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d113      	bne.n	8004b52 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	330c      	adds	r3, #12
 8004b34:	7812      	ldrb	r2, [r2, #0]
 8004b36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3c:	1c5a      	adds	r2, r3, #1
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004b50:	e011      	b.n	8004b76 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b52:	f7fc fbd3 	bl	80012fc <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d803      	bhi.n	8004b6a <HAL_SPI_Transmit+0x204>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b68:	d102      	bne.n	8004b70 <HAL_SPI_Transmit+0x20a>
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d102      	bne.n	8004b76 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004b74:	e026      	b.n	8004bc4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1cd      	bne.n	8004b1c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	6839      	ldr	r1, [r7, #0]
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f000 fbcb 	bl	8005320 <SPI_EndRxTxTransaction>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d002      	beq.n	8004b96 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2220      	movs	r2, #32
 8004b94:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10a      	bne.n	8004bb4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	613b      	str	r3, [r7, #16]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	613b      	str	r3, [r7, #16]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	613b      	str	r3, [r7, #16]
 8004bb2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	77fb      	strb	r3, [r7, #31]
 8004bc0:	e000      	b.n	8004bc4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004bc2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004bd4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3720      	adds	r7, #32
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b088      	sub	sp, #32
 8004be2:	af02      	add	r7, sp, #8
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	603b      	str	r3, [r7, #0]
 8004bea:	4613      	mov	r3, r2
 8004bec:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bfa:	d112      	bne.n	8004c22 <HAL_SPI_Receive+0x44>
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d10e      	bne.n	8004c22 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2204      	movs	r2, #4
 8004c08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004c0c:	88fa      	ldrh	r2, [r7, #6]
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	4613      	mov	r3, r2
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	68b9      	ldr	r1, [r7, #8]
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f000 f8f1 	bl	8004e00 <HAL_SPI_TransmitReceive>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	e0ea      	b.n	8004df8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d101      	bne.n	8004c30 <HAL_SPI_Receive+0x52>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e0e3      	b.n	8004df8 <HAL_SPI_Receive+0x21a>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c38:	f7fc fb60 	bl	80012fc <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d002      	beq.n	8004c50 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004c4e:	e0ca      	b.n	8004de6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <HAL_SPI_Receive+0x7e>
 8004c56:	88fb      	ldrh	r3, [r7, #6]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d102      	bne.n	8004c62 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004c60:	e0c1      	b.n	8004de6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2204      	movs	r2, #4
 8004c66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	88fa      	ldrh	r2, [r7, #6]
 8004c7a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	88fa      	ldrh	r2, [r7, #6]
 8004c80:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ca8:	d10f      	bne.n	8004cca <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004cc8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cd4:	2b40      	cmp	r3, #64	; 0x40
 8004cd6:	d007      	beq.n	8004ce8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ce6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d162      	bne.n	8004db6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004cf0:	e02e      	b.n	8004d50 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f003 0301 	and.w	r3, r3, #1
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d115      	bne.n	8004d2c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f103 020c 	add.w	r2, r3, #12
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0c:	7812      	ldrb	r2, [r2, #0]
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d16:	1c5a      	adds	r2, r3, #1
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	3b01      	subs	r3, #1
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d2a:	e011      	b.n	8004d50 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d2c:	f7fc fae6 	bl	80012fc <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d803      	bhi.n	8004d44 <HAL_SPI_Receive+0x166>
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d42:	d102      	bne.n	8004d4a <HAL_SPI_Receive+0x16c>
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d102      	bne.n	8004d50 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004d4e:	e04a      	b.n	8004de6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1cb      	bne.n	8004cf2 <HAL_SPI_Receive+0x114>
 8004d5a:	e031      	b.n	8004dc0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d113      	bne.n	8004d92 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68da      	ldr	r2, [r3, #12]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d74:	b292      	uxth	r2, r2
 8004d76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7c:	1c9a      	adds	r2, r3, #2
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d90:	e011      	b.n	8004db6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d92:	f7fc fab3 	bl	80012fc <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d803      	bhi.n	8004daa <HAL_SPI_Receive+0x1cc>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da8:	d102      	bne.n	8004db0 <HAL_SPI_Receive+0x1d2>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d102      	bne.n	8004db6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004db4:	e017      	b.n	8004de6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1cd      	bne.n	8004d5c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	6839      	ldr	r1, [r7, #0]
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 fa45 	bl	8005254 <SPI_EndRxTransaction>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d002      	beq.n	8004dd6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d002      	beq.n	8004de4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	75fb      	strb	r3, [r7, #23]
 8004de2:	e000      	b.n	8004de6 <HAL_SPI_Receive+0x208>
  }

error :
 8004de4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3718      	adds	r7, #24
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08c      	sub	sp, #48	; 0x30
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	60b9      	str	r1, [r7, #8]
 8004e0a:	607a      	str	r2, [r7, #4]
 8004e0c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004e12:	2300      	movs	r3, #0
 8004e14:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d101      	bne.n	8004e26 <HAL_SPI_TransmitReceive+0x26>
 8004e22:	2302      	movs	r3, #2
 8004e24:	e18a      	b.n	800513c <HAL_SPI_TransmitReceive+0x33c>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e2e:	f7fc fa65 	bl	80012fc <HAL_GetTick>
 8004e32:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004e44:	887b      	ldrh	r3, [r7, #2]
 8004e46:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004e48:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d00f      	beq.n	8004e70 <HAL_SPI_TransmitReceive+0x70>
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e56:	d107      	bne.n	8004e68 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d103      	bne.n	8004e68 <HAL_SPI_TransmitReceive+0x68>
 8004e60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e64:	2b04      	cmp	r3, #4
 8004e66:	d003      	beq.n	8004e70 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004e68:	2302      	movs	r3, #2
 8004e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004e6e:	e15b      	b.n	8005128 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d005      	beq.n	8004e82 <HAL_SPI_TransmitReceive+0x82>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d002      	beq.n	8004e82 <HAL_SPI_TransmitReceive+0x82>
 8004e7c:	887b      	ldrh	r3, [r7, #2]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d103      	bne.n	8004e8a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004e88:	e14e      	b.n	8005128 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d003      	beq.n	8004e9e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2205      	movs	r2, #5
 8004e9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	887a      	ldrh	r2, [r7, #2]
 8004eae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	887a      	ldrh	r2, [r7, #2]
 8004eb4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	887a      	ldrh	r2, [r7, #2]
 8004ec0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	887a      	ldrh	r2, [r7, #2]
 8004ec6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ede:	2b40      	cmp	r3, #64	; 0x40
 8004ee0:	d007      	beq.n	8004ef2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ef0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004efa:	d178      	bne.n	8004fee <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d002      	beq.n	8004f0a <HAL_SPI_TransmitReceive+0x10a>
 8004f04:	8b7b      	ldrh	r3, [r7, #26]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d166      	bne.n	8004fd8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0e:	881a      	ldrh	r2, [r3, #0]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1a:	1c9a      	adds	r2, r3, #2
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f2e:	e053      	b.n	8004fd8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d11b      	bne.n	8004f76 <HAL_SPI_TransmitReceive+0x176>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d016      	beq.n	8004f76 <HAL_SPI_TransmitReceive+0x176>
 8004f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d113      	bne.n	8004f76 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f52:	881a      	ldrh	r2, [r3, #0]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5e:	1c9a      	adds	r2, r3, #2
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d119      	bne.n	8004fb8 <HAL_SPI_TransmitReceive+0x1b8>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d014      	beq.n	8004fb8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f98:	b292      	uxth	r2, r2
 8004f9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa0:	1c9a      	adds	r2, r3, #2
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004fb8:	f7fc f9a0 	bl	80012fc <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d807      	bhi.n	8004fd8 <HAL_SPI_TransmitReceive+0x1d8>
 8004fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fce:	d003      	beq.n	8004fd8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004fd6:	e0a7      	b.n	8005128 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1a6      	bne.n	8004f30 <HAL_SPI_TransmitReceive+0x130>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d1a1      	bne.n	8004f30 <HAL_SPI_TransmitReceive+0x130>
 8004fec:	e07c      	b.n	80050e8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <HAL_SPI_TransmitReceive+0x1fc>
 8004ff6:	8b7b      	ldrh	r3, [r7, #26]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d16b      	bne.n	80050d4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	330c      	adds	r3, #12
 8005006:	7812      	ldrb	r2, [r2, #0]
 8005008:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500e:	1c5a      	adds	r2, r3, #1
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005022:	e057      	b.n	80050d4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b02      	cmp	r3, #2
 8005030:	d11c      	bne.n	800506c <HAL_SPI_TransmitReceive+0x26c>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005036:	b29b      	uxth	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	d017      	beq.n	800506c <HAL_SPI_TransmitReceive+0x26c>
 800503c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800503e:	2b01      	cmp	r3, #1
 8005040:	d114      	bne.n	800506c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	330c      	adds	r3, #12
 800504c:	7812      	ldrb	r2, [r2, #0]
 800504e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005054:	1c5a      	adds	r2, r3, #1
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800505e:	b29b      	uxth	r3, r3
 8005060:	3b01      	subs	r3, #1
 8005062:	b29a      	uxth	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005068:	2300      	movs	r3, #0
 800506a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f003 0301 	and.w	r3, r3, #1
 8005076:	2b01      	cmp	r3, #1
 8005078:	d119      	bne.n	80050ae <HAL_SPI_TransmitReceive+0x2ae>
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800507e:	b29b      	uxth	r3, r3
 8005080:	2b00      	cmp	r3, #0
 8005082:	d014      	beq.n	80050ae <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68da      	ldr	r2, [r3, #12]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508e:	b2d2      	uxtb	r2, r2
 8005090:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005096:	1c5a      	adds	r2, r3, #1
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	3b01      	subs	r3, #1
 80050a4:	b29a      	uxth	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050aa:	2301      	movs	r3, #1
 80050ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050ae:	f7fc f925 	bl	80012fc <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d803      	bhi.n	80050c6 <HAL_SPI_TransmitReceive+0x2c6>
 80050be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c4:	d102      	bne.n	80050cc <HAL_SPI_TransmitReceive+0x2cc>
 80050c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d103      	bne.n	80050d4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80050d2:	e029      	b.n	8005128 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050d8:	b29b      	uxth	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1a2      	bne.n	8005024 <HAL_SPI_TransmitReceive+0x224>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d19d      	bne.n	8005024 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80050ec:	68f8      	ldr	r0, [r7, #12]
 80050ee:	f000 f917 	bl	8005320 <SPI_EndRxTxTransaction>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d006      	beq.n	8005106 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2220      	movs	r2, #32
 8005102:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005104:	e010      	b.n	8005128 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d10b      	bne.n	8005126 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800510e:	2300      	movs	r3, #0
 8005110:	617b      	str	r3, [r7, #20]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	617b      	str	r3, [r7, #20]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	617b      	str	r3, [r7, #20]
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	e000      	b.n	8005128 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005126:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005138:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800513c:	4618      	mov	r0, r3
 800513e:	3730      	adds	r7, #48	; 0x30
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b088      	sub	sp, #32
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	603b      	str	r3, [r7, #0]
 8005150:	4613      	mov	r3, r2
 8005152:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005154:	f7fc f8d2 	bl	80012fc <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800515c:	1a9b      	subs	r3, r3, r2
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	4413      	add	r3, r2
 8005162:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005164:	f7fc f8ca 	bl	80012fc <HAL_GetTick>
 8005168:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800516a:	4b39      	ldr	r3, [pc, #228]	; (8005250 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	015b      	lsls	r3, r3, #5
 8005170:	0d1b      	lsrs	r3, r3, #20
 8005172:	69fa      	ldr	r2, [r7, #28]
 8005174:	fb02 f303 	mul.w	r3, r2, r3
 8005178:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800517a:	e054      	b.n	8005226 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005182:	d050      	beq.n	8005226 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005184:	f7fc f8ba 	bl	80012fc <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	429a      	cmp	r2, r3
 8005192:	d902      	bls.n	800519a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d13d      	bne.n	8005216 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80051a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051b2:	d111      	bne.n	80051d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051bc:	d004      	beq.n	80051c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051c6:	d107      	bne.n	80051d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051e0:	d10f      	bne.n	8005202 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80051f0:	601a      	str	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005200:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e017      	b.n	8005246 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d101      	bne.n	8005220 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	3b01      	subs	r3, #1
 8005224:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	4013      	ands	r3, r2
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	429a      	cmp	r2, r3
 8005234:	bf0c      	ite	eq
 8005236:	2301      	moveq	r3, #1
 8005238:	2300      	movne	r3, #0
 800523a:	b2db      	uxtb	r3, r3
 800523c:	461a      	mov	r2, r3
 800523e:	79fb      	ldrb	r3, [r7, #7]
 8005240:	429a      	cmp	r2, r3
 8005242:	d19b      	bne.n	800517c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3720      	adds	r7, #32
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	2000002c 	.word	0x2000002c

08005254 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af02      	add	r7, sp, #8
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005268:	d111      	bne.n	800528e <SPI_EndRxTransaction+0x3a>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005272:	d004      	beq.n	800527e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800527c:	d107      	bne.n	800528e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800528c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005296:	d12a      	bne.n	80052ee <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052a0:	d012      	beq.n	80052c8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	9300      	str	r3, [sp, #0]
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	2200      	movs	r2, #0
 80052aa:	2180      	movs	r1, #128	; 0x80
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f7ff ff49 	bl	8005144 <SPI_WaitFlagStateUntilTimeout>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d02d      	beq.n	8005314 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052bc:	f043 0220 	orr.w	r2, r3, #32
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e026      	b.n	8005316 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	9300      	str	r3, [sp, #0]
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	2200      	movs	r2, #0
 80052d0:	2101      	movs	r1, #1
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f7ff ff36 	bl	8005144 <SPI_WaitFlagStateUntilTimeout>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d01a      	beq.n	8005314 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052e2:	f043 0220 	orr.w	r2, r3, #32
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e013      	b.n	8005316 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2200      	movs	r2, #0
 80052f6:	2101      	movs	r1, #1
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f7ff ff23 	bl	8005144 <SPI_WaitFlagStateUntilTimeout>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d007      	beq.n	8005314 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005308:	f043 0220 	orr.w	r2, r3, #32
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	e000      	b.n	8005316 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
	...

08005320 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b088      	sub	sp, #32
 8005324:	af02      	add	r7, sp, #8
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800532c:	4b1b      	ldr	r3, [pc, #108]	; (800539c <SPI_EndRxTxTransaction+0x7c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a1b      	ldr	r2, [pc, #108]	; (80053a0 <SPI_EndRxTxTransaction+0x80>)
 8005332:	fba2 2303 	umull	r2, r3, r2, r3
 8005336:	0d5b      	lsrs	r3, r3, #21
 8005338:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800533c:	fb02 f303 	mul.w	r3, r2, r3
 8005340:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800534a:	d112      	bne.n	8005372 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	2200      	movs	r2, #0
 8005354:	2180      	movs	r1, #128	; 0x80
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f7ff fef4 	bl	8005144 <SPI_WaitFlagStateUntilTimeout>
 800535c:	4603      	mov	r3, r0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d016      	beq.n	8005390 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005366:	f043 0220 	orr.w	r2, r3, #32
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e00f      	b.n	8005392 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00a      	beq.n	800538e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	3b01      	subs	r3, #1
 800537c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005388:	2b80      	cmp	r3, #128	; 0x80
 800538a:	d0f2      	beq.n	8005372 <SPI_EndRxTxTransaction+0x52>
 800538c:	e000      	b.n	8005390 <SPI_EndRxTxTransaction+0x70>
        break;
 800538e:	bf00      	nop
  }

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3718      	adds	r7, #24
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	2000002c 	.word	0x2000002c
 80053a0:	165e9f81 	.word	0x165e9f81

080053a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e041      	b.n	800543a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d106      	bne.n	80053d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f839 	bl	8005442 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	3304      	adds	r3, #4
 80053e0:	4619      	mov	r1, r3
 80053e2:	4610      	mov	r0, r2
 80053e4:	f000 f9d8 	bl	8005798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005442:	b480      	push	{r7}
 8005444:	b083      	sub	sp, #12
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800544a:	bf00      	nop
 800544c:	370c      	adds	r7, #12
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
	...

08005458 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005466:	b2db      	uxtb	r3, r3
 8005468:	2b01      	cmp	r3, #1
 800546a:	d001      	beq.n	8005470 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e04e      	b.n	800550e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68da      	ldr	r2, [r3, #12]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0201 	orr.w	r2, r2, #1
 8005486:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a23      	ldr	r2, [pc, #140]	; (800551c <HAL_TIM_Base_Start_IT+0xc4>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d022      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x80>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800549a:	d01d      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x80>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a1f      	ldr	r2, [pc, #124]	; (8005520 <HAL_TIM_Base_Start_IT+0xc8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d018      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x80>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a1e      	ldr	r2, [pc, #120]	; (8005524 <HAL_TIM_Base_Start_IT+0xcc>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d013      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x80>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a1c      	ldr	r2, [pc, #112]	; (8005528 <HAL_TIM_Base_Start_IT+0xd0>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00e      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x80>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a1b      	ldr	r2, [pc, #108]	; (800552c <HAL_TIM_Base_Start_IT+0xd4>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d009      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x80>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a19      	ldr	r2, [pc, #100]	; (8005530 <HAL_TIM_Base_Start_IT+0xd8>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d004      	beq.n	80054d8 <HAL_TIM_Base_Start_IT+0x80>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a18      	ldr	r2, [pc, #96]	; (8005534 <HAL_TIM_Base_Start_IT+0xdc>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d111      	bne.n	80054fc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2b06      	cmp	r3, #6
 80054e8:	d010      	beq.n	800550c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f042 0201 	orr.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054fa:	e007      	b.n	800550c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f042 0201 	orr.w	r2, r2, #1
 800550a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3714      	adds	r7, #20
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	40010000 	.word	0x40010000
 8005520:	40000400 	.word	0x40000400
 8005524:	40000800 	.word	0x40000800
 8005528:	40000c00 	.word	0x40000c00
 800552c:	40010400 	.word	0x40010400
 8005530:	40014000 	.word	0x40014000
 8005534:	40001800 	.word	0x40001800

08005538 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	f003 0302 	and.w	r3, r3, #2
 800554a:	2b02      	cmp	r3, #2
 800554c:	d122      	bne.n	8005594 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f003 0302 	and.w	r3, r3, #2
 8005558:	2b02      	cmp	r3, #2
 800555a:	d11b      	bne.n	8005594 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f06f 0202 	mvn.w	r2, #2
 8005564:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	f003 0303 	and.w	r3, r3, #3
 8005576:	2b00      	cmp	r3, #0
 8005578:	d003      	beq.n	8005582 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f8ee 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 8005580:	e005      	b.n	800558e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 f8e0 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 f8f1 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	f003 0304 	and.w	r3, r3, #4
 800559e:	2b04      	cmp	r3, #4
 80055a0:	d122      	bne.n	80055e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	d11b      	bne.n	80055e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f06f 0204 	mvn.w	r2, #4
 80055b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2202      	movs	r2, #2
 80055be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f8c4 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 80055d4:	e005      	b.n	80055e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f8b6 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f8c7 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	f003 0308 	and.w	r3, r3, #8
 80055f2:	2b08      	cmp	r3, #8
 80055f4:	d122      	bne.n	800563c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f003 0308 	and.w	r3, r3, #8
 8005600:	2b08      	cmp	r3, #8
 8005602:	d11b      	bne.n	800563c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f06f 0208 	mvn.w	r2, #8
 800560c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2204      	movs	r2, #4
 8005612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	f003 0303 	and.w	r3, r3, #3
 800561e:	2b00      	cmp	r3, #0
 8005620:	d003      	beq.n	800562a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f89a 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 8005628:	e005      	b.n	8005636 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f88c 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 f89d 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	f003 0310 	and.w	r3, r3, #16
 8005646:	2b10      	cmp	r3, #16
 8005648:	d122      	bne.n	8005690 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f003 0310 	and.w	r3, r3, #16
 8005654:	2b10      	cmp	r3, #16
 8005656:	d11b      	bne.n	8005690 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f06f 0210 	mvn.w	r2, #16
 8005660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2208      	movs	r2, #8
 8005666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005672:	2b00      	cmp	r3, #0
 8005674:	d003      	beq.n	800567e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f000 f870 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 800567c:	e005      	b.n	800568a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f862 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 f873 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b01      	cmp	r3, #1
 800569c:	d10e      	bne.n	80056bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d107      	bne.n	80056bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f06f 0201 	mvn.w	r2, #1
 80056b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f7fb fa18 	bl	8000aec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056c6:	2b80      	cmp	r3, #128	; 0x80
 80056c8:	d10e      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d4:	2b80      	cmp	r3, #128	; 0x80
 80056d6:	d107      	bne.n	80056e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f902 	bl	80058ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f2:	2b40      	cmp	r3, #64	; 0x40
 80056f4:	d10e      	bne.n	8005714 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005700:	2b40      	cmp	r3, #64	; 0x40
 8005702:	d107      	bne.n	8005714 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800570c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 f838 	bl	8005784 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	2b20      	cmp	r3, #32
 8005720:	d10e      	bne.n	8005740 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	f003 0320 	and.w	r3, r3, #32
 800572c:	2b20      	cmp	r3, #32
 800572e:	d107      	bne.n	8005740 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f06f 0220 	mvn.w	r2, #32
 8005738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f8cc 	bl	80058d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005740:	bf00      	nop
 8005742:	3708      	adds	r7, #8
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005778:	bf00      	nop
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a40      	ldr	r2, [pc, #256]	; (80058ac <TIM_Base_SetConfig+0x114>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d013      	beq.n	80057d8 <TIM_Base_SetConfig+0x40>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057b6:	d00f      	beq.n	80057d8 <TIM_Base_SetConfig+0x40>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a3d      	ldr	r2, [pc, #244]	; (80058b0 <TIM_Base_SetConfig+0x118>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d00b      	beq.n	80057d8 <TIM_Base_SetConfig+0x40>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a3c      	ldr	r2, [pc, #240]	; (80058b4 <TIM_Base_SetConfig+0x11c>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d007      	beq.n	80057d8 <TIM_Base_SetConfig+0x40>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a3b      	ldr	r2, [pc, #236]	; (80058b8 <TIM_Base_SetConfig+0x120>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d003      	beq.n	80057d8 <TIM_Base_SetConfig+0x40>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a3a      	ldr	r2, [pc, #232]	; (80058bc <TIM_Base_SetConfig+0x124>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d108      	bne.n	80057ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	68fa      	ldr	r2, [r7, #12]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a2f      	ldr	r2, [pc, #188]	; (80058ac <TIM_Base_SetConfig+0x114>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d02b      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057f8:	d027      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a2c      	ldr	r2, [pc, #176]	; (80058b0 <TIM_Base_SetConfig+0x118>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d023      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a2b      	ldr	r2, [pc, #172]	; (80058b4 <TIM_Base_SetConfig+0x11c>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d01f      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a2a      	ldr	r2, [pc, #168]	; (80058b8 <TIM_Base_SetConfig+0x120>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d01b      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a29      	ldr	r2, [pc, #164]	; (80058bc <TIM_Base_SetConfig+0x124>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d017      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a28      	ldr	r2, [pc, #160]	; (80058c0 <TIM_Base_SetConfig+0x128>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d013      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a27      	ldr	r2, [pc, #156]	; (80058c4 <TIM_Base_SetConfig+0x12c>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d00f      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a26      	ldr	r2, [pc, #152]	; (80058c8 <TIM_Base_SetConfig+0x130>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d00b      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a25      	ldr	r2, [pc, #148]	; (80058cc <TIM_Base_SetConfig+0x134>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d007      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a24      	ldr	r2, [pc, #144]	; (80058d0 <TIM_Base_SetConfig+0x138>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d003      	beq.n	800584a <TIM_Base_SetConfig+0xb2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a23      	ldr	r2, [pc, #140]	; (80058d4 <TIM_Base_SetConfig+0x13c>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d108      	bne.n	800585c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4313      	orrs	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	4313      	orrs	r3, r2
 8005868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a0a      	ldr	r2, [pc, #40]	; (80058ac <TIM_Base_SetConfig+0x114>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d003      	beq.n	8005890 <TIM_Base_SetConfig+0xf8>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a0c      	ldr	r2, [pc, #48]	; (80058bc <TIM_Base_SetConfig+0x124>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d103      	bne.n	8005898 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	691a      	ldr	r2, [r3, #16]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	615a      	str	r2, [r3, #20]
}
 800589e:	bf00      	nop
 80058a0:	3714      	adds	r7, #20
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop
 80058ac:	40010000 	.word	0x40010000
 80058b0:	40000400 	.word	0x40000400
 80058b4:	40000800 	.word	0x40000800
 80058b8:	40000c00 	.word	0x40000c00
 80058bc:	40010400 	.word	0x40010400
 80058c0:	40014000 	.word	0x40014000
 80058c4:	40014400 	.word	0x40014400
 80058c8:	40014800 	.word	0x40014800
 80058cc:	40001800 	.word	0x40001800
 80058d0:	40001c00 	.word	0x40001c00
 80058d4:	40002000 	.word	0x40002000

080058d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005900:	b084      	sub	sp, #16
 8005902:	b580      	push	{r7, lr}
 8005904:	b084      	sub	sp, #16
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
 800590a:	f107 001c 	add.w	r0, r7, #28
 800590e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005914:	2b01      	cmp	r3, #1
 8005916:	d122      	bne.n	800595e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800592c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005940:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005942:	2b01      	cmp	r3, #1
 8005944:	d105      	bne.n	8005952 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 f9c0 	bl	8005cd8 <USB_CoreReset>
 8005958:	4603      	mov	r3, r0
 800595a:	73fb      	strb	r3, [r7, #15]
 800595c:	e01a      	b.n	8005994 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 f9b4 	bl	8005cd8 <USB_CoreReset>
 8005970:	4603      	mov	r3, r0
 8005972:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005976:	2b00      	cmp	r3, #0
 8005978:	d106      	bne.n	8005988 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	639a      	str	r2, [r3, #56]	; 0x38
 8005986:	e005      	b.n	8005994 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800598c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005996:	2b01      	cmp	r3, #1
 8005998:	d10b      	bne.n	80059b2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f043 0206 	orr.w	r2, r3, #6
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f043 0220 	orr.w	r2, r3, #32
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80059b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059be:	b004      	add	sp, #16
 80059c0:	4770      	bx	lr

080059c2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f043 0201 	orr.w	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f023 0201 	bic.w	r2, r3, #1
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b084      	sub	sp, #16
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	460b      	mov	r3, r1
 8005a10:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005a12:	2300      	movs	r3, #0
 8005a14:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a22:	78fb      	ldrb	r3, [r7, #3]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d115      	bne.n	8005a54 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005a34:	2001      	movs	r0, #1
 8005a36:	f7fb fc6d 	bl	8001314 <HAL_Delay>
      ms++;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f93a 	bl	8005cba <USB_GetMode>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d01e      	beq.n	8005a8a <USB_SetCurrentMode+0x84>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2b31      	cmp	r3, #49	; 0x31
 8005a50:	d9f0      	bls.n	8005a34 <USB_SetCurrentMode+0x2e>
 8005a52:	e01a      	b.n	8005a8a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a54:	78fb      	ldrb	r3, [r7, #3]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d115      	bne.n	8005a86 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005a66:	2001      	movs	r0, #1
 8005a68:	f7fb fc54 	bl	8001314 <HAL_Delay>
      ms++;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	3301      	adds	r3, #1
 8005a70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f921 	bl	8005cba <USB_GetMode>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d005      	beq.n	8005a8a <USB_SetCurrentMode+0x84>
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2b31      	cmp	r3, #49	; 0x31
 8005a82:	d9f0      	bls.n	8005a66 <USB_SetCurrentMode+0x60>
 8005a84:	e001      	b.n	8005a8a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e005      	b.n	8005a96 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2b32      	cmp	r3, #50	; 0x32
 8005a8e:	d101      	bne.n	8005a94 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e000      	b.n	8005a96 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
	...

08005aa0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b085      	sub	sp, #20
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	4a13      	ldr	r2, [pc, #76]	; (8005b04 <USB_FlushTxFifo+0x64>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d901      	bls.n	8005ac0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	e01b      	b.n	8005af8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	daf2      	bge.n	8005aae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	019b      	lsls	r3, r3, #6
 8005ad0:	f043 0220 	orr.w	r2, r3, #32
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	3301      	adds	r3, #1
 8005adc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	4a08      	ldr	r2, [pc, #32]	; (8005b04 <USB_FlushTxFifo+0x64>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d901      	bls.n	8005aea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e006      	b.n	8005af8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	f003 0320 	and.w	r3, r3, #32
 8005af2:	2b20      	cmp	r3, #32
 8005af4:	d0f0      	beq.n	8005ad8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3714      	adds	r7, #20
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr
 8005b04:	00030d40 	.word	0x00030d40

08005b08 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b10:	2300      	movs	r3, #0
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3301      	adds	r3, #1
 8005b18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	4a11      	ldr	r2, [pc, #68]	; (8005b64 <USB_FlushRxFifo+0x5c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d901      	bls.n	8005b26 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e018      	b.n	8005b58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	daf2      	bge.n	8005b14 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2210      	movs	r2, #16
 8005b36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	4a08      	ldr	r2, [pc, #32]	; (8005b64 <USB_FlushRxFifo+0x5c>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d901      	bls.n	8005b4a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e006      	b.n	8005b58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	f003 0310 	and.w	r3, r3, #16
 8005b52:	2b10      	cmp	r3, #16
 8005b54:	d0f0      	beq.n	8005b38 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3714      	adds	r7, #20
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr
 8005b64:	00030d40 	.word	0x00030d40

08005b68 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b089      	sub	sp, #36	; 0x24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	4611      	mov	r1, r2
 8005b74:	461a      	mov	r2, r3
 8005b76:	460b      	mov	r3, r1
 8005b78:	71fb      	strb	r3, [r7, #7]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005b86:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d123      	bne.n	8005bd6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005b8e:	88bb      	ldrh	r3, [r7, #4]
 8005b90:	3303      	adds	r3, #3
 8005b92:	089b      	lsrs	r3, r3, #2
 8005b94:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005b96:	2300      	movs	r3, #0
 8005b98:	61bb      	str	r3, [r7, #24]
 8005b9a:	e018      	b.n	8005bce <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005b9c:	79fb      	ldrb	r3, [r7, #7]
 8005b9e:	031a      	lsls	r2, r3, #12
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ba8:	461a      	mov	r2, r3
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	61bb      	str	r3, [r7, #24]
 8005bce:	69ba      	ldr	r2, [r7, #24]
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d3e2      	bcc.n	8005b9c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3724      	adds	r7, #36	; 0x24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b08b      	sub	sp, #44	; 0x2c
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005bfa:	88fb      	ldrh	r3, [r7, #6]
 8005bfc:	089b      	lsrs	r3, r3, #2
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005c02:	88fb      	ldrh	r3, [r7, #6]
 8005c04:	f003 0303 	and.w	r3, r3, #3
 8005c08:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	623b      	str	r3, [r7, #32]
 8005c0e:	e014      	b.n	8005c3a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1a:	601a      	str	r2, [r3, #0]
    pDest++;
 8005c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1e:	3301      	adds	r3, #1
 8005c20:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c24:	3301      	adds	r3, #1
 8005c26:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c30:	3301      	adds	r3, #1
 8005c32:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	3301      	adds	r3, #1
 8005c38:	623b      	str	r3, [r7, #32]
 8005c3a:	6a3a      	ldr	r2, [r7, #32]
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d3e6      	bcc.n	8005c10 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005c42:	8bfb      	ldrh	r3, [r7, #30]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d01e      	beq.n	8005c86 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c52:	461a      	mov	r2, r3
 8005c54:	f107 0310 	add.w	r3, r7, #16
 8005c58:	6812      	ldr	r2, [r2, #0]
 8005c5a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	00db      	lsls	r3, r3, #3
 8005c64:	fa22 f303 	lsr.w	r3, r2, r3
 8005c68:	b2da      	uxtb	r2, r3
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6c:	701a      	strb	r2, [r3, #0]
      i++;
 8005c6e:	6a3b      	ldr	r3, [r7, #32]
 8005c70:	3301      	adds	r3, #1
 8005c72:	623b      	str	r3, [r7, #32]
      pDest++;
 8005c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c76:	3301      	adds	r3, #1
 8005c78:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005c7a:	8bfb      	ldrh	r3, [r7, #30]
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005c80:	8bfb      	ldrh	r3, [r7, #30]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d1ea      	bne.n	8005c5c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	372c      	adds	r7, #44	; 0x2c
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	4013      	ands	r3, r2
 8005caa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005cac:	68fb      	ldr	r3, [r7, #12]
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3714      	adds	r7, #20
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b083      	sub	sp, #12
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	f003 0301 	and.w	r3, r3, #1
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
	...

08005cd8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b085      	sub	sp, #20
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	4a13      	ldr	r2, [pc, #76]	; (8005d3c <USB_CoreReset+0x64>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d901      	bls.n	8005cf6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e01b      	b.n	8005d2e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	daf2      	bge.n	8005ce4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	f043 0201 	orr.w	r2, r3, #1
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	3301      	adds	r3, #1
 8005d12:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4a09      	ldr	r2, [pc, #36]	; (8005d3c <USB_CoreReset+0x64>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d901      	bls.n	8005d20 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e006      	b.n	8005d2e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	f003 0301 	and.w	r3, r3, #1
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d0f0      	beq.n	8005d0e <USB_CoreReset+0x36>

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	00030d40 	.word	0x00030d40

08005d40 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d40:	b084      	sub	sp, #16
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b086      	sub	sp, #24
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
 8005d4a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005d4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005d60:	461a      	mov	r2, r3
 8005d62:	2300      	movs	r3, #0
 8005d64:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d6a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d76:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d82:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d018      	beq.n	8005dc8 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d10a      	bne.n	8005db2 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005daa:	f043 0304 	orr.w	r3, r3, #4
 8005dae:	6013      	str	r3, [r2, #0]
 8005db0:	e014      	b.n	8005ddc <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005dc0:	f023 0304 	bic.w	r3, r3, #4
 8005dc4:	6013      	str	r3, [r2, #0]
 8005dc6:	e009      	b.n	8005ddc <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005dd6:	f023 0304 	bic.w	r3, r3, #4
 8005dda:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ddc:	2110      	movs	r1, #16
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f7ff fe5e 	bl	8005aa0 <USB_FlushTxFifo>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d001      	beq.n	8005dee <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7ff fe8a 	bl	8005b08 <USB_FlushRxFifo>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d001      	beq.n	8005dfe <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005dfe:	2300      	movs	r3, #0
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	e015      	b.n	8005e30 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e10:	461a      	mov	r2, r3
 8005e12:	f04f 33ff 	mov.w	r3, #4294967295
 8005e16:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	015a      	lsls	r2, r3, #5
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e24:	461a      	mov	r2, r3
 8005e26:	2300      	movs	r3, #0
 8005e28:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	613b      	str	r3, [r7, #16]
 8005e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d3e5      	bcc.n	8005e04 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f04f 32ff 	mov.w	r2, #4294967295
 8005e44:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00b      	beq.n	8005e6a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e58:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a13      	ldr	r2, [pc, #76]	; (8005eac <USB_HostInit+0x16c>)
 8005e5e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a13      	ldr	r2, [pc, #76]	; (8005eb0 <USB_HostInit+0x170>)
 8005e64:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005e68:	e009      	b.n	8005e7e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2280      	movs	r2, #128	; 0x80
 8005e6e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a10      	ldr	r2, [pc, #64]	; (8005eb4 <USB_HostInit+0x174>)
 8005e74:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a0f      	ldr	r2, [pc, #60]	; (8005eb8 <USB_HostInit+0x178>)
 8005e7a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d105      	bne.n	8005e90 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	699b      	ldr	r3, [r3, #24]
 8005e88:	f043 0210 	orr.w	r2, r3, #16
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	699a      	ldr	r2, [r3, #24]
 8005e94:	4b09      	ldr	r3, [pc, #36]	; (8005ebc <USB_HostInit+0x17c>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005e9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3718      	adds	r7, #24
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ea8:	b004      	add	sp, #16
 8005eaa:	4770      	bx	lr
 8005eac:	01000200 	.word	0x01000200
 8005eb0:	00e00300 	.word	0x00e00300
 8005eb4:	00600080 	.word	0x00600080
 8005eb8:	004000e0 	.word	0x004000e0
 8005ebc:	a3200008 	.word	0xa3200008

08005ec0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b085      	sub	sp, #20
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	460b      	mov	r3, r1
 8005eca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005ede:	f023 0303 	bic.w	r3, r3, #3
 8005ee2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	78fb      	ldrb	r3, [r7, #3]
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	68f9      	ldr	r1, [r7, #12]
 8005ef4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005efc:	78fb      	ldrb	r3, [r7, #3]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d107      	bne.n	8005f12 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f08:	461a      	mov	r2, r3
 8005f0a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005f0e:	6053      	str	r3, [r2, #4]
 8005f10:	e009      	b.n	8005f26 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005f12:	78fb      	ldrb	r3, [r7, #3]
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d106      	bne.n	8005f26 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f241 7370 	movw	r3, #6000	; 0x1770
 8005f24:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3714      	adds	r7, #20
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005f54:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005f5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f62:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005f64:	2064      	movs	r0, #100	; 0x64
 8005f66:	f7fb f9d5 	bl	8001314 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005f72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f76:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005f78:	200a      	movs	r0, #10
 8005f7a:	f7fb f9cb 	bl	8001314 <HAL_Delay>

  return HAL_OK;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3710      	adds	r7, #16
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}

08005f88 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	460b      	mov	r3, r1
 8005f92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005fac:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d109      	bne.n	8005fcc <USB_DriveVbus+0x44>
 8005fb8:	78fb      	ldrb	r3, [r7, #3]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d106      	bne.n	8005fcc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005fc6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005fca:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fd6:	d109      	bne.n	8005fec <USB_DriveVbus+0x64>
 8005fd8:	78fb      	ldrb	r3, [r7, #3]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d106      	bne.n	8005fec <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005fe6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fea:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006006:	2300      	movs	r3, #0
 8006008:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	0c5b      	lsrs	r3, r3, #17
 8006018:	f003 0303 	and.w	r3, r3, #3
}
 800601c:	4618      	mov	r0, r3
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	b29b      	uxth	r3, r3
}
 800603e:	4618      	mov	r0, r3
 8006040:	3714      	adds	r7, #20
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
	...

0800604c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b088      	sub	sp, #32
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	4608      	mov	r0, r1
 8006056:	4611      	mov	r1, r2
 8006058:	461a      	mov	r2, r3
 800605a:	4603      	mov	r3, r0
 800605c:	70fb      	strb	r3, [r7, #3]
 800605e:	460b      	mov	r3, r1
 8006060:	70bb      	strb	r3, [r7, #2]
 8006062:	4613      	mov	r3, r2
 8006064:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006066:	2300      	movs	r3, #0
 8006068:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800606e:	78fb      	ldrb	r3, [r7, #3]
 8006070:	015a      	lsls	r2, r3, #5
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	4413      	add	r3, r2
 8006076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800607a:	461a      	mov	r2, r3
 800607c:	f04f 33ff 	mov.w	r3, #4294967295
 8006080:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006082:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006086:	2b03      	cmp	r3, #3
 8006088:	d87e      	bhi.n	8006188 <USB_HC_Init+0x13c>
 800608a:	a201      	add	r2, pc, #4	; (adr r2, 8006090 <USB_HC_Init+0x44>)
 800608c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006090:	080060a1 	.word	0x080060a1
 8006094:	0800614b 	.word	0x0800614b
 8006098:	080060a1 	.word	0x080060a1
 800609c:	0800610d 	.word	0x0800610d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80060a0:	78fb      	ldrb	r3, [r7, #3]
 80060a2:	015a      	lsls	r2, r3, #5
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	4413      	add	r3, r2
 80060a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ac:	461a      	mov	r2, r3
 80060ae:	f240 439d 	movw	r3, #1181	; 0x49d
 80060b2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80060b4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	da10      	bge.n	80060de <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80060bc:	78fb      	ldrb	r3, [r7, #3]
 80060be:	015a      	lsls	r2, r3, #5
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	4413      	add	r3, r2
 80060c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	78fa      	ldrb	r2, [r7, #3]
 80060cc:	0151      	lsls	r1, r2, #5
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	440a      	add	r2, r1
 80060d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060da:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80060dc:	e057      	b.n	800618e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d051      	beq.n	800618e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80060ea:	78fb      	ldrb	r3, [r7, #3]
 80060ec:	015a      	lsls	r2, r3, #5
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	4413      	add	r3, r2
 80060f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	78fa      	ldrb	r2, [r7, #3]
 80060fa:	0151      	lsls	r1, r2, #5
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	440a      	add	r2, r1
 8006100:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006104:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006108:	60d3      	str	r3, [r2, #12]
      break;
 800610a:	e040      	b.n	800618e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800610c:	78fb      	ldrb	r3, [r7, #3]
 800610e:	015a      	lsls	r2, r3, #5
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	4413      	add	r3, r2
 8006114:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006118:	461a      	mov	r2, r3
 800611a:	f240 639d 	movw	r3, #1693	; 0x69d
 800611e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006120:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006124:	2b00      	cmp	r3, #0
 8006126:	da34      	bge.n	8006192 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006128:	78fb      	ldrb	r3, [r7, #3]
 800612a:	015a      	lsls	r2, r3, #5
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	4413      	add	r3, r2
 8006130:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	78fa      	ldrb	r2, [r7, #3]
 8006138:	0151      	lsls	r1, r2, #5
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	440a      	add	r2, r1
 800613e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006142:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006146:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006148:	e023      	b.n	8006192 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800614a:	78fb      	ldrb	r3, [r7, #3]
 800614c:	015a      	lsls	r2, r3, #5
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	4413      	add	r3, r2
 8006152:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006156:	461a      	mov	r2, r3
 8006158:	f240 2325 	movw	r3, #549	; 0x225
 800615c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800615e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006162:	2b00      	cmp	r3, #0
 8006164:	da17      	bge.n	8006196 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006166:	78fb      	ldrb	r3, [r7, #3]
 8006168:	015a      	lsls	r2, r3, #5
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	4413      	add	r3, r2
 800616e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	78fa      	ldrb	r2, [r7, #3]
 8006176:	0151      	lsls	r1, r2, #5
 8006178:	693a      	ldr	r2, [r7, #16]
 800617a:	440a      	add	r2, r1
 800617c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006180:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8006184:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006186:	e006      	b.n	8006196 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	77fb      	strb	r3, [r7, #31]
      break;
 800618c:	e004      	b.n	8006198 <USB_HC_Init+0x14c>
      break;
 800618e:	bf00      	nop
 8006190:	e002      	b.n	8006198 <USB_HC_Init+0x14c>
      break;
 8006192:	bf00      	nop
 8006194:	e000      	b.n	8006198 <USB_HC_Init+0x14c>
      break;
 8006196:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006198:	78fb      	ldrb	r3, [r7, #3]
 800619a:	015a      	lsls	r2, r3, #5
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	4413      	add	r3, r2
 80061a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	78fa      	ldrb	r2, [r7, #3]
 80061a8:	0151      	lsls	r1, r2, #5
 80061aa:	693a      	ldr	r2, [r7, #16]
 80061ac:	440a      	add	r2, r1
 80061ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061b2:	f043 0302 	orr.w	r3, r3, #2
 80061b6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80061be:	699a      	ldr	r2, [r3, #24]
 80061c0:	78fb      	ldrb	r3, [r7, #3]
 80061c2:	f003 030f 	and.w	r3, r3, #15
 80061c6:	2101      	movs	r1, #1
 80061c8:	fa01 f303 	lsl.w	r3, r1, r3
 80061cc:	6939      	ldr	r1, [r7, #16]
 80061ce:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80061d2:	4313      	orrs	r3, r2
 80061d4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	699b      	ldr	r3, [r3, #24]
 80061da:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80061e2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	da03      	bge.n	80061f2 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80061ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061ee:	61bb      	str	r3, [r7, #24]
 80061f0:	e001      	b.n	80061f6 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80061f2:	2300      	movs	r3, #0
 80061f4:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7ff feff 	bl	8005ffa <USB_GetHostSpeed>
 80061fc:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80061fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006202:	2b02      	cmp	r3, #2
 8006204:	d106      	bne.n	8006214 <USB_HC_Init+0x1c8>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2b02      	cmp	r3, #2
 800620a:	d003      	beq.n	8006214 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800620c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	e001      	b.n	8006218 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006218:	787b      	ldrb	r3, [r7, #1]
 800621a:	059b      	lsls	r3, r3, #22
 800621c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006220:	78bb      	ldrb	r3, [r7, #2]
 8006222:	02db      	lsls	r3, r3, #11
 8006224:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006228:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800622a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800622e:	049b      	lsls	r3, r3, #18
 8006230:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006234:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006236:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8006238:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800623c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006242:	78fb      	ldrb	r3, [r7, #3]
 8006244:	0159      	lsls	r1, r3, #5
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	440b      	add	r3, r1
 800624a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800624e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006254:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006256:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800625a:	2b03      	cmp	r3, #3
 800625c:	d003      	beq.n	8006266 <USB_HC_Init+0x21a>
 800625e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006262:	2b01      	cmp	r3, #1
 8006264:	d10f      	bne.n	8006286 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006266:	78fb      	ldrb	r3, [r7, #3]
 8006268:	015a      	lsls	r2, r3, #5
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	4413      	add	r3, r2
 800626e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	78fa      	ldrb	r2, [r7, #3]
 8006276:	0151      	lsls	r1, r2, #5
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	440a      	add	r2, r1
 800627c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006280:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006284:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006286:	7ffb      	ldrb	r3, [r7, #31]
}
 8006288:	4618      	mov	r0, r3
 800628a:	3720      	adds	r7, #32
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b08c      	sub	sp, #48	; 0x30
 8006294:	af02      	add	r7, sp, #8
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	4613      	mov	r3, r2
 800629c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	785b      	ldrb	r3, [r3, #1]
 80062a6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80062a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80062ac:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d02d      	beq.n	8006316 <USB_HC_StartXfer+0x86>
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	791b      	ldrb	r3, [r3, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d129      	bne.n	8006316 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80062c2:	79fb      	ldrb	r3, [r7, #7]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d117      	bne.n	80062f8 <USB_HC_StartXfer+0x68>
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	79db      	ldrb	r3, [r3, #7]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d003      	beq.n	80062d8 <USB_HC_StartXfer+0x48>
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	79db      	ldrb	r3, [r3, #7]
 80062d4:	2b02      	cmp	r3, #2
 80062d6:	d10f      	bne.n	80062f8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	015a      	lsls	r2, r3, #5
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	4413      	add	r3, r2
 80062e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	69fa      	ldr	r2, [r7, #28]
 80062e8:	0151      	lsls	r1, r2, #5
 80062ea:	6a3a      	ldr	r2, [r7, #32]
 80062ec:	440a      	add	r2, r1
 80062ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062f6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80062f8:	79fb      	ldrb	r3, [r7, #7]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10b      	bne.n	8006316 <USB_HC_StartXfer+0x86>
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	795b      	ldrb	r3, [r3, #5]
 8006302:	2b01      	cmp	r3, #1
 8006304:	d107      	bne.n	8006316 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	785b      	ldrb	r3, [r3, #1]
 800630a:	4619      	mov	r1, r3
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f000 fa0f 	bl	8006730 <USB_DoPing>
      return HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	e0f8      	b.n	8006508 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	695b      	ldr	r3, [r3, #20]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d018      	beq.n	8006350 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	695b      	ldr	r3, [r3, #20]
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	8912      	ldrh	r2, [r2, #8]
 8006326:	4413      	add	r3, r2
 8006328:	3b01      	subs	r3, #1
 800632a:	68ba      	ldr	r2, [r7, #8]
 800632c:	8912      	ldrh	r2, [r2, #8]
 800632e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006332:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8006334:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006336:	8b7b      	ldrh	r3, [r7, #26]
 8006338:	429a      	cmp	r2, r3
 800633a:	d90b      	bls.n	8006354 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800633c:	8b7b      	ldrh	r3, [r7, #26]
 800633e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006340:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	8912      	ldrh	r2, [r2, #8]
 8006346:	fb03 f202 	mul.w	r2, r3, r2
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	611a      	str	r2, [r3, #16]
 800634e:	e001      	b.n	8006354 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8006350:	2301      	movs	r3, #1
 8006352:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	78db      	ldrb	r3, [r3, #3]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d007      	beq.n	800636c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800635c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	8912      	ldrh	r2, [r2, #8]
 8006362:	fb03 f202 	mul.w	r2, r3, r2
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	611a      	str	r2, [r3, #16]
 800636a:	e003      	b.n	8006374 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	695a      	ldr	r2, [r3, #20]
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800637c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800637e:	04d9      	lsls	r1, r3, #19
 8006380:	4b63      	ldr	r3, [pc, #396]	; (8006510 <USB_HC_StartXfer+0x280>)
 8006382:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006384:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	7a9b      	ldrb	r3, [r3, #10]
 800638a:	075b      	lsls	r3, r3, #29
 800638c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006390:	69f9      	ldr	r1, [r7, #28]
 8006392:	0148      	lsls	r0, r1, #5
 8006394:	6a39      	ldr	r1, [r7, #32]
 8006396:	4401      	add	r1, r0
 8006398:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800639c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800639e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80063a0:	79fb      	ldrb	r3, [r7, #7]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d009      	beq.n	80063ba <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	68d9      	ldr	r1, [r3, #12]
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	015a      	lsls	r2, r3, #5
 80063ae:	6a3b      	ldr	r3, [r7, #32]
 80063b0:	4413      	add	r3, r2
 80063b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063b6:	460a      	mov	r2, r1
 80063b8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80063ba:	6a3b      	ldr	r3, [r7, #32]
 80063bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	bf0c      	ite	eq
 80063ca:	2301      	moveq	r3, #1
 80063cc:	2300      	movne	r3, #0
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	015a      	lsls	r2, r3, #5
 80063d6:	6a3b      	ldr	r3, [r7, #32]
 80063d8:	4413      	add	r3, r2
 80063da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69fa      	ldr	r2, [r7, #28]
 80063e2:	0151      	lsls	r1, r2, #5
 80063e4:	6a3a      	ldr	r2, [r7, #32]
 80063e6:	440a      	add	r2, r1
 80063e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063ec:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80063f0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	6a3b      	ldr	r3, [r7, #32]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	7e7b      	ldrb	r3, [r7, #25]
 8006402:	075b      	lsls	r3, r3, #29
 8006404:	69f9      	ldr	r1, [r7, #28]
 8006406:	0148      	lsls	r0, r1, #5
 8006408:	6a39      	ldr	r1, [r7, #32]
 800640a:	4401      	add	r1, r0
 800640c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8006410:	4313      	orrs	r3, r2
 8006412:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	015a      	lsls	r2, r3, #5
 8006418:	6a3b      	ldr	r3, [r7, #32]
 800641a:	4413      	add	r3, r2
 800641c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800642a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	78db      	ldrb	r3, [r3, #3]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d004      	beq.n	800643e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800643a:	613b      	str	r3, [r7, #16]
 800643c:	e003      	b.n	8006446 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006444:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800644c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	015a      	lsls	r2, r3, #5
 8006452:	6a3b      	ldr	r3, [r7, #32]
 8006454:	4413      	add	r3, r2
 8006456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800645a:	461a      	mov	r2, r3
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006460:	79fb      	ldrb	r3, [r7, #7]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d001      	beq.n	800646a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8006466:	2300      	movs	r3, #0
 8006468:	e04e      	b.n	8006508 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	78db      	ldrb	r3, [r3, #3]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d149      	bne.n	8006506 <USB_HC_StartXfer+0x276>
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d045      	beq.n	8006506 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	79db      	ldrb	r3, [r3, #7]
 800647e:	2b03      	cmp	r3, #3
 8006480:	d830      	bhi.n	80064e4 <USB_HC_StartXfer+0x254>
 8006482:	a201      	add	r2, pc, #4	; (adr r2, 8006488 <USB_HC_StartXfer+0x1f8>)
 8006484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006488:	08006499 	.word	0x08006499
 800648c:	080064bd 	.word	0x080064bd
 8006490:	08006499 	.word	0x08006499
 8006494:	080064bd 	.word	0x080064bd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	695b      	ldr	r3, [r3, #20]
 800649c:	3303      	adds	r3, #3
 800649e:	089b      	lsrs	r3, r3, #2
 80064a0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80064a2:	8afa      	ldrh	r2, [r7, #22]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d91c      	bls.n	80064e8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	f043 0220 	orr.w	r2, r3, #32
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	619a      	str	r2, [r3, #24]
        }
        break;
 80064ba:	e015      	b.n	80064e8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	695b      	ldr	r3, [r3, #20]
 80064c0:	3303      	adds	r3, #3
 80064c2:	089b      	lsrs	r3, r3, #2
 80064c4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80064c6:	8afa      	ldrh	r2, [r7, #22]
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d90a      	bls.n	80064ec <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	619a      	str	r2, [r3, #24]
        }
        break;
 80064e2:	e003      	b.n	80064ec <USB_HC_StartXfer+0x25c>

      default:
        break;
 80064e4:	bf00      	nop
 80064e6:	e002      	b.n	80064ee <USB_HC_StartXfer+0x25e>
        break;
 80064e8:	bf00      	nop
 80064ea:	e000      	b.n	80064ee <USB_HC_StartXfer+0x25e>
        break;
 80064ec:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	68d9      	ldr	r1, [r3, #12]
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	785a      	ldrb	r2, [r3, #1]
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	2000      	movs	r0, #0
 80064fe:	9000      	str	r0, [sp, #0]
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	f7ff fb31 	bl	8005b68 <USB_WritePacket>
  }

  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3728      	adds	r7, #40	; 0x28
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	1ff80000 	.word	0x1ff80000

08006514 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	b29b      	uxth	r3, r3
}
 800652a:	4618      	mov	r0, r3
 800652c:	3714      	adds	r7, #20
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr

08006536 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006536:	b480      	push	{r7}
 8006538:	b089      	sub	sp, #36	; 0x24
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
 800653e:	460b      	mov	r3, r1
 8006540:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006546:	78fb      	ldrb	r3, [r7, #3]
 8006548:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	015a      	lsls	r2, r3, #5
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	4413      	add	r3, r2
 8006556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	0c9b      	lsrs	r3, r3, #18
 800655e:	f003 0303 	and.w	r3, r3, #3
 8006562:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	015a      	lsls	r2, r3, #5
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	4413      	add	r3, r2
 800656c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	0fdb      	lsrs	r3, r3, #31
 8006574:	f003 0301 	and.w	r3, r3, #1
 8006578:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f003 0320 	and.w	r3, r3, #32
 8006582:	2b20      	cmp	r3, #32
 8006584:	d104      	bne.n	8006590 <USB_HC_Halt+0x5a>
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d101      	bne.n	8006590 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	e0c8      	b.n	8006722 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <USB_HC_Halt+0x66>
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	2b02      	cmp	r3, #2
 800659a:	d163      	bne.n	8006664 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800659c:	69bb      	ldr	r3, [r7, #24]
 800659e:	015a      	lsls	r2, r3, #5
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	4413      	add	r3, r2
 80065a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	69ba      	ldr	r2, [r7, #24]
 80065ac:	0151      	lsls	r1, r2, #5
 80065ae:	69fa      	ldr	r2, [r7, #28]
 80065b0:	440a      	add	r2, r1
 80065b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065ba:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f003 0320 	and.w	r3, r3, #32
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f040 80ab 	bne.w	8006720 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ce:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d133      	bne.n	800663e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	015a      	lsls	r2, r3, #5
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	4413      	add	r3, r2
 80065de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	69ba      	ldr	r2, [r7, #24]
 80065e6:	0151      	lsls	r1, r2, #5
 80065e8:	69fa      	ldr	r2, [r7, #28]
 80065ea:	440a      	add	r2, r1
 80065ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065f4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	015a      	lsls	r2, r3, #5
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	4413      	add	r3, r2
 80065fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	69ba      	ldr	r2, [r7, #24]
 8006606:	0151      	lsls	r1, r2, #5
 8006608:	69fa      	ldr	r2, [r7, #28]
 800660a:	440a      	add	r2, r1
 800660c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006610:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006614:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	3301      	adds	r3, #1
 800661a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006622:	d81d      	bhi.n	8006660 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	015a      	lsls	r2, r3, #5
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	4413      	add	r3, r2
 800662c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006636:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800663a:	d0ec      	beq.n	8006616 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800663c:	e070      	b.n	8006720 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	015a      	lsls	r2, r3, #5
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	4413      	add	r3, r2
 8006646:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	0151      	lsls	r1, r2, #5
 8006650:	69fa      	ldr	r2, [r7, #28]
 8006652:	440a      	add	r2, r1
 8006654:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006658:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800665c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800665e:	e05f      	b.n	8006720 <USB_HC_Halt+0x1ea>
            break;
 8006660:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006662:	e05d      	b.n	8006720 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	015a      	lsls	r2, r3, #5
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	4413      	add	r3, r2
 800666c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69ba      	ldr	r2, [r7, #24]
 8006674:	0151      	lsls	r1, r2, #5
 8006676:	69fa      	ldr	r2, [r7, #28]
 8006678:	440a      	add	r2, r1
 800667a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800667e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006682:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d133      	bne.n	80066fc <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	015a      	lsls	r2, r3, #5
 8006698:	69fb      	ldr	r3, [r7, #28]
 800669a:	4413      	add	r3, r2
 800669c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69ba      	ldr	r2, [r7, #24]
 80066a4:	0151      	lsls	r1, r2, #5
 80066a6:	69fa      	ldr	r2, [r7, #28]
 80066a8:	440a      	add	r2, r1
 80066aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80066b2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	015a      	lsls	r2, r3, #5
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	4413      	add	r3, r2
 80066bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	69ba      	ldr	r2, [r7, #24]
 80066c4:	0151      	lsls	r1, r2, #5
 80066c6:	69fa      	ldr	r2, [r7, #28]
 80066c8:	440a      	add	r2, r1
 80066ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80066d2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	3301      	adds	r3, #1
 80066d8:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80066e0:	d81d      	bhi.n	800671e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80066e2:	69bb      	ldr	r3, [r7, #24]
 80066e4:	015a      	lsls	r2, r3, #5
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	4413      	add	r3, r2
 80066ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80066f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066f8:	d0ec      	beq.n	80066d4 <USB_HC_Halt+0x19e>
 80066fa:	e011      	b.n	8006720 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80066fc:	69bb      	ldr	r3, [r7, #24]
 80066fe:	015a      	lsls	r2, r3, #5
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	4413      	add	r3, r2
 8006704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69ba      	ldr	r2, [r7, #24]
 800670c:	0151      	lsls	r1, r2, #5
 800670e:	69fa      	ldr	r2, [r7, #28]
 8006710:	440a      	add	r2, r1
 8006712:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006716:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800671a:	6013      	str	r3, [r2, #0]
 800671c:	e000      	b.n	8006720 <USB_HC_Halt+0x1ea>
          break;
 800671e:	bf00      	nop
    }
  }

  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3724      	adds	r7, #36	; 0x24
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
	...

08006730 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006730:	b480      	push	{r7}
 8006732:	b087      	sub	sp, #28
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	460b      	mov	r3, r1
 800673a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006740:	78fb      	ldrb	r3, [r7, #3]
 8006742:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006744:	2301      	movs	r3, #1
 8006746:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	04da      	lsls	r2, r3, #19
 800674c:	4b15      	ldr	r3, [pc, #84]	; (80067a4 <USB_DoPing+0x74>)
 800674e:	4013      	ands	r3, r2
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	0151      	lsls	r1, r2, #5
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	440a      	add	r2, r1
 8006758:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800675c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006760:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	015a      	lsls	r2, r3, #5
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	4413      	add	r3, r2
 800676a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006778:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006780:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	015a      	lsls	r2, r3, #5
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	4413      	add	r3, r2
 800678a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800678e:	461a      	mov	r2, r3
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	371c      	adds	r7, #28
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	1ff80000 	.word	0x1ff80000

080067a8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b088      	sub	sp, #32
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80067b0:	2300      	movs	r3, #0
 80067b2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80067b8:	2300      	movs	r3, #0
 80067ba:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f7ff f911 	bl	80059e4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80067c2:	2110      	movs	r1, #16
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f7ff f96b 	bl	8005aa0 <USB_FlushTxFifo>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d001      	beq.n	80067d4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f7ff f997 	bl	8005b08 <USB_FlushRxFifo>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d001      	beq.n	80067e4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80067e4:	2300      	movs	r3, #0
 80067e6:	61bb      	str	r3, [r7, #24]
 80067e8:	e01f      	b.n	800682a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	015a      	lsls	r2, r3, #5
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	4413      	add	r3, r2
 80067f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006800:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006808:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006810:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	015a      	lsls	r2, r3, #5
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	4413      	add	r3, r2
 800681a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800681e:	461a      	mov	r2, r3
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	3301      	adds	r3, #1
 8006828:	61bb      	str	r3, [r7, #24]
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	2b0f      	cmp	r3, #15
 800682e:	d9dc      	bls.n	80067ea <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006830:	2300      	movs	r3, #0
 8006832:	61bb      	str	r3, [r7, #24]
 8006834:	e034      	b.n	80068a0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	015a      	lsls	r2, r3, #5
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	4413      	add	r3, r2
 800683e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800684c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006854:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800685c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	015a      	lsls	r2, r3, #5
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	4413      	add	r3, r2
 8006866:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800686a:	461a      	mov	r2, r3
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	3301      	adds	r3, #1
 8006874:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800687c:	d80c      	bhi.n	8006898 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	015a      	lsls	r2, r3, #5
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	4413      	add	r3, r2
 8006886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006890:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006894:	d0ec      	beq.n	8006870 <USB_StopHost+0xc8>
 8006896:	e000      	b.n	800689a <USB_StopHost+0xf2>
        break;
 8006898:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	3301      	adds	r3, #1
 800689e:	61bb      	str	r3, [r7, #24]
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	2b0f      	cmp	r3, #15
 80068a4:	d9c7      	bls.n	8006836 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068ac:	461a      	mov	r2, r3
 80068ae:	f04f 33ff 	mov.w	r3, #4294967295
 80068b2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f04f 32ff 	mov.w	r2, #4294967295
 80068ba:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f7ff f880 	bl	80059c2 <USB_EnableGlobalInt>

  return ret;
 80068c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3720      	adds	r7, #32
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80068cc:	b590      	push	{r4, r7, lr}
 80068ce:	b089      	sub	sp, #36	; 0x24
 80068d0:	af04      	add	r7, sp, #16
 80068d2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80068d4:	2301      	movs	r3, #1
 80068d6:	2202      	movs	r2, #2
 80068d8:	2102      	movs	r1, #2
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 fcb8 	bl	8007250 <USBH_FindInterface>
 80068e0:	4603      	mov	r3, r0
 80068e2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80068e4:	7bfb      	ldrb	r3, [r7, #15]
 80068e6:	2bff      	cmp	r3, #255	; 0xff
 80068e8:	d002      	beq.n	80068f0 <USBH_CDC_InterfaceInit+0x24>
 80068ea:	7bfb      	ldrb	r3, [r7, #15]
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d901      	bls.n	80068f4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80068f0:	2302      	movs	r3, #2
 80068f2:	e13d      	b.n	8006b70 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80068f4:	7bfb      	ldrb	r3, [r7, #15]
 80068f6:	4619      	mov	r1, r3
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f000 fc8d 	bl	8007218 <USBH_SelectInterface>
 80068fe:	4603      	mov	r3, r0
 8006900:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006902:	7bbb      	ldrb	r3, [r7, #14]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006908:	2302      	movs	r3, #2
 800690a:	e131      	b.n	8006b70 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8006912:	2050      	movs	r0, #80	; 0x50
 8006914:	f004 ffe8 	bl	800b8e8 <malloc>
 8006918:	4603      	mov	r3, r0
 800691a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d101      	bne.n	8006930 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800692c:	2302      	movs	r3, #2
 800692e:	e11f      	b.n	8006b70 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006930:	2250      	movs	r2, #80	; 0x50
 8006932:	2100      	movs	r1, #0
 8006934:	68b8      	ldr	r0, [r7, #8]
 8006936:	f004 fff5 	bl	800b924 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800693a:	7bfb      	ldrb	r3, [r7, #15]
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	211a      	movs	r1, #26
 8006940:	fb01 f303 	mul.w	r3, r1, r3
 8006944:	4413      	add	r3, r2
 8006946:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	b25b      	sxtb	r3, r3
 800694e:	2b00      	cmp	r3, #0
 8006950:	da15      	bge.n	800697e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006952:	7bfb      	ldrb	r3, [r7, #15]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	211a      	movs	r1, #26
 8006958:	fb01 f303 	mul.w	r3, r1, r3
 800695c:	4413      	add	r3, r2
 800695e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006962:	781a      	ldrb	r2, [r3, #0]
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006968:	7bfb      	ldrb	r3, [r7, #15]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	211a      	movs	r1, #26
 800696e:	fb01 f303 	mul.w	r3, r1, r3
 8006972:	4413      	add	r3, r2
 8006974:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006978:	881a      	ldrh	r2, [r3, #0]
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	785b      	ldrb	r3, [r3, #1]
 8006982:	4619      	mov	r1, r3
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f002 f988 	bl	8008c9a <USBH_AllocPipe>
 800698a:	4603      	mov	r3, r0
 800698c:	461a      	mov	r2, r3
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	7819      	ldrb	r1, [r3, #0]
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	7858      	ldrb	r0, [r3, #1]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	8952      	ldrh	r2, [r2, #10]
 80069aa:	9202      	str	r2, [sp, #8]
 80069ac:	2203      	movs	r2, #3
 80069ae:	9201      	str	r2, [sp, #4]
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	4623      	mov	r3, r4
 80069b4:	4602      	mov	r2, r0
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f002 f940 	bl	8008c3c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	2200      	movs	r2, #0
 80069c2:	4619      	mov	r1, r3
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f004 fedf 	bl	800b788 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80069ca:	2300      	movs	r3, #0
 80069cc:	2200      	movs	r2, #0
 80069ce:	210a      	movs	r1, #10
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 fc3d 	bl	8007250 <USBH_FindInterface>
 80069d6:	4603      	mov	r3, r0
 80069d8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80069da:	7bfb      	ldrb	r3, [r7, #15]
 80069dc:	2bff      	cmp	r3, #255	; 0xff
 80069de:	d002      	beq.n	80069e6 <USBH_CDC_InterfaceInit+0x11a>
 80069e0:	7bfb      	ldrb	r3, [r7, #15]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d901      	bls.n	80069ea <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80069e6:	2302      	movs	r3, #2
 80069e8:	e0c2      	b.n	8006b70 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80069ea:	7bfb      	ldrb	r3, [r7, #15]
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	211a      	movs	r1, #26
 80069f0:	fb01 f303 	mul.w	r3, r1, r3
 80069f4:	4413      	add	r3, r2
 80069f6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80069fa:	781b      	ldrb	r3, [r3, #0]
 80069fc:	b25b      	sxtb	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	da16      	bge.n	8006a30 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a02:	7bfb      	ldrb	r3, [r7, #15]
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	211a      	movs	r1, #26
 8006a08:	fb01 f303 	mul.w	r3, r1, r3
 8006a0c:	4413      	add	r3, r2
 8006a0e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006a12:	781a      	ldrb	r2, [r3, #0]
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a18:	7bfb      	ldrb	r3, [r7, #15]
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	211a      	movs	r1, #26
 8006a1e:	fb01 f303 	mul.w	r3, r1, r3
 8006a22:	4413      	add	r3, r2
 8006a24:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006a28:	881a      	ldrh	r2, [r3, #0]
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	835a      	strh	r2, [r3, #26]
 8006a2e:	e015      	b.n	8006a5c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006a30:	7bfb      	ldrb	r3, [r7, #15]
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	211a      	movs	r1, #26
 8006a36:	fb01 f303 	mul.w	r3, r1, r3
 8006a3a:	4413      	add	r3, r2
 8006a3c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006a40:	781a      	ldrb	r2, [r3, #0]
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006a46:	7bfb      	ldrb	r3, [r7, #15]
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	211a      	movs	r1, #26
 8006a4c:	fb01 f303 	mul.w	r3, r1, r3
 8006a50:	4413      	add	r3, r2
 8006a52:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006a56:	881a      	ldrh	r2, [r3, #0]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	211a      	movs	r1, #26
 8006a62:	fb01 f303 	mul.w	r3, r1, r3
 8006a66:	4413      	add	r3, r2
 8006a68:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	b25b      	sxtb	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	da16      	bge.n	8006aa2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006a74:	7bfb      	ldrb	r3, [r7, #15]
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	211a      	movs	r1, #26
 8006a7a:	fb01 f303 	mul.w	r3, r1, r3
 8006a7e:	4413      	add	r3, r2
 8006a80:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006a84:	781a      	ldrb	r2, [r3, #0]
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006a8a:	7bfb      	ldrb	r3, [r7, #15]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	211a      	movs	r1, #26
 8006a90:	fb01 f303 	mul.w	r3, r1, r3
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006a9a:	881a      	ldrh	r2, [r3, #0]
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	835a      	strh	r2, [r3, #26]
 8006aa0:	e015      	b.n	8006ace <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006aa2:	7bfb      	ldrb	r3, [r7, #15]
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	211a      	movs	r1, #26
 8006aa8:	fb01 f303 	mul.w	r3, r1, r3
 8006aac:	4413      	add	r3, r2
 8006aae:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006ab2:	781a      	ldrb	r2, [r3, #0]
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006ab8:	7bfb      	ldrb	r3, [r7, #15]
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	211a      	movs	r1, #26
 8006abe:	fb01 f303 	mul.w	r3, r1, r3
 8006ac2:	4413      	add	r3, r2
 8006ac4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006ac8:	881a      	ldrh	r2, [r3, #0]
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	7b9b      	ldrb	r3, [r3, #14]
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f002 f8e0 	bl	8008c9a <USBH_AllocPipe>
 8006ada:	4603      	mov	r3, r0
 8006adc:	461a      	mov	r2, r3
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	7bdb      	ldrb	r3, [r3, #15]
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f002 f8d6 	bl	8008c9a <USBH_AllocPipe>
 8006aee:	4603      	mov	r3, r0
 8006af0:	461a      	mov	r2, r3
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	7b59      	ldrb	r1, [r3, #13]
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	7b98      	ldrb	r0, [r3, #14]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006b0a:	68ba      	ldr	r2, [r7, #8]
 8006b0c:	8b12      	ldrh	r2, [r2, #24]
 8006b0e:	9202      	str	r2, [sp, #8]
 8006b10:	2202      	movs	r2, #2
 8006b12:	9201      	str	r2, [sp, #4]
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	4623      	mov	r3, r4
 8006b18:	4602      	mov	r2, r0
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f002 f88e 	bl	8008c3c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	7b19      	ldrb	r1, [r3, #12]
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	7bd8      	ldrb	r0, [r3, #15]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	8b52      	ldrh	r2, [r2, #26]
 8006b38:	9202      	str	r2, [sp, #8]
 8006b3a:	2202      	movs	r2, #2
 8006b3c:	9201      	str	r2, [sp, #4]
 8006b3e:	9300      	str	r3, [sp, #0]
 8006b40:	4623      	mov	r3, r4
 8006b42:	4602      	mov	r2, r0
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f002 f879 	bl	8008c3c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	7b5b      	ldrb	r3, [r3, #13]
 8006b56:	2200      	movs	r2, #0
 8006b58:	4619      	mov	r1, r3
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f004 fe14 	bl	800b788 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	7b1b      	ldrb	r3, [r3, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	4619      	mov	r1, r3
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f004 fe0d 	bl	800b788 <USBH_LL_SetToggle>

  return USBH_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3714      	adds	r7, #20
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd90      	pop	{r4, r7, pc}

08006b78 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b084      	sub	sp, #16
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006b86:	69db      	ldr	r3, [r3, #28]
 8006b88:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00e      	beq.n	8006bb0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	4619      	mov	r1, r3
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f002 f86e 	bl	8008c7a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	781b      	ldrb	r3, [r3, #0]
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f002 f899 	bl	8008cdc <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	7b1b      	ldrb	r3, [r3, #12]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00e      	beq.n	8006bd6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	7b1b      	ldrb	r3, [r3, #12]
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f002 f85b 	bl	8008c7a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	7b1b      	ldrb	r3, [r3, #12]
 8006bc8:	4619      	mov	r1, r3
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f002 f886 	bl	8008cdc <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	7b5b      	ldrb	r3, [r3, #13]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00e      	beq.n	8006bfc <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	7b5b      	ldrb	r3, [r3, #13]
 8006be2:	4619      	mov	r1, r3
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f002 f848 	bl	8008c7a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	7b5b      	ldrb	r3, [r3, #13]
 8006bee:	4619      	mov	r1, r3
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f002 f873 	bl	8008cdc <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c02:	69db      	ldr	r3, [r3, #28]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d00b      	beq.n	8006c20 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c0e:	69db      	ldr	r3, [r3, #28]
 8006c10:	4618      	mov	r0, r3
 8006c12:	f004 fe71 	bl	800b8f8 <free>
    phost->pActiveClass->pData = 0U;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b084      	sub	sp, #16
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c38:	69db      	ldr	r3, [r3, #28]
 8006c3a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	3340      	adds	r3, #64	; 0x40
 8006c40:	4619      	mov	r1, r3
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f8b1 	bl	8006daa <GetLineCoding>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006c4c:	7afb      	ldrb	r3, [r7, #11]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d105      	bne.n	8006c5e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c58:	2102      	movs	r1, #2
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006c5e:	7afb      	ldrb	r3, [r7, #11]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006c70:	2301      	movs	r3, #1
 8006c72:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006c74:	2300      	movs	r3, #0
 8006c76:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c7e:	69db      	ldr	r3, [r3, #28]
 8006c80:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006c88:	2b04      	cmp	r3, #4
 8006c8a:	d877      	bhi.n	8006d7c <USBH_CDC_Process+0x114>
 8006c8c:	a201      	add	r2, pc, #4	; (adr r2, 8006c94 <USBH_CDC_Process+0x2c>)
 8006c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c92:	bf00      	nop
 8006c94:	08006ca9 	.word	0x08006ca9
 8006c98:	08006caf 	.word	0x08006caf
 8006c9c:	08006cdf 	.word	0x08006cdf
 8006ca0:	08006d53 	.word	0x08006d53
 8006ca4:	08006d61 	.word	0x08006d61
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	73fb      	strb	r3, [r7, #15]
      break;
 8006cac:	e06d      	b.n	8006d8a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f000 f897 	bl	8006de8 <SetLineCoding>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006cbe:	7bbb      	ldrb	r3, [r7, #14]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d104      	bne.n	8006cce <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006ccc:	e058      	b.n	8006d80 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006cce:	7bbb      	ldrb	r3, [r7, #14]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d055      	beq.n	8006d80 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2204      	movs	r2, #4
 8006cd8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006cdc:	e050      	b.n	8006d80 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	3340      	adds	r3, #64	; 0x40
 8006ce2:	4619      	mov	r1, r3
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f000 f860 	bl	8006daa <GetLineCoding>
 8006cea:	4603      	mov	r3, r0
 8006cec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006cee:	7bbb      	ldrb	r3, [r7, #14]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d126      	bne.n	8006d42 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d06:	791b      	ldrb	r3, [r3, #4]
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d13b      	bne.n	8006d84 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d16:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d133      	bne.n	8006d84 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d26:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d12b      	bne.n	8006d84 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d34:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d124      	bne.n	8006d84 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 f982 	bl	8007044 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006d40:	e020      	b.n	8006d84 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006d42:	7bbb      	ldrb	r3, [r7, #14]
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d01d      	beq.n	8006d84 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2204      	movs	r2, #4
 8006d4c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006d50:	e018      	b.n	8006d84 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 f867 	bl	8006e26 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 f8f6 	bl	8006f4a <CDC_ProcessReception>
      break;
 8006d5e:	e014      	b.n	8006d8a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006d60:	2100      	movs	r1, #0
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f001 f95b 	bl	800801e <USBH_ClrFeature>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006d6c:	7bbb      	ldrb	r3, [r7, #14]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10a      	bne.n	8006d88 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006d7a:	e005      	b.n	8006d88 <USBH_CDC_Process+0x120>

    default:
      break;
 8006d7c:	bf00      	nop
 8006d7e:	e004      	b.n	8006d8a <USBH_CDC_Process+0x122>
      break;
 8006d80:	bf00      	nop
 8006d82:	e002      	b.n	8006d8a <USBH_CDC_Process+0x122>
      break;
 8006d84:	bf00      	nop
 8006d86:	e000      	b.n	8006d8a <USBH_CDC_Process+0x122>
      break;
 8006d88:	bf00      	nop

  }

  return status;
 8006d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3710      	adds	r7, #16
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr

08006daa <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006daa:	b580      	push	{r7, lr}
 8006dac:	b082      	sub	sp, #8
 8006dae:	af00      	add	r7, sp, #0
 8006db0:	6078      	str	r0, [r7, #4]
 8006db2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	22a1      	movs	r2, #161	; 0xa1
 8006db8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2221      	movs	r2, #33	; 0x21
 8006dbe:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2207      	movs	r2, #7
 8006dd0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	2207      	movs	r2, #7
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f001 fbed 	bl	80085b8 <USBH_CtlReq>
 8006dde:	4603      	mov	r3, r0
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3708      	adds	r7, #8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b082      	sub	sp, #8
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2221      	movs	r2, #33	; 0x21
 8006df6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2220      	movs	r2, #32
 8006dfc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2207      	movs	r2, #7
 8006e0e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	2207      	movs	r2, #7
 8006e14:	4619      	mov	r1, r3
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f001 fbce 	bl	80085b8 <USBH_CtlReq>
 8006e1c:	4603      	mov	r3, r0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3708      	adds	r7, #8
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}

08006e26 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006e26:	b580      	push	{r7, lr}
 8006e28:	b086      	sub	sp, #24
 8006e2a:	af02      	add	r7, sp, #8
 8006e2c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e34:	69db      	ldr	r3, [r3, #28]
 8006e36:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d002      	beq.n	8006e4c <CDC_ProcessTransmission+0x26>
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d023      	beq.n	8006e92 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006e4a:	e07a      	b.n	8006f42 <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	8b12      	ldrh	r2, [r2, #24]
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d90b      	bls.n	8006e70 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	69d9      	ldr	r1, [r3, #28]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	8b1a      	ldrh	r2, [r3, #24]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	7b5b      	ldrb	r3, [r3, #13]
 8006e64:	2001      	movs	r0, #1
 8006e66:	9000      	str	r0, [sp, #0]
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f001 fea4 	bl	8008bb6 <USBH_BulkSendData>
 8006e6e:	e00b      	b.n	8006e88 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	7b5b      	ldrb	r3, [r3, #13]
 8006e7e:	2001      	movs	r0, #1
 8006e80:	9000      	str	r0, [sp, #0]
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f001 fe97 	bl	8008bb6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006e90:	e057      	b.n	8006f42 <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	7b5b      	ldrb	r3, [r3, #13]
 8006e96:	4619      	mov	r1, r3
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f004 fc4b 	bl	800b734 <USBH_LL_GetURBState>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006ea2:	7afb      	ldrb	r3, [r7, #11]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d136      	bne.n	8006f16 <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	8b12      	ldrh	r2, [r2, #24]
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d90e      	bls.n	8006ed2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	8b12      	ldrh	r2, [r2, #24]
 8006ebc:	1a9a      	subs	r2, r3, r2
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	69db      	ldr	r3, [r3, #28]
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	8b12      	ldrh	r2, [r2, #24]
 8006eca:	441a      	add	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	61da      	str	r2, [r3, #28]
 8006ed0:	e002      	b.n	8006ed8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d004      	beq.n	8006eea <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8006ee8:	e006      	b.n	8006ef8 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 f892 	bl	800701c <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2204      	movs	r2, #4
 8006efc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	4619      	mov	r1, r3
 8006f10:	f001 ffe0 	bl	8008ed4 <osMessagePut>
      break;
 8006f14:	e014      	b.n	8006f40 <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 8006f16:	7afb      	ldrb	r3, [r7, #11]
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d111      	bne.n	8006f40 <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2204      	movs	r2, #4
 8006f28:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8006f38:	2200      	movs	r2, #0
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	f001 ffca 	bl	8008ed4 <osMessagePut>
      break;
 8006f40:	bf00      	nop
  }
}
 8006f42:	bf00      	nop
 8006f44:	3710      	adds	r7, #16
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}

08006f4a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b086      	sub	sp, #24
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f58:	69db      	ldr	r3, [r3, #28]
 8006f5a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006f66:	2b03      	cmp	r3, #3
 8006f68:	d002      	beq.n	8006f70 <CDC_ProcessReception+0x26>
 8006f6a:	2b04      	cmp	r3, #4
 8006f6c:	d00e      	beq.n	8006f8c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006f6e:	e051      	b.n	8007014 <CDC_ProcessReception+0xca>
      (void)USBH_BulkReceiveData(phost,
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	6a19      	ldr	r1, [r3, #32]
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	8b5a      	ldrh	r2, [r3, #26]
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	7b1b      	ldrb	r3, [r3, #12]
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f001 fe3f 	bl	8008c00 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	2204      	movs	r2, #4
 8006f86:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006f8a:	e043      	b.n	8007014 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	7b1b      	ldrb	r3, [r3, #12]
 8006f90:	4619      	mov	r1, r3
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f004 fbce 	bl	800b734 <USBH_LL_GetURBState>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006f9c:	7cfb      	ldrb	r3, [r7, #19]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d137      	bne.n	8007012 <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	7b1b      	ldrb	r3, [r3, #12]
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f004 fb31 	bl	800b610 <USBH_LL_GetLastXferSize>
 8006fae:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb4:	68fa      	ldr	r2, [r7, #12]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d016      	beq.n	8006fe8 <CDC_ProcessReception+0x9e>
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	8b5b      	ldrh	r3, [r3, #26]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d910      	bls.n	8006fe8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	1ad2      	subs	r2, r2, r3
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	6a1a      	ldr	r2, [r3, #32]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	441a      	add	r2, r3
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	2203      	movs	r2, #3
 8006fe2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8006fe6:	e006      	b.n	8006ff6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	2200      	movs	r2, #0
 8006fec:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 f81d 	bl	8007030 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2204      	movs	r2, #4
 8006ffa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800700a:	2200      	movs	r2, #0
 800700c:	4619      	mov	r1, r3
 800700e:	f001 ff61 	bl	8008ed4 <osMessagePut>
      break;
 8007012:	bf00      	nop
  }
}
 8007014:	bf00      	nop
 8007016:	3718      	adds	r7, #24
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007038:	bf00      	nop
 800703a:	370c      	adds	r7, #12
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8007058:	b5b0      	push	{r4, r5, r7, lr}
 800705a:	b090      	sub	sp, #64	; 0x40
 800705c:	af00      	add	r7, sp, #0
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	4613      	mov	r3, r2
 8007064:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800706c:	2302      	movs	r3, #2
 800706e:	e04d      	b.n	800710c <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	79fa      	ldrb	r2, [r7, #7]
 8007074:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2200      	movs	r2, #0
 8007084:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f000 f847 	bl	800711c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d003      	beq.n	80070bc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 80070bc:	4b15      	ldr	r3, [pc, #84]	; (8007114 <USBH_Init+0xbc>)
 80070be:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80070c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80070c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 80070c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80070cc:	2100      	movs	r1, #0
 80070ce:	4618      	mov	r0, r3
 80070d0:	f001 fed7 	bl	8008e82 <osMessageCreate>
 80070d4:	4602      	mov	r2, r0
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 80070dc:	4b0e      	ldr	r3, [pc, #56]	; (8007118 <USBH_Init+0xc0>)
 80070de:	f107 0414 	add.w	r4, r7, #20
 80070e2:	461d      	mov	r5, r3
 80070e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80070e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80070e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80070ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 80070f0:	f107 0314 	add.w	r3, r7, #20
 80070f4:	68f9      	ldr	r1, [r7, #12]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f001 fe63 	bl	8008dc2 <osThreadCreate>
 80070fc:	4602      	mov	r2, r0
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f004 f9cf 	bl	800b4a8 <USBH_LL_Init>

  return USBH_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3740      	adds	r7, #64	; 0x40
 8007110:	46bd      	mov	sp, r7
 8007112:	bdb0      	pop	{r4, r5, r7, pc}
 8007114:	0800bcc8 	.word	0x0800bcc8
 8007118:	0800bcd8 	.word	0x0800bcd8

0800711c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007124:	2300      	movs	r3, #0
 8007126:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007128:	2300      	movs	r3, #0
 800712a:	60fb      	str	r3, [r7, #12]
 800712c:	e009      	b.n	8007142 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	33e0      	adds	r3, #224	; 0xe0
 8007134:	009b      	lsls	r3, r3, #2
 8007136:	4413      	add	r3, r2
 8007138:	2200      	movs	r2, #0
 800713a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	3301      	adds	r3, #1
 8007140:	60fb      	str	r3, [r7, #12]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2b0f      	cmp	r3, #15
 8007146:	d9f2      	bls.n	800712e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007148:	2300      	movs	r3, #0
 800714a:	60fb      	str	r3, [r7, #12]
 800714c:	e009      	b.n	8007162 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4413      	add	r3, r2
 8007154:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007158:	2200      	movs	r2, #0
 800715a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	3301      	adds	r3, #1
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007168:	d3f1      	bcc.n	800714e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2201      	movs	r2, #1
 800717a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2240      	movs	r2, #64	; 0x40
 800718e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2201      	movs	r2, #1
 80071a2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b085      	sub	sp, #20
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80071ce:	2300      	movs	r3, #0
 80071d0:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d016      	beq.n	8007206 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d10e      	bne.n	8007200 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80071e8:	1c59      	adds	r1, r3, #1
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	33de      	adds	r3, #222	; 0xde
 80071f4:	6839      	ldr	r1, [r7, #0]
 80071f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80071fa:	2300      	movs	r3, #0
 80071fc:	73fb      	strb	r3, [r7, #15]
 80071fe:	e004      	b.n	800720a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007200:	2302      	movs	r3, #2
 8007202:	73fb      	strb	r3, [r7, #15]
 8007204:	e001      	b.n	800720a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007206:	2302      	movs	r3, #2
 8007208:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800720a:	7bfb      	ldrb	r3, [r7, #15]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3714      	adds	r7, #20
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007218:	b480      	push	{r7}
 800721a:	b085      	sub	sp, #20
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	460b      	mov	r3, r1
 8007222:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007224:	2300      	movs	r3, #0
 8007226:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800722e:	78fa      	ldrb	r2, [r7, #3]
 8007230:	429a      	cmp	r2, r3
 8007232:	d204      	bcs.n	800723e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	78fa      	ldrb	r2, [r7, #3]
 8007238:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800723c:	e001      	b.n	8007242 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800723e:	2302      	movs	r3, #2
 8007240:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007242:	7bfb      	ldrb	r3, [r7, #15]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3714      	adds	r7, #20
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007250:	b480      	push	{r7}
 8007252:	b087      	sub	sp, #28
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	4608      	mov	r0, r1
 800725a:	4611      	mov	r1, r2
 800725c:	461a      	mov	r2, r3
 800725e:	4603      	mov	r3, r0
 8007260:	70fb      	strb	r3, [r7, #3]
 8007262:	460b      	mov	r3, r1
 8007264:	70bb      	strb	r3, [r7, #2]
 8007266:	4613      	mov	r3, r2
 8007268:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800726a:	2300      	movs	r3, #0
 800726c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800726e:	2300      	movs	r3, #0
 8007270:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007278:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800727a:	e025      	b.n	80072c8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800727c:	7dfb      	ldrb	r3, [r7, #23]
 800727e:	221a      	movs	r2, #26
 8007280:	fb02 f303 	mul.w	r3, r2, r3
 8007284:	3308      	adds	r3, #8
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	4413      	add	r3, r2
 800728a:	3302      	adds	r3, #2
 800728c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	795b      	ldrb	r3, [r3, #5]
 8007292:	78fa      	ldrb	r2, [r7, #3]
 8007294:	429a      	cmp	r2, r3
 8007296:	d002      	beq.n	800729e <USBH_FindInterface+0x4e>
 8007298:	78fb      	ldrb	r3, [r7, #3]
 800729a:	2bff      	cmp	r3, #255	; 0xff
 800729c:	d111      	bne.n	80072c2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80072a2:	78ba      	ldrb	r2, [r7, #2]
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d002      	beq.n	80072ae <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80072a8:	78bb      	ldrb	r3, [r7, #2]
 80072aa:	2bff      	cmp	r3, #255	; 0xff
 80072ac:	d109      	bne.n	80072c2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80072b2:	787a      	ldrb	r2, [r7, #1]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d002      	beq.n	80072be <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80072b8:	787b      	ldrb	r3, [r7, #1]
 80072ba:	2bff      	cmp	r3, #255	; 0xff
 80072bc:	d101      	bne.n	80072c2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80072be:	7dfb      	ldrb	r3, [r7, #23]
 80072c0:	e006      	b.n	80072d0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80072c2:	7dfb      	ldrb	r3, [r7, #23]
 80072c4:	3301      	adds	r3, #1
 80072c6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80072c8:	7dfb      	ldrb	r3, [r7, #23]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d9d6      	bls.n	800727c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80072ce:	23ff      	movs	r3, #255	; 0xff
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	371c      	adds	r7, #28
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b082      	sub	sp, #8
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f004 f91b 	bl	800b520 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80072ea:	2101      	movs	r1, #1
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f004 fa34 	bl	800b75a <USBH_LL_DriverVBUS>

  return USBH_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3708      	adds	r7, #8
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b088      	sub	sp, #32
 8007300:	af04      	add	r7, sp, #16
 8007302:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007304:	2302      	movs	r3, #2
 8007306:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007308:	2300      	movs	r3, #0
 800730a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b01      	cmp	r3, #1
 8007316:	d102      	bne.n	800731e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2203      	movs	r2, #3
 800731c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	b2db      	uxtb	r3, r3
 8007324:	2b0b      	cmp	r3, #11
 8007326:	f200 8247 	bhi.w	80077b8 <USBH_Process+0x4bc>
 800732a:	a201      	add	r2, pc, #4	; (adr r2, 8007330 <USBH_Process+0x34>)
 800732c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007330:	08007361 	.word	0x08007361
 8007334:	080073af 	.word	0x080073af
 8007338:	08007433 	.word	0x08007433
 800733c:	08007737 	.word	0x08007737
 8007340:	080077b9 	.word	0x080077b9
 8007344:	080074f3 	.word	0x080074f3
 8007348:	080076c1 	.word	0x080076c1
 800734c:	08007545 	.word	0x08007545
 8007350:	08007581 	.word	0x08007581
 8007354:	080075bb 	.word	0x080075bb
 8007358:	08007619 	.word	0x08007619
 800735c:	0800771f 	.word	0x0800771f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8007366:	b2db      	uxtb	r3, r3
 8007368:	2b00      	cmp	r3, #0
 800736a:	f000 8227 	beq.w	80077bc <USBH_Process+0x4c0>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2201      	movs	r2, #1
 8007372:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007374:	20c8      	movs	r0, #200	; 0xc8
 8007376:	f004 fa37 	bl	800b7e8 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f004 f92d 	bl	800b5da <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80073a4:	2200      	movs	r2, #0
 80073a6:	4619      	mov	r1, r3
 80073a8:	f001 fd94 	bl	8008ed4 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80073ac:	e206      	b.n	80077bc <USBH_Process+0x4c0>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d107      	bne.n	80073c8 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2202      	movs	r2, #2
 80073c4:	701a      	strb	r2, [r3, #0]
 80073c6:	e025      	b.n	8007414 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80073ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073d2:	d914      	bls.n	80073fe <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80073da:	3301      	adds	r3, #1
 80073dc:	b2da      	uxtb	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80073ea:	2b03      	cmp	r3, #3
 80073ec:	d903      	bls.n	80073f6 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	220d      	movs	r2, #13
 80073f2:	701a      	strb	r2, [r3, #0]
 80073f4:	e00e      	b.n	8007414 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	701a      	strb	r2, [r3, #0]
 80073fc:	e00a      	b.n	8007414 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007404:	f103 020a 	add.w	r2, r3, #10
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800740e:	200a      	movs	r0, #10
 8007410:	f004 f9ea 	bl	800b7e8 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007428:	2200      	movs	r2, #0
 800742a:	4619      	mov	r1, r3
 800742c:	f001 fd52 	bl	8008ed4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007430:	e1cb      	b.n	80077ca <USBH_Process+0x4ce>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007438:	2b00      	cmp	r3, #0
 800743a:	d005      	beq.n	8007448 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007442:	2104      	movs	r1, #4
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007448:	2064      	movs	r0, #100	; 0x64
 800744a:	f004 f9cd 	bl	800b7e8 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f004 f89c 	bl	800b58c <USBH_LL_GetSpeed>
 8007454:	4603      	mov	r3, r0
 8007456:	461a      	mov	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2205      	movs	r2, #5
 8007462:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007464:	2100      	movs	r1, #0
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f001 fc17 	bl	8008c9a <USBH_AllocPipe>
 800746c:	4603      	mov	r3, r0
 800746e:	461a      	mov	r2, r3
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007474:	2180      	movs	r1, #128	; 0x80
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f001 fc0f 	bl	8008c9a <USBH_AllocPipe>
 800747c:	4603      	mov	r3, r0
 800747e:	461a      	mov	r2, r3
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	7919      	ldrb	r1, [r3, #4]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007498:	b292      	uxth	r2, r2
 800749a:	9202      	str	r2, [sp, #8]
 800749c:	2200      	movs	r2, #0
 800749e:	9201      	str	r2, [sp, #4]
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	4603      	mov	r3, r0
 80074a4:	2280      	movs	r2, #128	; 0x80
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f001 fbc8 	bl	8008c3c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	7959      	ldrb	r1, [r3, #5]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80074c0:	b292      	uxth	r2, r2
 80074c2:	9202      	str	r2, [sp, #8]
 80074c4:	2200      	movs	r2, #0
 80074c6:	9201      	str	r2, [sp, #4]
 80074c8:	9300      	str	r3, [sp, #0]
 80074ca:	4603      	mov	r3, r0
 80074cc:	2200      	movs	r2, #0
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f001 fbb4 	bl	8008c3c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80074e8:	2200      	movs	r2, #0
 80074ea:	4619      	mov	r1, r3
 80074ec:	f001 fcf2 	bl	8008ed4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80074f0:	e16b      	b.n	80077ca <USBH_Process+0x4ce>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f96e 	bl	80077d4 <USBH_HandleEnum>
 80074f8:	4603      	mov	r3, r0
 80074fa:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80074fc:	7bbb      	ldrb	r3, [r7, #14]
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	2b00      	cmp	r3, #0
 8007502:	f040 815d 	bne.w	80077c0 <USBH_Process+0x4c4>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8007514:	2b01      	cmp	r3, #1
 8007516:	d103      	bne.n	8007520 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2208      	movs	r2, #8
 800751c:	701a      	strb	r2, [r3, #0]
 800751e:	e002      	b.n	8007526 <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2207      	movs	r2, #7
 8007524:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2205      	movs	r2, #5
 800752a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800753a:	2200      	movs	r2, #0
 800753c:	4619      	mov	r1, r3
 800753e:	f001 fcc9 	bl	8008ed4 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007542:	e13d      	b.n	80077c0 <USBH_Process+0x4c4>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800754a:	2b00      	cmp	r3, #0
 800754c:	f000 813a 	beq.w	80077c4 <USBH_Process+0x4c8>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007556:	2101      	movs	r1, #1
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2208      	movs	r2, #8
 8007560:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2205      	movs	r2, #5
 8007566:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007576:	2200      	movs	r2, #0
 8007578:	4619      	mov	r1, r3
 800757a:	f001 fcab 	bl	8008ed4 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800757e:	e121      	b.n	80077c4 <USBH_Process+0x4c8>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8007586:	b29b      	uxth	r3, r3
 8007588:	4619      	mov	r1, r3
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f000 fd00 	bl	8007f90 <USBH_SetCfg>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d102      	bne.n	800759c <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2209      	movs	r2, #9
 800759a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80075b0:	2200      	movs	r2, #0
 80075b2:	4619      	mov	r1, r3
 80075b4:	f001 fc8e 	bl	8008ed4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80075b8:	e107      	b.n	80077ca <USBH_Process+0x4ce>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80075c0:	f003 0320 	and.w	r3, r3, #32
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d015      	beq.n	80075f4 <USBH_Process+0x2f8>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80075c8:	2101      	movs	r1, #1
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f000 fd03 	bl	8007fd6 <USBH_SetFeature>
 80075d0:	4603      	mov	r3, r0
 80075d2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80075d4:	7bbb      	ldrb	r3, [r7, #14]
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d103      	bne.n	80075e4 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	220a      	movs	r2, #10
 80075e0:	701a      	strb	r2, [r3, #0]
 80075e2:	e00a      	b.n	80075fa <USBH_Process+0x2fe>
        }
        else if (status == USBH_NOT_SUPPORTED)
 80075e4:	7bbb      	ldrb	r3, [r7, #14]
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	2b03      	cmp	r3, #3
 80075ea:	d106      	bne.n	80075fa <USBH_Process+0x2fe>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	220a      	movs	r2, #10
 80075f0:	701a      	strb	r2, [r3, #0]
 80075f2:	e002      	b.n	80075fa <USBH_Process+0x2fe>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	220a      	movs	r2, #10
 80075f8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2201      	movs	r2, #1
 80075fe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800760e:	2200      	movs	r2, #0
 8007610:	4619      	mov	r1, r3
 8007612:	f001 fc5f 	bl	8008ed4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007616:	e0d8      	b.n	80077ca <USBH_Process+0x4ce>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800761e:	2b00      	cmp	r3, #0
 8007620:	d03f      	beq.n	80076a2 <USBH_Process+0x3a6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800762a:	2300      	movs	r3, #0
 800762c:	73fb      	strb	r3, [r7, #15]
 800762e:	e016      	b.n	800765e <USBH_Process+0x362>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007630:	7bfa      	ldrb	r2, [r7, #15]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	32de      	adds	r2, #222	; 0xde
 8007636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800763a:	791a      	ldrb	r2, [r3, #4]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007642:	429a      	cmp	r2, r3
 8007644:	d108      	bne.n	8007658 <USBH_Process+0x35c>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007646:	7bfa      	ldrb	r2, [r7, #15]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	32de      	adds	r2, #222	; 0xde
 800764c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007656:	e005      	b.n	8007664 <USBH_Process+0x368>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007658:	7bfb      	ldrb	r3, [r7, #15]
 800765a:	3301      	adds	r3, #1
 800765c:	73fb      	strb	r3, [r7, #15]
 800765e:	7bfb      	ldrb	r3, [r7, #15]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d0e5      	beq.n	8007630 <USBH_Process+0x334>
          }
        }

        if (phost->pActiveClass != NULL)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800766a:	2b00      	cmp	r3, #0
 800766c:	d016      	beq.n	800769c <USBH_Process+0x3a0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	4798      	blx	r3
 800767a:	4603      	mov	r3, r0
 800767c:	2b00      	cmp	r3, #0
 800767e:	d109      	bne.n	8007694 <USBH_Process+0x398>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2206      	movs	r2, #6
 8007684:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800768c:	2103      	movs	r1, #3
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	4798      	blx	r3
 8007692:	e006      	b.n	80076a2 <USBH_Process+0x3a6>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	220d      	movs	r2, #13
 8007698:	701a      	strb	r2, [r3, #0]
 800769a:	e002      	b.n	80076a2 <USBH_Process+0x3a6>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	220d      	movs	r2, #13
 80076a0:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2205      	movs	r2, #5
 80076a6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80076b6:	2200      	movs	r2, #0
 80076b8:	4619      	mov	r1, r3
 80076ba:	f001 fc0b 	bl	8008ed4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80076be:	e084      	b.n	80077ca <USBH_Process+0x4ce>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d017      	beq.n	80076fa <USBH_Process+0x3fe>
      {
        status = phost->pActiveClass->Requests(phost);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	4798      	blx	r3
 80076d6:	4603      	mov	r3, r0
 80076d8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80076da:	7bbb      	ldrb	r3, [r7, #14]
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d103      	bne.n	80076ea <USBH_Process+0x3ee>
        {
          phost->gState = HOST_CLASS;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	220b      	movs	r2, #11
 80076e6:	701a      	strb	r2, [r3, #0]
 80076e8:	e00a      	b.n	8007700 <USBH_Process+0x404>
        }
        else if (status == USBH_FAIL)
 80076ea:	7bbb      	ldrb	r3, [r7, #14]
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d106      	bne.n	8007700 <USBH_Process+0x404>
        {
          phost->gState = HOST_ABORT_STATE;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	220d      	movs	r2, #13
 80076f6:	701a      	strb	r2, [r3, #0]
 80076f8:	e002      	b.n	8007700 <USBH_Process+0x404>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	220d      	movs	r2, #13
 80076fe:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2205      	movs	r2, #5
 8007704:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007714:	2200      	movs	r2, #0
 8007716:	4619      	mov	r1, r3
 8007718:	f001 fbdc 	bl	8008ed4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800771c:	e055      	b.n	80077ca <USBH_Process+0x4ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007724:	2b00      	cmp	r3, #0
 8007726:	d04f      	beq.n	80077c8 <USBH_Process+0x4cc>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800772e:	695b      	ldr	r3, [r3, #20]
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	4798      	blx	r3
      }
      break;
 8007734:	e048      	b.n	80077c8 <USBH_Process+0x4cc>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7ff fcec 	bl	800711c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800774a:	2b00      	cmp	r3, #0
 800774c:	d009      	beq.n	8007762 <USBH_Process+0x466>
      {
        phost->pActiveClass->DeInit(phost);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007768:	2b00      	cmp	r3, #0
 800776a:	d005      	beq.n	8007778 <USBH_Process+0x47c>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007772:	2105      	movs	r1, #5
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800777e:	b2db      	uxtb	r3, r3
 8007780:	2b01      	cmp	r3, #1
 8007782:	d107      	bne.n	8007794 <USBH_Process+0x498>
      {
        phost->device.is_ReEnumerated = 0U;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f7ff fda5 	bl	80072dc <USBH_Start>
 8007792:	e002      	b.n	800779a <USBH_Process+0x49e>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f003 fec3 	bl	800b520 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2201      	movs	r2, #1
 800779e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80077ae:	2200      	movs	r2, #0
 80077b0:	4619      	mov	r1, r3
 80077b2:	f001 fb8f 	bl	8008ed4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80077b6:	e008      	b.n	80077ca <USBH_Process+0x4ce>

    case HOST_ABORT_STATE:
    default :
      break;
 80077b8:	bf00      	nop
 80077ba:	e006      	b.n	80077ca <USBH_Process+0x4ce>
      break;
 80077bc:	bf00      	nop
 80077be:	e004      	b.n	80077ca <USBH_Process+0x4ce>
      break;
 80077c0:	bf00      	nop
 80077c2:	e002      	b.n	80077ca <USBH_Process+0x4ce>
    break;
 80077c4:	bf00      	nop
 80077c6:	e000      	b.n	80077ca <USBH_Process+0x4ce>
      break;
 80077c8:	bf00      	nop
  }
  return USBH_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b088      	sub	sp, #32
 80077d8:	af04      	add	r7, sp, #16
 80077da:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80077dc:	2301      	movs	r3, #1
 80077de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80077e0:	2301      	movs	r3, #1
 80077e2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	785b      	ldrb	r3, [r3, #1]
 80077e8:	2b07      	cmp	r3, #7
 80077ea:	f200 8208 	bhi.w	8007bfe <USBH_HandleEnum+0x42a>
 80077ee:	a201      	add	r2, pc, #4	; (adr r2, 80077f4 <USBH_HandleEnum+0x20>)
 80077f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077f4:	08007815 	.word	0x08007815
 80077f8:	080078d3 	.word	0x080078d3
 80077fc:	0800793d 	.word	0x0800793d
 8007800:	080079cb 	.word	0x080079cb
 8007804:	08007a35 	.word	0x08007a35
 8007808:	08007aa5 	.word	0x08007aa5
 800780c:	08007b41 	.word	0x08007b41
 8007810:	08007bbf 	.word	0x08007bbf
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007814:	2108      	movs	r1, #8
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 faea 	bl	8007df0 <USBH_Get_DevDesc>
 800781c:	4603      	mov	r3, r0
 800781e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007820:	7bbb      	ldrb	r3, [r7, #14]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d130      	bne.n	8007888 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	7919      	ldrb	r1, [r3, #4]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800784a:	b292      	uxth	r2, r2
 800784c:	9202      	str	r2, [sp, #8]
 800784e:	2200      	movs	r2, #0
 8007850:	9201      	str	r2, [sp, #4]
 8007852:	9300      	str	r3, [sp, #0]
 8007854:	4603      	mov	r3, r0
 8007856:	2280      	movs	r2, #128	; 0x80
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f001 f9ef 	bl	8008c3c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	7959      	ldrb	r1, [r3, #5]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007872:	b292      	uxth	r2, r2
 8007874:	9202      	str	r2, [sp, #8]
 8007876:	2200      	movs	r2, #0
 8007878:	9201      	str	r2, [sp, #4]
 800787a:	9300      	str	r3, [sp, #0]
 800787c:	4603      	mov	r3, r0
 800787e:	2200      	movs	r2, #0
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f001 f9db 	bl	8008c3c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007886:	e1bc      	b.n	8007c02 <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007888:	7bbb      	ldrb	r3, [r7, #14]
 800788a:	2b03      	cmp	r3, #3
 800788c:	f040 81b9 	bne.w	8007c02 <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007896:	3301      	adds	r3, #1
 8007898:	b2da      	uxtb	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80078a6:	2b03      	cmp	r3, #3
 80078a8:	d903      	bls.n	80078b2 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	220d      	movs	r2, #13
 80078ae:	701a      	strb	r2, [r3, #0]
      break;
 80078b0:	e1a7      	b.n	8007c02 <USBH_HandleEnum+0x42e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	795b      	ldrb	r3, [r3, #5]
 80078b6:	4619      	mov	r1, r3
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f001 fa0f 	bl	8008cdc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	791b      	ldrb	r3, [r3, #4]
 80078c2:	4619      	mov	r1, r3
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f001 fa09 	bl	8008cdc <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	701a      	strb	r2, [r3, #0]
      break;
 80078d0:	e197      	b.n	8007c02 <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80078d2:	2112      	movs	r1, #18
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 fa8b 	bl	8007df0 <USBH_Get_DevDesc>
 80078da:	4603      	mov	r3, r0
 80078dc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80078de:	7bbb      	ldrb	r3, [r7, #14]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d103      	bne.n	80078ec <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2202      	movs	r2, #2
 80078e8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80078ea:	e18c      	b.n	8007c06 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80078ec:	7bbb      	ldrb	r3, [r7, #14]
 80078ee:	2b03      	cmp	r3, #3
 80078f0:	f040 8189 	bne.w	8007c06 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80078fa:	3301      	adds	r3, #1
 80078fc:	b2da      	uxtb	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800790a:	2b03      	cmp	r3, #3
 800790c:	d903      	bls.n	8007916 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	220d      	movs	r2, #13
 8007912:	701a      	strb	r2, [r3, #0]
      break;
 8007914:	e177      	b.n	8007c06 <USBH_HandleEnum+0x432>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	795b      	ldrb	r3, [r3, #5]
 800791a:	4619      	mov	r1, r3
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f001 f9dd 	bl	8008cdc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	791b      	ldrb	r3, [r3, #4]
 8007926:	4619      	mov	r1, r3
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f001 f9d7 	bl	8008cdc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	701a      	strb	r2, [r3, #0]
      break;
 800793a:	e164      	b.n	8007c06 <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800793c:	2101      	movs	r1, #1
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 fb02 	bl	8007f48 <USBH_SetAddress>
 8007944:	4603      	mov	r3, r0
 8007946:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007948:	7bbb      	ldrb	r3, [r7, #14]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d132      	bne.n	80079b4 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800794e:	2002      	movs	r0, #2
 8007950:	f003 ff4a 	bl	800b7e8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2203      	movs	r2, #3
 8007960:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	7919      	ldrb	r1, [r3, #4]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007976:	b292      	uxth	r2, r2
 8007978:	9202      	str	r2, [sp, #8]
 800797a:	2200      	movs	r2, #0
 800797c:	9201      	str	r2, [sp, #4]
 800797e:	9300      	str	r3, [sp, #0]
 8007980:	4603      	mov	r3, r0
 8007982:	2280      	movs	r2, #128	; 0x80
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f001 f959 	bl	8008c3c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	7959      	ldrb	r1, [r3, #5]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800799e:	b292      	uxth	r2, r2
 80079a0:	9202      	str	r2, [sp, #8]
 80079a2:	2200      	movs	r2, #0
 80079a4:	9201      	str	r2, [sp, #4]
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	4603      	mov	r3, r0
 80079aa:	2200      	movs	r2, #0
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f001 f945 	bl	8008c3c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80079b2:	e12a      	b.n	8007c0a <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079b4:	7bbb      	ldrb	r3, [r7, #14]
 80079b6:	2b03      	cmp	r3, #3
 80079b8:	f040 8127 	bne.w	8007c0a <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	220d      	movs	r2, #13
 80079c0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2200      	movs	r2, #0
 80079c6:	705a      	strb	r2, [r3, #1]
      break;
 80079c8:	e11f      	b.n	8007c0a <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80079ca:	2109      	movs	r1, #9
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 fa37 	bl	8007e40 <USBH_Get_CfgDesc>
 80079d2:	4603      	mov	r3, r0
 80079d4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80079d6:	7bbb      	ldrb	r3, [r7, #14]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d103      	bne.n	80079e4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2204      	movs	r2, #4
 80079e0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80079e2:	e114      	b.n	8007c0e <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80079e4:	7bbb      	ldrb	r3, [r7, #14]
 80079e6:	2b03      	cmp	r3, #3
 80079e8:	f040 8111 	bne.w	8007c0e <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80079f2:	3301      	adds	r3, #1
 80079f4:	b2da      	uxtb	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007a02:	2b03      	cmp	r3, #3
 8007a04:	d903      	bls.n	8007a0e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	220d      	movs	r2, #13
 8007a0a:	701a      	strb	r2, [r3, #0]
      break;
 8007a0c:	e0ff      	b.n	8007c0e <USBH_HandleEnum+0x43a>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	795b      	ldrb	r3, [r3, #5]
 8007a12:	4619      	mov	r1, r3
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f001 f961 	bl	8008cdc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	791b      	ldrb	r3, [r3, #4]
 8007a1e:	4619      	mov	r1, r3
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f001 f95b 	bl	8008cdc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	701a      	strb	r2, [r3, #0]
      break;
 8007a32:	e0ec      	b.n	8007c0e <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f000 f9ff 	bl	8007e40 <USBH_Get_CfgDesc>
 8007a42:	4603      	mov	r3, r0
 8007a44:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007a46:	7bbb      	ldrb	r3, [r7, #14]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d103      	bne.n	8007a54 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2205      	movs	r2, #5
 8007a50:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007a52:	e0de      	b.n	8007c12 <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a54:	7bbb      	ldrb	r3, [r7, #14]
 8007a56:	2b03      	cmp	r3, #3
 8007a58:	f040 80db 	bne.w	8007c12 <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007a62:	3301      	adds	r3, #1
 8007a64:	b2da      	uxtb	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007a72:	2b03      	cmp	r3, #3
 8007a74:	d903      	bls.n	8007a7e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	220d      	movs	r2, #13
 8007a7a:	701a      	strb	r2, [r3, #0]
      break;
 8007a7c:	e0c9      	b.n	8007c12 <USBH_HandleEnum+0x43e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	795b      	ldrb	r3, [r3, #5]
 8007a82:	4619      	mov	r1, r3
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f001 f929 	bl	8008cdc <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	791b      	ldrb	r3, [r3, #4]
 8007a8e:	4619      	mov	r1, r3
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f001 f923 	bl	8008cdc <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	701a      	strb	r2, [r3, #0]
      break;
 8007aa2:	e0b6      	b.n	8007c12 <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d036      	beq.n	8007b1c <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007aba:	23ff      	movs	r3, #255	; 0xff
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f9e3 	bl	8007e88 <USBH_Get_StringDesc>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007ac6:	7bbb      	ldrb	r3, [r7, #14]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d111      	bne.n	8007af0 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2206      	movs	r2, #6
 8007ad0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2205      	movs	r2, #5
 8007ad6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	4619      	mov	r1, r3
 8007aea:	f001 f9f3 	bl	8008ed4 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007aee:	e092      	b.n	8007c16 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007af0:	7bbb      	ldrb	r3, [r7, #14]
 8007af2:	2b03      	cmp	r3, #3
 8007af4:	f040 808f 	bne.w	8007c16 <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2206      	movs	r2, #6
 8007afc:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2205      	movs	r2, #5
 8007b02:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007b12:	2200      	movs	r2, #0
 8007b14:	4619      	mov	r1, r3
 8007b16:	f001 f9dd 	bl	8008ed4 <osMessagePut>
      break;
 8007b1a:	e07c      	b.n	8007c16 <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2206      	movs	r2, #6
 8007b20:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2205      	movs	r2, #5
 8007b26:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007b36:	2200      	movs	r2, #0
 8007b38:	4619      	mov	r1, r3
 8007b3a:	f001 f9cb 	bl	8008ed4 <osMessagePut>
      break;
 8007b3e:	e06a      	b.n	8007c16 <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d027      	beq.n	8007b9a <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007b56:	23ff      	movs	r3, #255	; 0xff
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f000 f995 	bl	8007e88 <USBH_Get_StringDesc>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007b62:	7bbb      	ldrb	r3, [r7, #14]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d103      	bne.n	8007b70 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2207      	movs	r2, #7
 8007b6c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007b6e:	e054      	b.n	8007c1a <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b70:	7bbb      	ldrb	r3, [r7, #14]
 8007b72:	2b03      	cmp	r3, #3
 8007b74:	d151      	bne.n	8007c1a <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2207      	movs	r2, #7
 8007b7a:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2205      	movs	r2, #5
 8007b80:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007b90:	2200      	movs	r2, #0
 8007b92:	4619      	mov	r1, r3
 8007b94:	f001 f99e 	bl	8008ed4 <osMessagePut>
      break;
 8007b98:	e03f      	b.n	8007c1a <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2207      	movs	r2, #7
 8007b9e:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2205      	movs	r2, #5
 8007ba4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	f001 f98c 	bl	8008ed4 <osMessagePut>
      break;
 8007bbc:	e02d      	b.n	8007c1a <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d017      	beq.n	8007bf8 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007bd4:	23ff      	movs	r3, #255	; 0xff
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 f956 	bl	8007e88 <USBH_Get_StringDesc>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007be0:	7bbb      	ldrb	r3, [r7, #14]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d102      	bne.n	8007bec <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007be6:	2300      	movs	r3, #0
 8007be8:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007bea:	e018      	b.n	8007c1e <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007bec:	7bbb      	ldrb	r3, [r7, #14]
 8007bee:	2b03      	cmp	r3, #3
 8007bf0:	d115      	bne.n	8007c1e <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	73fb      	strb	r3, [r7, #15]
      break;
 8007bf6:	e012      	b.n	8007c1e <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8007bfc:	e00f      	b.n	8007c1e <USBH_HandleEnum+0x44a>

    default:
      break;
 8007bfe:	bf00      	nop
 8007c00:	e00e      	b.n	8007c20 <USBH_HandleEnum+0x44c>
      break;
 8007c02:	bf00      	nop
 8007c04:	e00c      	b.n	8007c20 <USBH_HandleEnum+0x44c>
      break;
 8007c06:	bf00      	nop
 8007c08:	e00a      	b.n	8007c20 <USBH_HandleEnum+0x44c>
      break;
 8007c0a:	bf00      	nop
 8007c0c:	e008      	b.n	8007c20 <USBH_HandleEnum+0x44c>
      break;
 8007c0e:	bf00      	nop
 8007c10:	e006      	b.n	8007c20 <USBH_HandleEnum+0x44c>
      break;
 8007c12:	bf00      	nop
 8007c14:	e004      	b.n	8007c20 <USBH_HandleEnum+0x44c>
      break;
 8007c16:	bf00      	nop
 8007c18:	e002      	b.n	8007c20 <USBH_HandleEnum+0x44c>
      break;
 8007c1a:	bf00      	nop
 8007c1c:	e000      	b.n	8007c20 <USBH_HandleEnum+0x44c>
      break;
 8007c1e:	bf00      	nop
  }
  return Status;
 8007c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3710      	adds	r7, #16
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop

08007c2c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	683a      	ldr	r2, [r7, #0]
 8007c3a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007c3e:	bf00      	nop
 8007c40:	370c      	adds	r7, #12
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr

08007c4a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b082      	sub	sp, #8
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007c58:	1c5a      	adds	r2, r3, #1
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 f804 	bl	8007c6e <USBH_HandleSof>
}
 8007c66:	bf00      	nop
 8007c68:	3708      	adds	r7, #8
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b082      	sub	sp, #8
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	2b0b      	cmp	r3, #11
 8007c7e:	d10a      	bne.n	8007c96 <USBH_HandleSof+0x28>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d005      	beq.n	8007c96 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	4798      	blx	r3
  }
}
 8007c96:	bf00      	nop
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b082      	sub	sp, #8
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	f001 f905 	bl	8008ed4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007cca:	bf00      	nop
}
 8007ccc:	3708      	adds	r7, #8
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}

08007cd2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	b083      	sub	sp, #12
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8007ce2:	bf00      	nop
}
 8007ce4:	370c      	adds	r7, #12
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr

08007cee <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b082      	sub	sp, #8
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2201      	movs	r2, #1
 8007cfa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2201      	movs	r2, #1
 8007d12:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007d22:	2200      	movs	r2, #0
 8007d24:	4619      	mov	r1, r3
 8007d26:	f001 f8d5 	bl	8008ed4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007d2a:	2300      	movs	r3, #0
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3708      	adds	r7, #8
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f003 fbfe 	bl	800b556 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	791b      	ldrb	r3, [r3, #4]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f000 ffbb 	bl	8008cdc <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	795b      	ldrb	r3, [r3, #5]
 8007d6a:	4619      	mov	r1, r3
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 ffb5 	bl	8008cdc <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007d86:	2200      	movs	r2, #0
 8007d88:	4619      	mov	r1, r3
 8007d8a:	f001 f8a3 	bl	8008ed4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007d8e:	2300      	movs	r3, #0
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3708      	adds	r7, #8
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b086      	sub	sp, #24
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 13d8 	ldr.w	r1, [r3, #984]	; 0x3d8
 8007da6:	f107 030c 	add.w	r3, r7, #12
 8007daa:	f04f 32ff 	mov.w	r2, #4294967295
 8007dae:	4618      	mov	r0, r3
 8007db0:	f001 f8d0 	bl	8008f54 <osMessageGet>
    if (event.status == osEventMessage)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2b10      	cmp	r3, #16
 8007db8:	d1f2      	bne.n	8007da0 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f7ff fa9e 	bl	80072fc <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8007dc0:	e7ee      	b.n	8007da0 <USBH_Process_OS+0x8>

08007dc2 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b082      	sub	sp, #8
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8007dde:	2200      	movs	r2, #0
 8007de0:	4619      	mov	r1, r3
 8007de2:	f001 f877 	bl	8008ed4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3708      	adds	r7, #8
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b086      	sub	sp, #24
 8007df4:	af02      	add	r7, sp, #8
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007e02:	78fb      	ldrb	r3, [r7, #3]
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	9300      	str	r3, [sp, #0]
 8007e08:	4613      	mov	r3, r2
 8007e0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e0e:	2100      	movs	r1, #0
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 f864 	bl	8007ede <USBH_GetDescriptor>
 8007e16:	4603      	mov	r3, r0
 8007e18:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8007e1a:	7bfb      	ldrb	r3, [r7, #15]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d10a      	bne.n	8007e36 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007e2c:	78fa      	ldrb	r2, [r7, #3]
 8007e2e:	b292      	uxth	r2, r2
 8007e30:	4619      	mov	r1, r3
 8007e32:	f000 f918 	bl	8008066 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3710      	adds	r7, #16
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b086      	sub	sp, #24
 8007e44:	af02      	add	r7, sp, #8
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	460b      	mov	r3, r1
 8007e4a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	331c      	adds	r3, #28
 8007e50:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007e52:	887b      	ldrh	r3, [r7, #2]
 8007e54:	9300      	str	r3, [sp, #0]
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e5c:	2100      	movs	r1, #0
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 f83d 	bl	8007ede <USBH_GetDescriptor>
 8007e64:	4603      	mov	r3, r0
 8007e66:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007e68:	7bfb      	ldrb	r3, [r7, #15]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d107      	bne.n	8007e7e <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007e6e:	887b      	ldrh	r3, [r7, #2]
 8007e70:	461a      	mov	r2, r3
 8007e72:	68b9      	ldr	r1, [r7, #8]
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f000 f987 	bl	8008188 <USBH_ParseCfgDesc>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b088      	sub	sp, #32
 8007e8c:	af02      	add	r7, sp, #8
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	607a      	str	r2, [r7, #4]
 8007e92:	461a      	mov	r2, r3
 8007e94:	460b      	mov	r3, r1
 8007e96:	72fb      	strb	r3, [r7, #11]
 8007e98:	4613      	mov	r3, r2
 8007e9a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8007e9c:	7afb      	ldrb	r3, [r7, #11]
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007ea4:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007eac:	893b      	ldrh	r3, [r7, #8]
 8007eae:	9300      	str	r3, [sp, #0]
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	2100      	movs	r1, #0
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 f812 	bl	8007ede <USBH_GetDescriptor>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007ebe:	7dfb      	ldrb	r3, [r7, #23]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d107      	bne.n	8007ed4 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007eca:	893a      	ldrh	r2, [r7, #8]
 8007ecc:	6879      	ldr	r1, [r7, #4]
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f000 fb24 	bl	800851c <USBH_ParseStringDesc>
  }

  return status;
 8007ed4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3718      	adds	r7, #24
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}

08007ede <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007ede:	b580      	push	{r7, lr}
 8007ee0:	b084      	sub	sp, #16
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	60f8      	str	r0, [r7, #12]
 8007ee6:	607b      	str	r3, [r7, #4]
 8007ee8:	460b      	mov	r3, r1
 8007eea:	72fb      	strb	r3, [r7, #11]
 8007eec:	4613      	mov	r3, r2
 8007eee:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	789b      	ldrb	r3, [r3, #2]
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d11c      	bne.n	8007f32 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007ef8:	7afb      	ldrb	r3, [r7, #11]
 8007efa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007efe:	b2da      	uxtb	r2, r3
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2206      	movs	r2, #6
 8007f08:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	893a      	ldrh	r2, [r7, #8]
 8007f0e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007f10:	893b      	ldrh	r3, [r7, #8]
 8007f12:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007f16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f1a:	d104      	bne.n	8007f26 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f240 4209 	movw	r2, #1033	; 0x409
 8007f22:	829a      	strh	r2, [r3, #20]
 8007f24:	e002      	b.n	8007f2c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	8b3a      	ldrh	r2, [r7, #24]
 8007f30:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007f32:	8b3b      	ldrh	r3, [r7, #24]
 8007f34:	461a      	mov	r2, r3
 8007f36:	6879      	ldr	r1, [r7, #4]
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	f000 fb3d 	bl	80085b8 <USBH_CtlReq>
 8007f3e:	4603      	mov	r3, r0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3710      	adds	r7, #16
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	460b      	mov	r3, r1
 8007f52:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	789b      	ldrb	r3, [r3, #2]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d10f      	bne.n	8007f7c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2205      	movs	r2, #5
 8007f66:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007f68:	78fb      	ldrb	r3, [r7, #3]
 8007f6a:	b29a      	uxth	r2, r3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2200      	movs	r2, #0
 8007f74:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	2100      	movs	r1, #0
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 fb19 	bl	80085b8 <USBH_CtlReq>
 8007f86:	4603      	mov	r3, r0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3708      	adds	r7, #8
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b082      	sub	sp, #8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	460b      	mov	r3, r1
 8007f9a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	789b      	ldrb	r3, [r3, #2]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d10e      	bne.n	8007fc2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2209      	movs	r2, #9
 8007fae:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	887a      	ldrh	r2, [r7, #2]
 8007fb4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	2100      	movs	r1, #0
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 faf6 	bl	80085b8 <USBH_CtlReq>
 8007fcc:	4603      	mov	r3, r0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3708      	adds	r7, #8
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}

08007fd6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007fd6:	b580      	push	{r7, lr}
 8007fd8:	b082      	sub	sp, #8
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
 8007fde:	460b      	mov	r3, r1
 8007fe0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	789b      	ldrb	r3, [r3, #2]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d10f      	bne.n	800800a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2203      	movs	r2, #3
 8007ff4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007ff6:	78fb      	ldrb	r3, [r7, #3]
 8007ff8:	b29a      	uxth	r2, r3
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800800a:	2200      	movs	r2, #0
 800800c:	2100      	movs	r1, #0
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 fad2 	bl	80085b8 <USBH_CtlReq>
 8008014:	4603      	mov	r3, r0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b082      	sub	sp, #8
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
 8008026:	460b      	mov	r3, r1
 8008028:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	789b      	ldrb	r3, [r3, #2]
 800802e:	2b01      	cmp	r3, #1
 8008030:	d10f      	bne.n	8008052 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2202      	movs	r2, #2
 8008036:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008044:	78fb      	ldrb	r3, [r7, #3]
 8008046:	b29a      	uxth	r2, r3
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8008052:	2200      	movs	r2, #0
 8008054:	2100      	movs	r1, #0
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 faae 	bl	80085b8 <USBH_CtlReq>
 800805c:	4603      	mov	r3, r0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8008066:	b480      	push	{r7}
 8008068:	b085      	sub	sp, #20
 800806a:	af00      	add	r7, sp, #0
 800806c:	60f8      	str	r0, [r7, #12]
 800806e:	60b9      	str	r1, [r7, #8]
 8008070:	4613      	mov	r3, r2
 8008072:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	781a      	ldrb	r2, [r3, #0]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	785a      	ldrb	r2, [r3, #1]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	3302      	adds	r3, #2
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	b29a      	uxth	r2, r3
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	3303      	adds	r3, #3
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	b29b      	uxth	r3, r3
 8008094:	021b      	lsls	r3, r3, #8
 8008096:	b29b      	uxth	r3, r3
 8008098:	4313      	orrs	r3, r2
 800809a:	b29a      	uxth	r2, r3
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	791a      	ldrb	r2, [r3, #4]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	795a      	ldrb	r2, [r3, #5]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	799a      	ldrb	r2, [r3, #6]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	79da      	ldrb	r2, [r3, #7]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	79db      	ldrb	r3, [r3, #7]
 80080c4:	2b20      	cmp	r3, #32
 80080c6:	dc11      	bgt.n	80080ec <USBH_ParseDevDesc+0x86>
 80080c8:	2b08      	cmp	r3, #8
 80080ca:	db16      	blt.n	80080fa <USBH_ParseDevDesc+0x94>
 80080cc:	3b08      	subs	r3, #8
 80080ce:	2201      	movs	r2, #1
 80080d0:	fa02 f303 	lsl.w	r3, r2, r3
 80080d4:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 80080d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080dc:	2b00      	cmp	r3, #0
 80080de:	bf14      	ite	ne
 80080e0:	2301      	movne	r3, #1
 80080e2:	2300      	moveq	r3, #0
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d102      	bne.n	80080f0 <USBH_ParseDevDesc+0x8a>
 80080ea:	e006      	b.n	80080fa <USBH_ParseDevDesc+0x94>
 80080ec:	2b40      	cmp	r3, #64	; 0x40
 80080ee:	d104      	bne.n	80080fa <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	79da      	ldrb	r2, [r3, #7]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	71da      	strb	r2, [r3, #7]
      break;
 80080f8:	e003      	b.n	8008102 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2240      	movs	r2, #64	; 0x40
 80080fe:	71da      	strb	r2, [r3, #7]
      break;
 8008100:	bf00      	nop
  }

  if (length > 8U)
 8008102:	88fb      	ldrh	r3, [r7, #6]
 8008104:	2b08      	cmp	r3, #8
 8008106:	d939      	bls.n	800817c <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	3308      	adds	r3, #8
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	b29a      	uxth	r2, r3
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	3309      	adds	r3, #9
 8008114:	781b      	ldrb	r3, [r3, #0]
 8008116:	b29b      	uxth	r3, r3
 8008118:	021b      	lsls	r3, r3, #8
 800811a:	b29b      	uxth	r3, r3
 800811c:	4313      	orrs	r3, r2
 800811e:	b29a      	uxth	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	330a      	adds	r3, #10
 8008128:	781b      	ldrb	r3, [r3, #0]
 800812a:	b29a      	uxth	r2, r3
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	330b      	adds	r3, #11
 8008130:	781b      	ldrb	r3, [r3, #0]
 8008132:	b29b      	uxth	r3, r3
 8008134:	021b      	lsls	r3, r3, #8
 8008136:	b29b      	uxth	r3, r3
 8008138:	4313      	orrs	r3, r2
 800813a:	b29a      	uxth	r2, r3
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	330c      	adds	r3, #12
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	b29a      	uxth	r2, r3
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	330d      	adds	r3, #13
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	b29b      	uxth	r3, r3
 8008150:	021b      	lsls	r3, r3, #8
 8008152:	b29b      	uxth	r3, r3
 8008154:	4313      	orrs	r3, r2
 8008156:	b29a      	uxth	r2, r3
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	7b9a      	ldrb	r2, [r3, #14]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	7bda      	ldrb	r2, [r3, #15]
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	7c1a      	ldrb	r2, [r3, #16]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	7c5a      	ldrb	r2, [r3, #17]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	745a      	strb	r2, [r3, #17]
  }
}
 800817c:	bf00      	nop
 800817e:	3714      	adds	r7, #20
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b08c      	sub	sp, #48	; 0x30
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	4613      	mov	r3, r2
 8008194:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800819c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800819e:	2300      	movs	r3, #0
 80081a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80081a8:	2300      	movs	r3, #0
 80081aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 80081ae:	2300      	movs	r3, #0
 80081b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	781a      	ldrb	r2, [r3, #0]
 80081bc:	6a3b      	ldr	r3, [r7, #32]
 80081be:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	785a      	ldrb	r2, [r3, #1]
 80081c4:	6a3b      	ldr	r3, [r7, #32]
 80081c6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	3302      	adds	r3, #2
 80081cc:	781b      	ldrb	r3, [r3, #0]
 80081ce:	b29a      	uxth	r2, r3
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	3303      	adds	r3, #3
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	021b      	lsls	r3, r3, #8
 80081da:	b29b      	uxth	r3, r3
 80081dc:	4313      	orrs	r3, r2
 80081de:	b29b      	uxth	r3, r3
 80081e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80081e4:	bf28      	it	cs
 80081e6:	f44f 7380 	movcs.w	r3, #256	; 0x100
 80081ea:	b29a      	uxth	r2, r3
 80081ec:	6a3b      	ldr	r3, [r7, #32]
 80081ee:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	791a      	ldrb	r2, [r3, #4]
 80081f4:	6a3b      	ldr	r3, [r7, #32]
 80081f6:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	795a      	ldrb	r2, [r3, #5]
 80081fc:	6a3b      	ldr	r3, [r7, #32]
 80081fe:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	799a      	ldrb	r2, [r3, #6]
 8008204:	6a3b      	ldr	r3, [r7, #32]
 8008206:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	79da      	ldrb	r2, [r3, #7]
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	7a1a      	ldrb	r2, [r3, #8]
 8008214:	6a3b      	ldr	r3, [r7, #32]
 8008216:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8008218:	6a3b      	ldr	r3, [r7, #32]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	2b09      	cmp	r3, #9
 800821e:	d002      	beq.n	8008226 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008220:	6a3b      	ldr	r3, [r7, #32]
 8008222:	2209      	movs	r2, #9
 8008224:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008226:	88fb      	ldrh	r3, [r7, #6]
 8008228:	2b09      	cmp	r3, #9
 800822a:	f240 809d 	bls.w	8008368 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800822e:	2309      	movs	r3, #9
 8008230:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008232:	2300      	movs	r3, #0
 8008234:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008236:	e081      	b.n	800833c <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008238:	f107 0316 	add.w	r3, r7, #22
 800823c:	4619      	mov	r1, r3
 800823e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008240:	f000 f99f 	bl	8008582 <USBH_GetNextDesc>
 8008244:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008248:	785b      	ldrb	r3, [r3, #1]
 800824a:	2b04      	cmp	r3, #4
 800824c:	d176      	bne.n	800833c <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800824e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	2b09      	cmp	r3, #9
 8008254:	d002      	beq.n	800825c <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008258:	2209      	movs	r2, #9
 800825a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800825c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008260:	221a      	movs	r2, #26
 8008262:	fb02 f303 	mul.w	r3, r2, r3
 8008266:	3308      	adds	r3, #8
 8008268:	6a3a      	ldr	r2, [r7, #32]
 800826a:	4413      	add	r3, r2
 800826c:	3302      	adds	r3, #2
 800826e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008270:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008272:	69f8      	ldr	r0, [r7, #28]
 8008274:	f000 f87e 	bl	8008374 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008278:	2300      	movs	r3, #0
 800827a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800827e:	2300      	movs	r3, #0
 8008280:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008282:	e043      	b.n	800830c <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008284:	f107 0316 	add.w	r3, r7, #22
 8008288:	4619      	mov	r1, r3
 800828a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800828c:	f000 f979 	bl	8008582 <USBH_GetNextDesc>
 8008290:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008294:	785b      	ldrb	r3, [r3, #1]
 8008296:	2b05      	cmp	r3, #5
 8008298:	d138      	bne.n	800830c <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	795b      	ldrb	r3, [r3, #5]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d10f      	bne.n	80082c2 <USBH_ParseCfgDesc+0x13a>
 80082a2:	69fb      	ldr	r3, [r7, #28]
 80082a4:	799b      	ldrb	r3, [r3, #6]
 80082a6:	2b02      	cmp	r3, #2
 80082a8:	d10b      	bne.n	80082c2 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	79db      	ldrb	r3, [r3, #7]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10f      	bne.n	80082d2 <USBH_ParseCfgDesc+0x14a>
 80082b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b4:	781b      	ldrb	r3, [r3, #0]
 80082b6:	2b09      	cmp	r3, #9
 80082b8:	d00b      	beq.n	80082d2 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 80082ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082bc:	2209      	movs	r2, #9
 80082be:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082c0:	e007      	b.n	80082d2 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 80082c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	2b07      	cmp	r3, #7
 80082c8:	d004      	beq.n	80082d4 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80082ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082cc:	2207      	movs	r2, #7
 80082ce:	701a      	strb	r2, [r3, #0]
 80082d0:	e000      	b.n	80082d4 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80082d2:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80082d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80082d8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80082dc:	3201      	adds	r2, #1
 80082de:	00d2      	lsls	r2, r2, #3
 80082e0:	211a      	movs	r1, #26
 80082e2:	fb01 f303 	mul.w	r3, r1, r3
 80082e6:	4413      	add	r3, r2
 80082e8:	3308      	adds	r3, #8
 80082ea:	6a3a      	ldr	r2, [r7, #32]
 80082ec:	4413      	add	r3, r2
 80082ee:	3304      	adds	r3, #4
 80082f0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80082f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80082f4:	69b9      	ldr	r1, [r7, #24]
 80082f6:	68f8      	ldr	r0, [r7, #12]
 80082f8:	f000 f86b 	bl	80083d2 <USBH_ParseEPDesc>
 80082fc:	4603      	mov	r3, r0
 80082fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8008302:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008306:	3301      	adds	r3, #1
 8008308:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	791b      	ldrb	r3, [r3, #4]
 8008310:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008314:	429a      	cmp	r2, r3
 8008316:	d204      	bcs.n	8008322 <USBH_ParseCfgDesc+0x19a>
 8008318:	6a3b      	ldr	r3, [r7, #32]
 800831a:	885a      	ldrh	r2, [r3, #2]
 800831c:	8afb      	ldrh	r3, [r7, #22]
 800831e:	429a      	cmp	r2, r3
 8008320:	d8b0      	bhi.n	8008284 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008322:	69fb      	ldr	r3, [r7, #28]
 8008324:	791b      	ldrb	r3, [r3, #4]
 8008326:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800832a:	429a      	cmp	r2, r3
 800832c:	d201      	bcs.n	8008332 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800832e:	2303      	movs	r3, #3
 8008330:	e01c      	b.n	800836c <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8008332:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008336:	3301      	adds	r3, #1
 8008338:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800833c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008340:	2b01      	cmp	r3, #1
 8008342:	d805      	bhi.n	8008350 <USBH_ParseCfgDesc+0x1c8>
 8008344:	6a3b      	ldr	r3, [r7, #32]
 8008346:	885a      	ldrh	r2, [r3, #2]
 8008348:	8afb      	ldrh	r3, [r7, #22]
 800834a:	429a      	cmp	r2, r3
 800834c:	f63f af74 	bhi.w	8008238 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008350:	6a3b      	ldr	r3, [r7, #32]
 8008352:	791b      	ldrb	r3, [r3, #4]
 8008354:	2b02      	cmp	r3, #2
 8008356:	bf28      	it	cs
 8008358:	2302      	movcs	r3, #2
 800835a:	b2db      	uxtb	r3, r3
 800835c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008360:	429a      	cmp	r2, r3
 8008362:	d201      	bcs.n	8008368 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8008364:	2303      	movs	r3, #3
 8008366:	e001      	b.n	800836c <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8008368:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800836c:	4618      	mov	r0, r3
 800836e:	3730      	adds	r7, #48	; 0x30
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}

08008374 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	781a      	ldrb	r2, [r3, #0]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	785a      	ldrb	r2, [r3, #1]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	789a      	ldrb	r2, [r3, #2]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	78da      	ldrb	r2, [r3, #3]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	791a      	ldrb	r2, [r3, #4]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	795a      	ldrb	r2, [r3, #5]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	799a      	ldrb	r2, [r3, #6]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	79da      	ldrb	r2, [r3, #7]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	7a1a      	ldrb	r2, [r3, #8]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	721a      	strb	r2, [r3, #8]
}
 80083c6:	bf00      	nop
 80083c8:	370c      	adds	r7, #12
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr

080083d2 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 80083d2:	b480      	push	{r7}
 80083d4:	b087      	sub	sp, #28
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	60f8      	str	r0, [r7, #12]
 80083da:	60b9      	str	r1, [r7, #8]
 80083dc:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80083de:	2300      	movs	r3, #0
 80083e0:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	781a      	ldrb	r2, [r3, #0]
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	785a      	ldrb	r2, [r3, #1]
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	789a      	ldrb	r2, [r3, #2]
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	78da      	ldrb	r2, [r3, #3]
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	3304      	adds	r3, #4
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	b29a      	uxth	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	3305      	adds	r3, #5
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	b29b      	uxth	r3, r3
 8008412:	021b      	lsls	r3, r3, #8
 8008414:	b29b      	uxth	r3, r3
 8008416:	4313      	orrs	r3, r2
 8008418:	b29a      	uxth	r2, r3
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	799a      	ldrb	r2, [r3, #6]
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	889b      	ldrh	r3, [r3, #4]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d102      	bne.n	8008434 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800842e:	2303      	movs	r3, #3
 8008430:	75fb      	strb	r3, [r7, #23]
 8008432:	e033      	b.n	800849c <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	889b      	ldrh	r3, [r3, #4]
 8008438:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800843c:	f023 0307 	bic.w	r3, r3, #7
 8008440:	b29a      	uxth	r2, r3
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	889b      	ldrh	r3, [r3, #4]
 800844a:	b21a      	sxth	r2, r3
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	3304      	adds	r3, #4
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	b299      	uxth	r1, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	3305      	adds	r3, #5
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	b29b      	uxth	r3, r3
 800845c:	021b      	lsls	r3, r3, #8
 800845e:	b29b      	uxth	r3, r3
 8008460:	430b      	orrs	r3, r1
 8008462:	b29b      	uxth	r3, r3
 8008464:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008468:	2b00      	cmp	r3, #0
 800846a:	d110      	bne.n	800848e <USBH_ParseEPDesc+0xbc>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	3304      	adds	r3, #4
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	b299      	uxth	r1, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	3305      	adds	r3, #5
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	b29b      	uxth	r3, r3
 800847c:	021b      	lsls	r3, r3, #8
 800847e:	b29b      	uxth	r3, r3
 8008480:	430b      	orrs	r3, r1
 8008482:	b29b      	uxth	r3, r3
 8008484:	b21b      	sxth	r3, r3
 8008486:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800848a:	b21b      	sxth	r3, r3
 800848c:	e001      	b.n	8008492 <USBH_ParseEPDesc+0xc0>
 800848e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008492:	4313      	orrs	r3, r2
 8008494:	b21b      	sxth	r3, r3
 8008496:	b29a      	uxth	r2, r3
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d116      	bne.n	80084d4 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	78db      	ldrb	r3, [r3, #3]
 80084aa:	f003 0303 	and.w	r3, r3, #3
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d005      	beq.n	80084be <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	78db      	ldrb	r3, [r3, #3]
 80084b6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80084ba:	2b03      	cmp	r3, #3
 80084bc:	d127      	bne.n	800850e <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	799b      	ldrb	r3, [r3, #6]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d003      	beq.n	80084ce <USBH_ParseEPDesc+0xfc>
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	799b      	ldrb	r3, [r3, #6]
 80084ca:	2b10      	cmp	r3, #16
 80084cc:	d91f      	bls.n	800850e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80084ce:	2303      	movs	r3, #3
 80084d0:	75fb      	strb	r3, [r7, #23]
 80084d2:	e01c      	b.n	800850e <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	78db      	ldrb	r3, [r3, #3]
 80084d8:	f003 0303 	and.w	r3, r3, #3
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d10a      	bne.n	80084f6 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	799b      	ldrb	r3, [r3, #6]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d003      	beq.n	80084f0 <USBH_ParseEPDesc+0x11e>
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	799b      	ldrb	r3, [r3, #6]
 80084ec:	2b10      	cmp	r3, #16
 80084ee:	d90e      	bls.n	800850e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80084f0:	2303      	movs	r3, #3
 80084f2:	75fb      	strb	r3, [r7, #23]
 80084f4:	e00b      	b.n	800850e <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	78db      	ldrb	r3, [r3, #3]
 80084fa:	f003 0303 	and.w	r3, r3, #3
 80084fe:	2b03      	cmp	r3, #3
 8008500:	d105      	bne.n	800850e <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	799b      	ldrb	r3, [r3, #6]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d101      	bne.n	800850e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800850a:	2303      	movs	r3, #3
 800850c:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800850e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008510:	4618      	mov	r0, r3
 8008512:	371c      	adds	r7, #28
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800851c:	b480      	push	{r7}
 800851e:	b087      	sub	sp, #28
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	4613      	mov	r3, r2
 8008528:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	3301      	adds	r3, #1
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	2b03      	cmp	r3, #3
 8008532:	d120      	bne.n	8008576 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	1e9a      	subs	r2, r3, #2
 800853a:	88fb      	ldrh	r3, [r7, #6]
 800853c:	4293      	cmp	r3, r2
 800853e:	bf28      	it	cs
 8008540:	4613      	movcs	r3, r2
 8008542:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	3302      	adds	r3, #2
 8008548:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800854a:	2300      	movs	r3, #0
 800854c:	82fb      	strh	r3, [r7, #22]
 800854e:	e00b      	b.n	8008568 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008550:	8afb      	ldrh	r3, [r7, #22]
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	4413      	add	r3, r2
 8008556:	781a      	ldrb	r2, [r3, #0]
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	3301      	adds	r3, #1
 8008560:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008562:	8afb      	ldrh	r3, [r7, #22]
 8008564:	3302      	adds	r3, #2
 8008566:	82fb      	strh	r3, [r7, #22]
 8008568:	8afa      	ldrh	r2, [r7, #22]
 800856a:	8abb      	ldrh	r3, [r7, #20]
 800856c:	429a      	cmp	r2, r3
 800856e:	d3ef      	bcc.n	8008550 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	2200      	movs	r2, #0
 8008574:	701a      	strb	r2, [r3, #0]
  }
}
 8008576:	bf00      	nop
 8008578:	371c      	adds	r7, #28
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8008582:	b480      	push	{r7}
 8008584:	b085      	sub	sp, #20
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
 800858a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	881a      	ldrh	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	b29b      	uxth	r3, r3
 8008596:	4413      	add	r3, r2
 8008598:	b29a      	uxth	r2, r3
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	781b      	ldrb	r3, [r3, #0]
 80085a2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4413      	add	r3, r2
 80085a8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80085aa:	68fb      	ldr	r3, [r7, #12]
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3714      	adds	r7, #20
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b086      	sub	sp, #24
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	4613      	mov	r3, r2
 80085c4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80085c6:	2301      	movs	r3, #1
 80085c8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	789b      	ldrb	r3, [r3, #2]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d002      	beq.n	80085d8 <USBH_CtlReq+0x20>
 80085d2:	2b02      	cmp	r3, #2
 80085d4:	d01d      	beq.n	8008612 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 80085d6:	e043      	b.n	8008660 <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	68ba      	ldr	r2, [r7, #8]
 80085dc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	88fa      	ldrh	r2, [r7, #6]
 80085e2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2201      	movs	r2, #1
 80085e8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2202      	movs	r2, #2
 80085ee:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80085f0:	2301      	movs	r3, #1
 80085f2:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2203      	movs	r2, #3
 80085f8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008608:	2200      	movs	r2, #0
 800860a:	4619      	mov	r1, r3
 800860c:	f000 fc62 	bl	8008ed4 <osMessagePut>
      break;
 8008610:	e026      	b.n	8008660 <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f000 f82a 	bl	800866c <USBH_HandleControl>
 8008618:	4603      	mov	r3, r0
 800861a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800861c:	7dfb      	ldrb	r3, [r7, #23]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d002      	beq.n	8008628 <USBH_CtlReq+0x70>
 8008622:	7dfb      	ldrb	r3, [r7, #23]
 8008624:	2b03      	cmp	r3, #3
 8008626:	d106      	bne.n	8008636 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2201      	movs	r2, #1
 800862c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2200      	movs	r2, #0
 8008632:	761a      	strb	r2, [r3, #24]
 8008634:	e005      	b.n	8008642 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 8008636:	7dfb      	ldrb	r3, [r7, #23]
 8008638:	2b02      	cmp	r3, #2
 800863a:	d102      	bne.n	8008642 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2201      	movs	r2, #1
 8008640:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2203      	movs	r2, #3
 8008646:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008656:	2200      	movs	r2, #0
 8008658:	4619      	mov	r1, r3
 800865a:	f000 fc3b 	bl	8008ed4 <osMessagePut>
      break;
 800865e:	bf00      	nop
  }
  return status;
 8008660:	7dfb      	ldrb	r3, [r7, #23]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3718      	adds	r7, #24
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
	...

0800866c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b086      	sub	sp, #24
 8008670:	af02      	add	r7, sp, #8
 8008672:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008674:	2301      	movs	r3, #1
 8008676:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008678:	2300      	movs	r3, #0
 800867a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	7e1b      	ldrb	r3, [r3, #24]
 8008680:	3b01      	subs	r3, #1
 8008682:	2b0a      	cmp	r3, #10
 8008684:	f200 8229 	bhi.w	8008ada <USBH_HandleControl+0x46e>
 8008688:	a201      	add	r2, pc, #4	; (adr r2, 8008690 <USBH_HandleControl+0x24>)
 800868a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800868e:	bf00      	nop
 8008690:	080086bd 	.word	0x080086bd
 8008694:	080086d7 	.word	0x080086d7
 8008698:	08008779 	.word	0x08008779
 800869c:	0800879f 	.word	0x0800879f
 80086a0:	0800882b 	.word	0x0800882b
 80086a4:	08008855 	.word	0x08008855
 80086a8:	08008917 	.word	0x08008917
 80086ac:	08008939 	.word	0x08008939
 80086b0:	080089cb 	.word	0x080089cb
 80086b4:	080089f1 	.word	0x080089f1
 80086b8:	08008a83 	.word	0x08008a83
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f103 0110 	add.w	r1, r3, #16
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	795b      	ldrb	r3, [r3, #5]
 80086c6:	461a      	mov	r2, r3
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 fa17 	bl	8008afc <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2202      	movs	r2, #2
 80086d2:	761a      	strb	r2, [r3, #24]
      break;
 80086d4:	e20c      	b.n	8008af0 <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	795b      	ldrb	r3, [r3, #5]
 80086da:	4619      	mov	r1, r3
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f003 f829 	bl	800b734 <USBH_LL_GetURBState>
 80086e2:	4603      	mov	r3, r0
 80086e4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80086e6:	7bbb      	ldrb	r3, [r7, #14]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d12c      	bne.n	8008746 <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	7c1b      	ldrb	r3, [r3, #16]
 80086f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80086f4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	8adb      	ldrh	r3, [r3, #22]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d00a      	beq.n	8008714 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80086fe:	7b7b      	ldrb	r3, [r7, #13]
 8008700:	2b80      	cmp	r3, #128	; 0x80
 8008702:	d103      	bne.n	800870c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2203      	movs	r2, #3
 8008708:	761a      	strb	r2, [r3, #24]
 800870a:	e00d      	b.n	8008728 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2205      	movs	r2, #5
 8008710:	761a      	strb	r2, [r3, #24]
 8008712:	e009      	b.n	8008728 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8008714:	7b7b      	ldrb	r3, [r7, #13]
 8008716:	2b80      	cmp	r3, #128	; 0x80
 8008718:	d103      	bne.n	8008722 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2209      	movs	r2, #9
 800871e:	761a      	strb	r2, [r3, #24]
 8008720:	e002      	b.n	8008728 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2207      	movs	r2, #7
 8008726:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2203      	movs	r2, #3
 800872c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800873c:	2200      	movs	r2, #0
 800873e:	4619      	mov	r1, r3
 8008740:	f000 fbc8 	bl	8008ed4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008744:	e1cb      	b.n	8008ade <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008746:	7bbb      	ldrb	r3, [r7, #14]
 8008748:	2b04      	cmp	r3, #4
 800874a:	d003      	beq.n	8008754 <USBH_HandleControl+0xe8>
 800874c:	7bbb      	ldrb	r3, [r7, #14]
 800874e:	2b02      	cmp	r3, #2
 8008750:	f040 81c5 	bne.w	8008ade <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	220b      	movs	r2, #11
 8008758:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2203      	movs	r2, #3
 800875e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800876e:	2200      	movs	r2, #0
 8008770:	4619      	mov	r1, r3
 8008772:	f000 fbaf 	bl	8008ed4 <osMessagePut>
      break;
 8008776:	e1b2      	b.n	8008ade <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800877e:	b29a      	uxth	r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6899      	ldr	r1, [r3, #8]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	899a      	ldrh	r2, [r3, #12]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	791b      	ldrb	r3, [r3, #4]
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 f9f2 	bl	8008b7a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2204      	movs	r2, #4
 800879a:	761a      	strb	r2, [r3, #24]
      break;
 800879c:	e1a8      	b.n	8008af0 <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	791b      	ldrb	r3, [r3, #4]
 80087a2:	4619      	mov	r1, r3
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f002 ffc5 	bl	800b734 <USBH_LL_GetURBState>
 80087aa:	4603      	mov	r3, r0
 80087ac:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80087ae:	7bbb      	ldrb	r3, [r7, #14]
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d110      	bne.n	80087d6 <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2209      	movs	r2, #9
 80087b8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2203      	movs	r2, #3
 80087be:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80087ce:	2200      	movs	r2, #0
 80087d0:	4619      	mov	r1, r3
 80087d2:	f000 fb7f 	bl	8008ed4 <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80087d6:	7bbb      	ldrb	r3, [r7, #14]
 80087d8:	2b05      	cmp	r3, #5
 80087da:	d110      	bne.n	80087fe <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80087dc:	2303      	movs	r3, #3
 80087de:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2203      	movs	r2, #3
 80087e4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80087f4:	2200      	movs	r2, #0
 80087f6:	4619      	mov	r1, r3
 80087f8:	f000 fb6c 	bl	8008ed4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80087fc:	e171      	b.n	8008ae2 <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 80087fe:	7bbb      	ldrb	r3, [r7, #14]
 8008800:	2b04      	cmp	r3, #4
 8008802:	f040 816e 	bne.w	8008ae2 <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	220b      	movs	r2, #11
 800880a:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2203      	movs	r2, #3
 8008810:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008820:	2200      	movs	r2, #0
 8008822:	4619      	mov	r1, r3
 8008824:	f000 fb56 	bl	8008ed4 <osMessagePut>
      break;
 8008828:	e15b      	b.n	8008ae2 <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6899      	ldr	r1, [r3, #8]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	899a      	ldrh	r2, [r3, #12]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	795b      	ldrb	r3, [r3, #5]
 8008836:	2001      	movs	r0, #1
 8008838:	9000      	str	r0, [sp, #0]
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f978 	bl	8008b30 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008846:	b29a      	uxth	r2, r3
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2206      	movs	r2, #6
 8008850:	761a      	strb	r2, [r3, #24]
      break;
 8008852:	e14d      	b.n	8008af0 <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	795b      	ldrb	r3, [r3, #5]
 8008858:	4619      	mov	r1, r3
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f002 ff6a 	bl	800b734 <USBH_LL_GetURBState>
 8008860:	4603      	mov	r3, r0
 8008862:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008864:	7bbb      	ldrb	r3, [r7, #14]
 8008866:	2b01      	cmp	r3, #1
 8008868:	d111      	bne.n	800888e <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2207      	movs	r2, #7
 800886e:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2203      	movs	r2, #3
 8008874:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008884:	2200      	movs	r2, #0
 8008886:	4619      	mov	r1, r3
 8008888:	f000 fb24 	bl	8008ed4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800888c:	e12b      	b.n	8008ae6 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 800888e:	7bbb      	ldrb	r3, [r7, #14]
 8008890:	2b05      	cmp	r3, #5
 8008892:	d113      	bne.n	80088bc <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	220c      	movs	r2, #12
 8008898:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800889a:	2303      	movs	r3, #3
 800889c:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2203      	movs	r2, #3
 80088a2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80088b2:	2200      	movs	r2, #0
 80088b4:	4619      	mov	r1, r3
 80088b6:	f000 fb0d 	bl	8008ed4 <osMessagePut>
      break;
 80088ba:	e114      	b.n	8008ae6 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 80088bc:	7bbb      	ldrb	r3, [r7, #14]
 80088be:	2b02      	cmp	r3, #2
 80088c0:	d111      	bne.n	80088e6 <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2205      	movs	r2, #5
 80088c6:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2203      	movs	r2, #3
 80088cc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80088dc:	2200      	movs	r2, #0
 80088de:	4619      	mov	r1, r3
 80088e0:	f000 faf8 	bl	8008ed4 <osMessagePut>
      break;
 80088e4:	e0ff      	b.n	8008ae6 <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 80088e6:	7bbb      	ldrb	r3, [r7, #14]
 80088e8:	2b04      	cmp	r3, #4
 80088ea:	f040 80fc 	bne.w	8008ae6 <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	220b      	movs	r2, #11
 80088f2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80088f4:	2302      	movs	r3, #2
 80088f6:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2203      	movs	r2, #3
 80088fc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800890c:	2200      	movs	r2, #0
 800890e:	4619      	mov	r1, r3
 8008910:	f000 fae0 	bl	8008ed4 <osMessagePut>
      break;
 8008914:	e0e7      	b.n	8008ae6 <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	791b      	ldrb	r3, [r3, #4]
 800891a:	2200      	movs	r2, #0
 800891c:	2100      	movs	r1, #0
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 f92b 	bl	8008b7a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800892a:	b29a      	uxth	r2, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2208      	movs	r2, #8
 8008934:	761a      	strb	r2, [r3, #24]

      break;
 8008936:	e0db      	b.n	8008af0 <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	791b      	ldrb	r3, [r3, #4]
 800893c:	4619      	mov	r1, r3
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f002 fef8 	bl	800b734 <USBH_LL_GetURBState>
 8008944:	4603      	mov	r3, r0
 8008946:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008948:	7bbb      	ldrb	r3, [r7, #14]
 800894a:	2b01      	cmp	r3, #1
 800894c:	d113      	bne.n	8008976 <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	220d      	movs	r2, #13
 8008952:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008954:	2300      	movs	r3, #0
 8008956:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2203      	movs	r2, #3
 800895c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800896c:	2200      	movs	r2, #0
 800896e:	4619      	mov	r1, r3
 8008970:	f000 fab0 	bl	8008ed4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008974:	e0b9      	b.n	8008aea <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 8008976:	7bbb      	ldrb	r3, [r7, #14]
 8008978:	2b04      	cmp	r3, #4
 800897a:	d111      	bne.n	80089a0 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	220b      	movs	r2, #11
 8008980:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2203      	movs	r2, #3
 8008986:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008996:	2200      	movs	r2, #0
 8008998:	4619      	mov	r1, r3
 800899a:	f000 fa9b 	bl	8008ed4 <osMessagePut>
      break;
 800899e:	e0a4      	b.n	8008aea <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 80089a0:	7bbb      	ldrb	r3, [r7, #14]
 80089a2:	2b05      	cmp	r3, #5
 80089a4:	f040 80a1 	bne.w	8008aea <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 80089a8:	2303      	movs	r3, #3
 80089aa:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2203      	movs	r2, #3
 80089b0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80089c0:	2200      	movs	r2, #0
 80089c2:	4619      	mov	r1, r3
 80089c4:	f000 fa86 	bl	8008ed4 <osMessagePut>
      break;
 80089c8:	e08f      	b.n	8008aea <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	795b      	ldrb	r3, [r3, #5]
 80089ce:	2201      	movs	r2, #1
 80089d0:	9200      	str	r2, [sp, #0]
 80089d2:	2200      	movs	r2, #0
 80089d4:	2100      	movs	r1, #0
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 f8aa 	bl	8008b30 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80089e2:	b29a      	uxth	r2, r3
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	220a      	movs	r2, #10
 80089ec:	761a      	strb	r2, [r3, #24]
      break;
 80089ee:	e07f      	b.n	8008af0 <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	795b      	ldrb	r3, [r3, #5]
 80089f4:	4619      	mov	r1, r3
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f002 fe9c 	bl	800b734 <USBH_LL_GetURBState>
 80089fc:	4603      	mov	r3, r0
 80089fe:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008a00:	7bbb      	ldrb	r3, [r7, #14]
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d113      	bne.n	8008a2e <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 8008a06:	2300      	movs	r3, #0
 8008a08:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	220d      	movs	r2, #13
 8008a0e:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2203      	movs	r2, #3
 8008a14:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008a24:	2200      	movs	r2, #0
 8008a26:	4619      	mov	r1, r3
 8008a28:	f000 fa54 	bl	8008ed4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008a2c:	e05f      	b.n	8008aee <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008a2e:	7bbb      	ldrb	r3, [r7, #14]
 8008a30:	2b02      	cmp	r3, #2
 8008a32:	d111      	bne.n	8008a58 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2209      	movs	r2, #9
 8008a38:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2203      	movs	r2, #3
 8008a3e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008a4e:	2200      	movs	r2, #0
 8008a50:	4619      	mov	r1, r3
 8008a52:	f000 fa3f 	bl	8008ed4 <osMessagePut>
      break;
 8008a56:	e04a      	b.n	8008aee <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 8008a58:	7bbb      	ldrb	r3, [r7, #14]
 8008a5a:	2b04      	cmp	r3, #4
 8008a5c:	d147      	bne.n	8008aee <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	220b      	movs	r2, #11
 8008a62:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2203      	movs	r2, #3
 8008a68:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008a78:	2200      	movs	r2, #0
 8008a7a:	4619      	mov	r1, r3
 8008a7c:	f000 fa2a 	bl	8008ed4 <osMessagePut>
      break;
 8008a80:	e035      	b.n	8008aee <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	7e5b      	ldrb	r3, [r3, #25]
 8008a86:	3301      	adds	r3, #1
 8008a88:	b2da      	uxtb	r2, r3
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	765a      	strb	r2, [r3, #25]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	7e5b      	ldrb	r3, [r3, #25]
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d806      	bhi.n	8008aa4 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008aa2:	e025      	b.n	8008af0 <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008aaa:	2106      	movs	r1, #6
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	795b      	ldrb	r3, [r3, #5]
 8008aba:	4619      	mov	r1, r3
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 f90d 	bl	8008cdc <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	791b      	ldrb	r3, [r3, #4]
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f907 	bl	8008cdc <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8008ad8:	e00a      	b.n	8008af0 <USBH_HandleControl+0x484>

    default:
      break;
 8008ada:	bf00      	nop
 8008adc:	e008      	b.n	8008af0 <USBH_HandleControl+0x484>
      break;
 8008ade:	bf00      	nop
 8008ae0:	e006      	b.n	8008af0 <USBH_HandleControl+0x484>
      break;
 8008ae2:	bf00      	nop
 8008ae4:	e004      	b.n	8008af0 <USBH_HandleControl+0x484>
      break;
 8008ae6:	bf00      	nop
 8008ae8:	e002      	b.n	8008af0 <USBH_HandleControl+0x484>
      break;
 8008aea:	bf00      	nop
 8008aec:	e000      	b.n	8008af0 <USBH_HandleControl+0x484>
      break;
 8008aee:	bf00      	nop
  }

  return status;
 8008af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	bf00      	nop

08008afc <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b088      	sub	sp, #32
 8008b00:	af04      	add	r7, sp, #16
 8008b02:	60f8      	str	r0, [r7, #12]
 8008b04:	60b9      	str	r1, [r7, #8]
 8008b06:	4613      	mov	r3, r2
 8008b08:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b0a:	79f9      	ldrb	r1, [r7, #7]
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	9303      	str	r3, [sp, #12]
 8008b10:	2308      	movs	r3, #8
 8008b12:	9302      	str	r3, [sp, #8]
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	9301      	str	r3, [sp, #4]
 8008b18:	2300      	movs	r3, #0
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	2200      	movs	r2, #0
 8008b20:	68f8      	ldr	r0, [r7, #12]
 8008b22:	f002 fdd6 	bl	800b6d2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008b26:	2300      	movs	r3, #0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3710      	adds	r7, #16
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b088      	sub	sp, #32
 8008b34:	af04      	add	r7, sp, #16
 8008b36:	60f8      	str	r0, [r7, #12]
 8008b38:	60b9      	str	r1, [r7, #8]
 8008b3a:	4611      	mov	r1, r2
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	460b      	mov	r3, r1
 8008b40:	80fb      	strh	r3, [r7, #6]
 8008b42:	4613      	mov	r3, r2
 8008b44:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d001      	beq.n	8008b54 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008b50:	2300      	movs	r3, #0
 8008b52:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b54:	7979      	ldrb	r1, [r7, #5]
 8008b56:	7e3b      	ldrb	r3, [r7, #24]
 8008b58:	9303      	str	r3, [sp, #12]
 8008b5a:	88fb      	ldrh	r3, [r7, #6]
 8008b5c:	9302      	str	r3, [sp, #8]
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	9301      	str	r3, [sp, #4]
 8008b62:	2301      	movs	r3, #1
 8008b64:	9300      	str	r3, [sp, #0]
 8008b66:	2300      	movs	r3, #0
 8008b68:	2200      	movs	r2, #0
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f002 fdb1 	bl	800b6d2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008b70:	2300      	movs	r3, #0
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3710      	adds	r7, #16
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b088      	sub	sp, #32
 8008b7e:	af04      	add	r7, sp, #16
 8008b80:	60f8      	str	r0, [r7, #12]
 8008b82:	60b9      	str	r1, [r7, #8]
 8008b84:	4611      	mov	r1, r2
 8008b86:	461a      	mov	r2, r3
 8008b88:	460b      	mov	r3, r1
 8008b8a:	80fb      	strh	r3, [r7, #6]
 8008b8c:	4613      	mov	r3, r2
 8008b8e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008b90:	7979      	ldrb	r1, [r7, #5]
 8008b92:	2300      	movs	r3, #0
 8008b94:	9303      	str	r3, [sp, #12]
 8008b96:	88fb      	ldrh	r3, [r7, #6]
 8008b98:	9302      	str	r3, [sp, #8]
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	9301      	str	r3, [sp, #4]
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	9300      	str	r3, [sp, #0]
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f002 fd93 	bl	800b6d2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008bac:	2300      	movs	r3, #0

}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b088      	sub	sp, #32
 8008bba:	af04      	add	r7, sp, #16
 8008bbc:	60f8      	str	r0, [r7, #12]
 8008bbe:	60b9      	str	r1, [r7, #8]
 8008bc0:	4611      	mov	r1, r2
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	80fb      	strh	r3, [r7, #6]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d001      	beq.n	8008bda <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008bda:	7979      	ldrb	r1, [r7, #5]
 8008bdc:	7e3b      	ldrb	r3, [r7, #24]
 8008bde:	9303      	str	r3, [sp, #12]
 8008be0:	88fb      	ldrh	r3, [r7, #6]
 8008be2:	9302      	str	r3, [sp, #8]
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	9301      	str	r3, [sp, #4]
 8008be8:	2301      	movs	r3, #1
 8008bea:	9300      	str	r3, [sp, #0]
 8008bec:	2302      	movs	r3, #2
 8008bee:	2200      	movs	r2, #0
 8008bf0:	68f8      	ldr	r0, [r7, #12]
 8008bf2:	f002 fd6e 	bl	800b6d2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008bf6:	2300      	movs	r3, #0
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3710      	adds	r7, #16
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b088      	sub	sp, #32
 8008c04:	af04      	add	r7, sp, #16
 8008c06:	60f8      	str	r0, [r7, #12]
 8008c08:	60b9      	str	r1, [r7, #8]
 8008c0a:	4611      	mov	r1, r2
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	460b      	mov	r3, r1
 8008c10:	80fb      	strh	r3, [r7, #6]
 8008c12:	4613      	mov	r3, r2
 8008c14:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008c16:	7979      	ldrb	r1, [r7, #5]
 8008c18:	2300      	movs	r3, #0
 8008c1a:	9303      	str	r3, [sp, #12]
 8008c1c:	88fb      	ldrh	r3, [r7, #6]
 8008c1e:	9302      	str	r3, [sp, #8]
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	9301      	str	r3, [sp, #4]
 8008c24:	2301      	movs	r3, #1
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	2302      	movs	r3, #2
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f002 fd50 	bl	800b6d2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b086      	sub	sp, #24
 8008c40:	af04      	add	r7, sp, #16
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	4608      	mov	r0, r1
 8008c46:	4611      	mov	r1, r2
 8008c48:	461a      	mov	r2, r3
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	70fb      	strb	r3, [r7, #3]
 8008c4e:	460b      	mov	r3, r1
 8008c50:	70bb      	strb	r3, [r7, #2]
 8008c52:	4613      	mov	r3, r2
 8008c54:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8008c56:	7878      	ldrb	r0, [r7, #1]
 8008c58:	78ba      	ldrb	r2, [r7, #2]
 8008c5a:	78f9      	ldrb	r1, [r7, #3]
 8008c5c:	8b3b      	ldrh	r3, [r7, #24]
 8008c5e:	9302      	str	r3, [sp, #8]
 8008c60:	7d3b      	ldrb	r3, [r7, #20]
 8008c62:	9301      	str	r3, [sp, #4]
 8008c64:	7c3b      	ldrb	r3, [r7, #16]
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	4603      	mov	r3, r0
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f002 fce3 	bl	800b636 <USBH_LL_OpenPipe>

  return USBH_OK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3708      	adds	r7, #8
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}

08008c7a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b082      	sub	sp, #8
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
 8008c82:	460b      	mov	r3, r1
 8008c84:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008c86:	78fb      	ldrb	r3, [r7, #3]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f002 fd02 	bl	800b694 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3708      	adds	r7, #8
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}

08008c9a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008c9a:	b580      	push	{r7, lr}
 8008c9c:	b084      	sub	sp, #16
 8008c9e:	af00      	add	r7, sp, #0
 8008ca0:	6078      	str	r0, [r7, #4]
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f836 	bl	8008d18 <USBH_GetFreePipe>
 8008cac:	4603      	mov	r3, r0
 8008cae:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008cb0:	89fb      	ldrh	r3, [r7, #14]
 8008cb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d00a      	beq.n	8008cd0 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008cba:	78fa      	ldrb	r2, [r7, #3]
 8008cbc:	89fb      	ldrh	r3, [r7, #14]
 8008cbe:	f003 030f 	and.w	r3, r3, #15
 8008cc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008cc6:	6879      	ldr	r1, [r7, #4]
 8008cc8:	33e0      	adds	r3, #224	; 0xe0
 8008cca:	009b      	lsls	r3, r3, #2
 8008ccc:	440b      	add	r3, r1
 8008cce:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008cd0:	89fb      	ldrh	r3, [r7, #14]
 8008cd2:	b2db      	uxtb	r3, r3
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3710      	adds	r7, #16
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008ce8:	78fb      	ldrb	r3, [r7, #3]
 8008cea:	2b0f      	cmp	r3, #15
 8008cec:	d80d      	bhi.n	8008d0a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008cee:	78fb      	ldrb	r3, [r7, #3]
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	33e0      	adds	r3, #224	; 0xe0
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	4413      	add	r3, r2
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	78fb      	ldrb	r3, [r7, #3]
 8008cfc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008d00:	6879      	ldr	r1, [r7, #4]
 8008d02:	33e0      	adds	r3, #224	; 0xe0
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	440b      	add	r3, r1
 8008d08:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008d0a:	2300      	movs	r3, #0
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008d20:	2300      	movs	r3, #0
 8008d22:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008d24:	2300      	movs	r3, #0
 8008d26:	73fb      	strb	r3, [r7, #15]
 8008d28:	e00f      	b.n	8008d4a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008d2a:	7bfb      	ldrb	r3, [r7, #15]
 8008d2c:	687a      	ldr	r2, [r7, #4]
 8008d2e:	33e0      	adds	r3, #224	; 0xe0
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	4413      	add	r3, r2
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d102      	bne.n	8008d44 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008d3e:	7bfb      	ldrb	r3, [r7, #15]
 8008d40:	b29b      	uxth	r3, r3
 8008d42:	e007      	b.n	8008d54 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008d44:	7bfb      	ldrb	r3, [r7, #15]
 8008d46:	3301      	adds	r3, #1
 8008d48:	73fb      	strb	r3, [r7, #15]
 8008d4a:	7bfb      	ldrb	r3, [r7, #15]
 8008d4c:	2b0f      	cmp	r3, #15
 8008d4e:	d9ec      	bls.n	8008d2a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008d50:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3714      	adds	r7, #20
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b085      	sub	sp, #20
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	4603      	mov	r3, r0
 8008d68:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008d6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008d72:	2b84      	cmp	r3, #132	; 0x84
 8008d74:	d005      	beq.n	8008d82 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008d76:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	4413      	add	r3, r2
 8008d7e:	3303      	adds	r3, #3
 8008d80:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008d82:	68fb      	ldr	r3, [r7, #12]
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3714      	adds	r7, #20
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d96:	f3ef 8305 	mrs	r3, IPSR
 8008d9a:	607b      	str	r3, [r7, #4]
  return(result);
 8008d9c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	bf14      	ite	ne
 8008da2:	2301      	movne	r3, #1
 8008da4:	2300      	moveq	r3, #0
 8008da6:	b2db      	uxtb	r3, r3
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008db8:	f001 f916 	bl	8009fe8 <vTaskStartScheduler>
  
  return osOK;
 8008dbc:	2300      	movs	r3, #0
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	bd80      	pop	{r7, pc}

08008dc2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008dc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dc4:	b089      	sub	sp, #36	; 0x24
 8008dc6:	af04      	add	r7, sp, #16
 8008dc8:	6078      	str	r0, [r7, #4]
 8008dca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	695b      	ldr	r3, [r3, #20]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d020      	beq.n	8008e16 <osThreadCreate+0x54>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	699b      	ldr	r3, [r3, #24]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d01c      	beq.n	8008e16 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	685c      	ldr	r4, [r3, #4]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681d      	ldr	r5, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	691e      	ldr	r6, [r3, #16]
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008dee:	4618      	mov	r0, r3
 8008df0:	f7ff ffb6 	bl	8008d60 <makeFreeRtosPriority>
 8008df4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	695b      	ldr	r3, [r3, #20]
 8008dfa:	687a      	ldr	r2, [r7, #4]
 8008dfc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008dfe:	9202      	str	r2, [sp, #8]
 8008e00:	9301      	str	r3, [sp, #4]
 8008e02:	9100      	str	r1, [sp, #0]
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	4632      	mov	r2, r6
 8008e08:	4629      	mov	r1, r5
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f000 ff0e 	bl	8009c2c <xTaskCreateStatic>
 8008e10:	4603      	mov	r3, r0
 8008e12:	60fb      	str	r3, [r7, #12]
 8008e14:	e01c      	b.n	8008e50 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	685c      	ldr	r4, [r3, #4]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008e22:	b29e      	uxth	r6, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f7ff ff98 	bl	8008d60 <makeFreeRtosPriority>
 8008e30:	4602      	mov	r2, r0
 8008e32:	f107 030c 	add.w	r3, r7, #12
 8008e36:	9301      	str	r3, [sp, #4]
 8008e38:	9200      	str	r2, [sp, #0]
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	4632      	mov	r2, r6
 8008e3e:	4629      	mov	r1, r5
 8008e40:	4620      	mov	r0, r4
 8008e42:	f000 ff50 	bl	8009ce6 <xTaskCreate>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d001      	beq.n	8008e50 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	e000      	b.n	8008e52 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008e50:	68fb      	ldr	r3, [r7, #12]
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3714      	adds	r7, #20
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008e5a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008e5a:	b580      	push	{r7, lr}
 8008e5c:	b084      	sub	sp, #16
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d001      	beq.n	8008e70 <osDelay+0x16>
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	e000      	b.n	8008e72 <osDelay+0x18>
 8008e70:	2301      	movs	r3, #1
 8008e72:	4618      	mov	r0, r3
 8008e74:	f001 f884 	bl	8009f80 <vTaskDelay>
  
  return osOK;
 8008e78:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8008e82:	b590      	push	{r4, r7, lr}
 8008e84:	b085      	sub	sp, #20
 8008e86:	af02      	add	r7, sp, #8
 8008e88:	6078      	str	r0, [r7, #4]
 8008e8a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d011      	beq.n	8008eb8 <osMessageCreate+0x36>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	68db      	ldr	r3, [r3, #12]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d00d      	beq.n	8008eb8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6818      	ldr	r0, [r3, #0]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6859      	ldr	r1, [r3, #4]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	689a      	ldr	r2, [r3, #8]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	68db      	ldr	r3, [r3, #12]
 8008eac:	2400      	movs	r4, #0
 8008eae:	9400      	str	r4, [sp, #0]
 8008eb0:	f000 f9e0 	bl	8009274 <xQueueGenericCreateStatic>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	e008      	b.n	8008eca <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6818      	ldr	r0, [r3, #0]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	4619      	mov	r1, r3
 8008ec4:	f000 fa4e 	bl	8009364 <xQueueGenericCreate>
 8008ec8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	370c      	adds	r7, #12
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd90      	pop	{r4, r7, pc}
	...

08008ed4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d101      	bne.n	8008ef2 <osMessagePut+0x1e>
    ticks = 1;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8008ef2:	f7ff ff4d 	bl	8008d90 <inHandlerMode>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d018      	beq.n	8008f2e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8008efc:	f107 0210 	add.w	r2, r7, #16
 8008f00:	f107 0108 	add.w	r1, r7, #8
 8008f04:	2300      	movs	r3, #0
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f000 fb84 	bl	8009614 <xQueueGenericSendFromISR>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	d001      	beq.n	8008f16 <osMessagePut+0x42>
      return osErrorOS;
 8008f12:	23ff      	movs	r3, #255	; 0xff
 8008f14:	e018      	b.n	8008f48 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d014      	beq.n	8008f46 <osMessagePut+0x72>
 8008f1c:	4b0c      	ldr	r3, [pc, #48]	; (8008f50 <osMessagePut+0x7c>)
 8008f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f22:	601a      	str	r2, [r3, #0]
 8008f24:	f3bf 8f4f 	dsb	sy
 8008f28:	f3bf 8f6f 	isb	sy
 8008f2c:	e00b      	b.n	8008f46 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8008f2e:	f107 0108 	add.w	r1, r7, #8
 8008f32:	2300      	movs	r3, #0
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	68f8      	ldr	r0, [r7, #12]
 8008f38:	f000 fa6e 	bl	8009418 <xQueueGenericSend>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d001      	beq.n	8008f46 <osMessagePut+0x72>
      return osErrorOS;
 8008f42:	23ff      	movs	r3, #255	; 0xff
 8008f44:	e000      	b.n	8008f48 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8008f46:	2300      	movs	r3, #0
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3718      	adds	r7, #24
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}
 8008f50:	e000ed04 	.word	0xe000ed04

08008f54 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8008f54:	b590      	push	{r4, r7, lr}
 8008f56:	b08b      	sub	sp, #44	; 0x2c
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	60f8      	str	r0, [r7, #12]
 8008f5c:	60b9      	str	r1, [r7, #8]
 8008f5e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8008f64:	2300      	movs	r3, #0
 8008f66:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10a      	bne.n	8008f84 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8008f6e:	2380      	movs	r3, #128	; 0x80
 8008f70:	617b      	str	r3, [r7, #20]
    return event;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	461c      	mov	r4, r3
 8008f76:	f107 0314 	add.w	r3, r7, #20
 8008f7a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008f7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008f82:	e054      	b.n	800902e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8008f84:	2300      	movs	r3, #0
 8008f86:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f92:	d103      	bne.n	8008f9c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8008f94:	f04f 33ff 	mov.w	r3, #4294967295
 8008f98:	627b      	str	r3, [r7, #36]	; 0x24
 8008f9a:	e009      	b.n	8008fb0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d006      	beq.n	8008fb0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8008fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d101      	bne.n	8008fb0 <osMessageGet+0x5c>
      ticks = 1;
 8008fac:	2301      	movs	r3, #1
 8008fae:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8008fb0:	f7ff feee 	bl	8008d90 <inHandlerMode>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d01c      	beq.n	8008ff4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8008fba:	f107 0220 	add.w	r2, r7, #32
 8008fbe:	f107 0314 	add.w	r3, r7, #20
 8008fc2:	3304      	adds	r3, #4
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	68b8      	ldr	r0, [r7, #8]
 8008fc8:	f000 fca0 	bl	800990c <xQueueReceiveFromISR>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d102      	bne.n	8008fd8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8008fd2:	2310      	movs	r3, #16
 8008fd4:	617b      	str	r3, [r7, #20]
 8008fd6:	e001      	b.n	8008fdc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008fdc:	6a3b      	ldr	r3, [r7, #32]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d01d      	beq.n	800901e <osMessageGet+0xca>
 8008fe2:	4b15      	ldr	r3, [pc, #84]	; (8009038 <osMessageGet+0xe4>)
 8008fe4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fe8:	601a      	str	r2, [r3, #0]
 8008fea:	f3bf 8f4f 	dsb	sy
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	e014      	b.n	800901e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8008ff4:	f107 0314 	add.w	r3, r7, #20
 8008ff8:	3304      	adds	r3, #4
 8008ffa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	68b8      	ldr	r0, [r7, #8]
 8009000:	f000 fba4 	bl	800974c <xQueueReceive>
 8009004:	4603      	mov	r3, r0
 8009006:	2b01      	cmp	r3, #1
 8009008:	d102      	bne.n	8009010 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800900a:	2310      	movs	r3, #16
 800900c:	617b      	str	r3, [r7, #20]
 800900e:	e006      	b.n	800901e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009012:	2b00      	cmp	r3, #0
 8009014:	d101      	bne.n	800901a <osMessageGet+0xc6>
 8009016:	2300      	movs	r3, #0
 8009018:	e000      	b.n	800901c <osMessageGet+0xc8>
 800901a:	2340      	movs	r3, #64	; 0x40
 800901c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	461c      	mov	r4, r3
 8009022:	f107 0314 	add.w	r3, r7, #20
 8009026:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800902a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	372c      	adds	r7, #44	; 0x2c
 8009032:	46bd      	mov	sp, r7
 8009034:	bd90      	pop	{r4, r7, pc}
 8009036:	bf00      	nop
 8009038:	e000ed04 	.word	0xe000ed04

0800903c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800903c:	b480      	push	{r7}
 800903e:	b083      	sub	sp, #12
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f103 0208 	add.w	r2, r3, #8
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f04f 32ff 	mov.w	r2, #4294967295
 8009054:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f103 0208 	add.w	r2, r3, #8
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f103 0208 	add.w	r2, r3, #8
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2200      	movs	r2, #0
 800906e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009070:	bf00      	nop
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800908a:	bf00      	nop
 800908c:	370c      	adds	r7, #12
 800908e:	46bd      	mov	sp, r7
 8009090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009094:	4770      	bx	lr

08009096 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009096:	b480      	push	{r7}
 8009098:	b085      	sub	sp, #20
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
 800909e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	68fa      	ldr	r2, [r7, #12]
 80090aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	689a      	ldr	r2, [r3, #8]
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	683a      	ldr	r2, [r7, #0]
 80090ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	683a      	ldr	r2, [r7, #0]
 80090c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	1c5a      	adds	r2, r3, #1
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	601a      	str	r2, [r3, #0]
}
 80090d2:	bf00      	nop
 80090d4:	3714      	adds	r7, #20
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr

080090de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80090de:	b480      	push	{r7}
 80090e0:	b085      	sub	sp, #20
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
 80090e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f4:	d103      	bne.n	80090fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	691b      	ldr	r3, [r3, #16]
 80090fa:	60fb      	str	r3, [r7, #12]
 80090fc:	e00c      	b.n	8009118 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	3308      	adds	r3, #8
 8009102:	60fb      	str	r3, [r7, #12]
 8009104:	e002      	b.n	800910c <vListInsert+0x2e>
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	60fb      	str	r3, [r7, #12]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	68ba      	ldr	r2, [r7, #8]
 8009114:	429a      	cmp	r2, r3
 8009116:	d2f6      	bcs.n	8009106 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	685a      	ldr	r2, [r3, #4]
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	683a      	ldr	r2, [r7, #0]
 8009126:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	68fa      	ldr	r2, [r7, #12]
 800912c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	683a      	ldr	r2, [r7, #0]
 8009132:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	1c5a      	adds	r2, r3, #1
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	601a      	str	r2, [r3, #0]
}
 8009144:	bf00      	nop
 8009146:	3714      	adds	r7, #20
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009150:	b480      	push	{r7}
 8009152:	b085      	sub	sp, #20
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	691b      	ldr	r3, [r3, #16]
 800915c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	687a      	ldr	r2, [r7, #4]
 8009164:	6892      	ldr	r2, [r2, #8]
 8009166:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	689b      	ldr	r3, [r3, #8]
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	6852      	ldr	r2, [r2, #4]
 8009170:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	687a      	ldr	r2, [r7, #4]
 8009178:	429a      	cmp	r2, r3
 800917a:	d103      	bne.n	8009184 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	689a      	ldr	r2, [r3, #8]
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	1e5a      	subs	r2, r3, #1
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
}
 8009198:	4618      	mov	r0, r3
 800919a:	3714      	adds	r7, #20
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr

080091a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b084      	sub	sp, #16
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
 80091ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d10a      	bne.n	80091ce <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80091b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091bc:	f383 8811 	msr	BASEPRI, r3
 80091c0:	f3bf 8f6f 	isb	sy
 80091c4:	f3bf 8f4f 	dsb	sy
 80091c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80091ca:	bf00      	nop
 80091cc:	e7fe      	b.n	80091cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80091ce:	f001 fd51 	bl	800ac74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681a      	ldr	r2, [r3, #0]
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091da:	68f9      	ldr	r1, [r7, #12]
 80091dc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80091de:	fb01 f303 	mul.w	r3, r1, r3
 80091e2:	441a      	add	r2, r3
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2200      	movs	r2, #0
 80091ec:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091fe:	3b01      	subs	r3, #1
 8009200:	68f9      	ldr	r1, [r7, #12]
 8009202:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009204:	fb01 f303 	mul.w	r3, r1, r3
 8009208:	441a      	add	r2, r3
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	22ff      	movs	r2, #255	; 0xff
 8009212:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	22ff      	movs	r2, #255	; 0xff
 800921a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d114      	bne.n	800924e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	691b      	ldr	r3, [r3, #16]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d01a      	beq.n	8009262 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	3310      	adds	r3, #16
 8009230:	4618      	mov	r0, r3
 8009232:	f001 f92b 	bl	800a48c <xTaskRemoveFromEventList>
 8009236:	4603      	mov	r3, r0
 8009238:	2b00      	cmp	r3, #0
 800923a:	d012      	beq.n	8009262 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800923c:	4b0c      	ldr	r3, [pc, #48]	; (8009270 <xQueueGenericReset+0xcc>)
 800923e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009242:	601a      	str	r2, [r3, #0]
 8009244:	f3bf 8f4f 	dsb	sy
 8009248:	f3bf 8f6f 	isb	sy
 800924c:	e009      	b.n	8009262 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	3310      	adds	r3, #16
 8009252:	4618      	mov	r0, r3
 8009254:	f7ff fef2 	bl	800903c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	3324      	adds	r3, #36	; 0x24
 800925c:	4618      	mov	r0, r3
 800925e:	f7ff feed 	bl	800903c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009262:	f001 fd37 	bl	800acd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009266:	2301      	movs	r3, #1
}
 8009268:	4618      	mov	r0, r3
 800926a:	3710      	adds	r7, #16
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	e000ed04 	.word	0xe000ed04

08009274 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009274:	b580      	push	{r7, lr}
 8009276:	b08e      	sub	sp, #56	; 0x38
 8009278:	af02      	add	r7, sp, #8
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	607a      	str	r2, [r7, #4]
 8009280:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d10a      	bne.n	800929e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800928c:	f383 8811 	msr	BASEPRI, r3
 8009290:	f3bf 8f6f 	isb	sy
 8009294:	f3bf 8f4f 	dsb	sy
 8009298:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800929a:	bf00      	nop
 800929c:	e7fe      	b.n	800929c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d10a      	bne.n	80092ba <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80092a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80092b6:	bf00      	nop
 80092b8:	e7fe      	b.n	80092b8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d002      	beq.n	80092c6 <xQueueGenericCreateStatic+0x52>
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d001      	beq.n	80092ca <xQueueGenericCreateStatic+0x56>
 80092c6:	2301      	movs	r3, #1
 80092c8:	e000      	b.n	80092cc <xQueueGenericCreateStatic+0x58>
 80092ca:	2300      	movs	r3, #0
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d10a      	bne.n	80092e6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80092d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d4:	f383 8811 	msr	BASEPRI, r3
 80092d8:	f3bf 8f6f 	isb	sy
 80092dc:	f3bf 8f4f 	dsb	sy
 80092e0:	623b      	str	r3, [r7, #32]
}
 80092e2:	bf00      	nop
 80092e4:	e7fe      	b.n	80092e4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d102      	bne.n	80092f2 <xQueueGenericCreateStatic+0x7e>
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d101      	bne.n	80092f6 <xQueueGenericCreateStatic+0x82>
 80092f2:	2301      	movs	r3, #1
 80092f4:	e000      	b.n	80092f8 <xQueueGenericCreateStatic+0x84>
 80092f6:	2300      	movs	r3, #0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d10a      	bne.n	8009312 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80092fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009300:	f383 8811 	msr	BASEPRI, r3
 8009304:	f3bf 8f6f 	isb	sy
 8009308:	f3bf 8f4f 	dsb	sy
 800930c:	61fb      	str	r3, [r7, #28]
}
 800930e:	bf00      	nop
 8009310:	e7fe      	b.n	8009310 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009312:	2348      	movs	r3, #72	; 0x48
 8009314:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	2b48      	cmp	r3, #72	; 0x48
 800931a:	d00a      	beq.n	8009332 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800931c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009320:	f383 8811 	msr	BASEPRI, r3
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	f3bf 8f4f 	dsb	sy
 800932c:	61bb      	str	r3, [r7, #24]
}
 800932e:	bf00      	nop
 8009330:	e7fe      	b.n	8009330 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009332:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800933a:	2b00      	cmp	r3, #0
 800933c:	d00d      	beq.n	800935a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800933e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009340:	2201      	movs	r2, #1
 8009342:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009346:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800934a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800934c:	9300      	str	r3, [sp, #0]
 800934e:	4613      	mov	r3, r2
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	68b9      	ldr	r1, [r7, #8]
 8009354:	68f8      	ldr	r0, [r7, #12]
 8009356:	f000 f83f 	bl	80093d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800935a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800935c:	4618      	mov	r0, r3
 800935e:	3730      	adds	r7, #48	; 0x30
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}

08009364 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009364:	b580      	push	{r7, lr}
 8009366:	b08a      	sub	sp, #40	; 0x28
 8009368:	af02      	add	r7, sp, #8
 800936a:	60f8      	str	r0, [r7, #12]
 800936c:	60b9      	str	r1, [r7, #8]
 800936e:	4613      	mov	r3, r2
 8009370:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d10a      	bne.n	800938e <xQueueGenericCreate+0x2a>
	__asm volatile
 8009378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800937c:	f383 8811 	msr	BASEPRI, r3
 8009380:	f3bf 8f6f 	isb	sy
 8009384:	f3bf 8f4f 	dsb	sy
 8009388:	613b      	str	r3, [r7, #16]
}
 800938a:	bf00      	nop
 800938c:	e7fe      	b.n	800938c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	68ba      	ldr	r2, [r7, #8]
 8009392:	fb02 f303 	mul.w	r3, r2, r3
 8009396:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	3348      	adds	r3, #72	; 0x48
 800939c:	4618      	mov	r0, r3
 800939e:	f001 fd8b 	bl	800aeb8 <pvPortMalloc>
 80093a2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d011      	beq.n	80093ce <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80093aa:	69bb      	ldr	r3, [r7, #24]
 80093ac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	3348      	adds	r3, #72	; 0x48
 80093b2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80093b4:	69bb      	ldr	r3, [r7, #24]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80093bc:	79fa      	ldrb	r2, [r7, #7]
 80093be:	69bb      	ldr	r3, [r7, #24]
 80093c0:	9300      	str	r3, [sp, #0]
 80093c2:	4613      	mov	r3, r2
 80093c4:	697a      	ldr	r2, [r7, #20]
 80093c6:	68b9      	ldr	r1, [r7, #8]
 80093c8:	68f8      	ldr	r0, [r7, #12]
 80093ca:	f000 f805 	bl	80093d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80093ce:	69bb      	ldr	r3, [r7, #24]
	}
 80093d0:	4618      	mov	r0, r3
 80093d2:	3720      	adds	r7, #32
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}

080093d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b084      	sub	sp, #16
 80093dc:	af00      	add	r7, sp, #0
 80093de:	60f8      	str	r0, [r7, #12]
 80093e0:	60b9      	str	r1, [r7, #8]
 80093e2:	607a      	str	r2, [r7, #4]
 80093e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d103      	bne.n	80093f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80093ec:	69bb      	ldr	r3, [r7, #24]
 80093ee:	69ba      	ldr	r2, [r7, #24]
 80093f0:	601a      	str	r2, [r3, #0]
 80093f2:	e002      	b.n	80093fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	687a      	ldr	r2, [r7, #4]
 80093f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	68fa      	ldr	r2, [r7, #12]
 80093fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009400:	69bb      	ldr	r3, [r7, #24]
 8009402:	68ba      	ldr	r2, [r7, #8]
 8009404:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009406:	2101      	movs	r1, #1
 8009408:	69b8      	ldr	r0, [r7, #24]
 800940a:	f7ff fecb 	bl	80091a4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800940e:	bf00      	nop
 8009410:	3710      	adds	r7, #16
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
	...

08009418 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b08e      	sub	sp, #56	; 0x38
 800941c:	af00      	add	r7, sp, #0
 800941e:	60f8      	str	r0, [r7, #12]
 8009420:	60b9      	str	r1, [r7, #8]
 8009422:	607a      	str	r2, [r7, #4]
 8009424:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009426:	2300      	movs	r3, #0
 8009428:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800942e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009430:	2b00      	cmp	r3, #0
 8009432:	d10a      	bne.n	800944a <xQueueGenericSend+0x32>
	__asm volatile
 8009434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009438:	f383 8811 	msr	BASEPRI, r3
 800943c:	f3bf 8f6f 	isb	sy
 8009440:	f3bf 8f4f 	dsb	sy
 8009444:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009446:	bf00      	nop
 8009448:	e7fe      	b.n	8009448 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d103      	bne.n	8009458 <xQueueGenericSend+0x40>
 8009450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009454:	2b00      	cmp	r3, #0
 8009456:	d101      	bne.n	800945c <xQueueGenericSend+0x44>
 8009458:	2301      	movs	r3, #1
 800945a:	e000      	b.n	800945e <xQueueGenericSend+0x46>
 800945c:	2300      	movs	r3, #0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10a      	bne.n	8009478 <xQueueGenericSend+0x60>
	__asm volatile
 8009462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009466:	f383 8811 	msr	BASEPRI, r3
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	f3bf 8f4f 	dsb	sy
 8009472:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009474:	bf00      	nop
 8009476:	e7fe      	b.n	8009476 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	2b02      	cmp	r3, #2
 800947c:	d103      	bne.n	8009486 <xQueueGenericSend+0x6e>
 800947e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009482:	2b01      	cmp	r3, #1
 8009484:	d101      	bne.n	800948a <xQueueGenericSend+0x72>
 8009486:	2301      	movs	r3, #1
 8009488:	e000      	b.n	800948c <xQueueGenericSend+0x74>
 800948a:	2300      	movs	r3, #0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d10a      	bne.n	80094a6 <xQueueGenericSend+0x8e>
	__asm volatile
 8009490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009494:	f383 8811 	msr	BASEPRI, r3
 8009498:	f3bf 8f6f 	isb	sy
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	623b      	str	r3, [r7, #32]
}
 80094a2:	bf00      	nop
 80094a4:	e7fe      	b.n	80094a4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80094a6:	f001 f9b1 	bl	800a80c <xTaskGetSchedulerState>
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d102      	bne.n	80094b6 <xQueueGenericSend+0x9e>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d101      	bne.n	80094ba <xQueueGenericSend+0xa2>
 80094b6:	2301      	movs	r3, #1
 80094b8:	e000      	b.n	80094bc <xQueueGenericSend+0xa4>
 80094ba:	2300      	movs	r3, #0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d10a      	bne.n	80094d6 <xQueueGenericSend+0xbe>
	__asm volatile
 80094c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c4:	f383 8811 	msr	BASEPRI, r3
 80094c8:	f3bf 8f6f 	isb	sy
 80094cc:	f3bf 8f4f 	dsb	sy
 80094d0:	61fb      	str	r3, [r7, #28]
}
 80094d2:	bf00      	nop
 80094d4:	e7fe      	b.n	80094d4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80094d6:	f001 fbcd 	bl	800ac74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80094da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d302      	bcc.n	80094ec <xQueueGenericSend+0xd4>
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	2b02      	cmp	r3, #2
 80094ea:	d129      	bne.n	8009540 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80094ec:	683a      	ldr	r2, [r7, #0]
 80094ee:	68b9      	ldr	r1, [r7, #8]
 80094f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094f2:	f000 fa8b 	bl	8009a0c <prvCopyDataToQueue>
 80094f6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80094f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d010      	beq.n	8009522 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009502:	3324      	adds	r3, #36	; 0x24
 8009504:	4618      	mov	r0, r3
 8009506:	f000 ffc1 	bl	800a48c <xTaskRemoveFromEventList>
 800950a:	4603      	mov	r3, r0
 800950c:	2b00      	cmp	r3, #0
 800950e:	d013      	beq.n	8009538 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009510:	4b3f      	ldr	r3, [pc, #252]	; (8009610 <xQueueGenericSend+0x1f8>)
 8009512:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009516:	601a      	str	r2, [r3, #0]
 8009518:	f3bf 8f4f 	dsb	sy
 800951c:	f3bf 8f6f 	isb	sy
 8009520:	e00a      	b.n	8009538 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009524:	2b00      	cmp	r3, #0
 8009526:	d007      	beq.n	8009538 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009528:	4b39      	ldr	r3, [pc, #228]	; (8009610 <xQueueGenericSend+0x1f8>)
 800952a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800952e:	601a      	str	r2, [r3, #0]
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009538:	f001 fbcc 	bl	800acd4 <vPortExitCritical>
				return pdPASS;
 800953c:	2301      	movs	r3, #1
 800953e:	e063      	b.n	8009608 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d103      	bne.n	800954e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009546:	f001 fbc5 	bl	800acd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800954a:	2300      	movs	r3, #0
 800954c:	e05c      	b.n	8009608 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800954e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009550:	2b00      	cmp	r3, #0
 8009552:	d106      	bne.n	8009562 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009554:	f107 0314 	add.w	r3, r7, #20
 8009558:	4618      	mov	r0, r3
 800955a:	f000 fff9 	bl	800a550 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800955e:	2301      	movs	r3, #1
 8009560:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009562:	f001 fbb7 	bl	800acd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009566:	f000 fda9 	bl	800a0bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800956a:	f001 fb83 	bl	800ac74 <vPortEnterCritical>
 800956e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009570:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009574:	b25b      	sxtb	r3, r3
 8009576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800957a:	d103      	bne.n	8009584 <xQueueGenericSend+0x16c>
 800957c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800957e:	2200      	movs	r2, #0
 8009580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009586:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800958a:	b25b      	sxtb	r3, r3
 800958c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009590:	d103      	bne.n	800959a <xQueueGenericSend+0x182>
 8009592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009594:	2200      	movs	r2, #0
 8009596:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800959a:	f001 fb9b 	bl	800acd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800959e:	1d3a      	adds	r2, r7, #4
 80095a0:	f107 0314 	add.w	r3, r7, #20
 80095a4:	4611      	mov	r1, r2
 80095a6:	4618      	mov	r0, r3
 80095a8:	f000 ffe8 	bl	800a57c <xTaskCheckForTimeOut>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d124      	bne.n	80095fc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80095b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095b4:	f000 fb22 	bl	8009bfc <prvIsQueueFull>
 80095b8:	4603      	mov	r3, r0
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d018      	beq.n	80095f0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80095be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c0:	3310      	adds	r3, #16
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	4611      	mov	r1, r2
 80095c6:	4618      	mov	r0, r3
 80095c8:	f000 ff3c 	bl	800a444 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80095cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095ce:	f000 faad 	bl	8009b2c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80095d2:	f000 fd81 	bl	800a0d8 <xTaskResumeAll>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f47f af7c 	bne.w	80094d6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80095de:	4b0c      	ldr	r3, [pc, #48]	; (8009610 <xQueueGenericSend+0x1f8>)
 80095e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095e4:	601a      	str	r2, [r3, #0]
 80095e6:	f3bf 8f4f 	dsb	sy
 80095ea:	f3bf 8f6f 	isb	sy
 80095ee:	e772      	b.n	80094d6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80095f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095f2:	f000 fa9b 	bl	8009b2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80095f6:	f000 fd6f 	bl	800a0d8 <xTaskResumeAll>
 80095fa:	e76c      	b.n	80094d6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80095fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095fe:	f000 fa95 	bl	8009b2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009602:	f000 fd69 	bl	800a0d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009606:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009608:	4618      	mov	r0, r3
 800960a:	3738      	adds	r7, #56	; 0x38
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	e000ed04 	.word	0xe000ed04

08009614 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b090      	sub	sp, #64	; 0x40
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	60b9      	str	r1, [r7, #8]
 800961e:	607a      	str	r2, [r7, #4]
 8009620:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10a      	bne.n	8009642 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800962c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009630:	f383 8811 	msr	BASEPRI, r3
 8009634:	f3bf 8f6f 	isb	sy
 8009638:	f3bf 8f4f 	dsb	sy
 800963c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800963e:	bf00      	nop
 8009640:	e7fe      	b.n	8009640 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d103      	bne.n	8009650 <xQueueGenericSendFromISR+0x3c>
 8009648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800964a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800964c:	2b00      	cmp	r3, #0
 800964e:	d101      	bne.n	8009654 <xQueueGenericSendFromISR+0x40>
 8009650:	2301      	movs	r3, #1
 8009652:	e000      	b.n	8009656 <xQueueGenericSendFromISR+0x42>
 8009654:	2300      	movs	r3, #0
 8009656:	2b00      	cmp	r3, #0
 8009658:	d10a      	bne.n	8009670 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800965a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800965e:	f383 8811 	msr	BASEPRI, r3
 8009662:	f3bf 8f6f 	isb	sy
 8009666:	f3bf 8f4f 	dsb	sy
 800966a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800966c:	bf00      	nop
 800966e:	e7fe      	b.n	800966e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	2b02      	cmp	r3, #2
 8009674:	d103      	bne.n	800967e <xQueueGenericSendFromISR+0x6a>
 8009676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800967a:	2b01      	cmp	r3, #1
 800967c:	d101      	bne.n	8009682 <xQueueGenericSendFromISR+0x6e>
 800967e:	2301      	movs	r3, #1
 8009680:	e000      	b.n	8009684 <xQueueGenericSendFromISR+0x70>
 8009682:	2300      	movs	r3, #0
 8009684:	2b00      	cmp	r3, #0
 8009686:	d10a      	bne.n	800969e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800968c:	f383 8811 	msr	BASEPRI, r3
 8009690:	f3bf 8f6f 	isb	sy
 8009694:	f3bf 8f4f 	dsb	sy
 8009698:	623b      	str	r3, [r7, #32]
}
 800969a:	bf00      	nop
 800969c:	e7fe      	b.n	800969c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800969e:	f001 fbcb 	bl	800ae38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80096a2:	f3ef 8211 	mrs	r2, BASEPRI
 80096a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096aa:	f383 8811 	msr	BASEPRI, r3
 80096ae:	f3bf 8f6f 	isb	sy
 80096b2:	f3bf 8f4f 	dsb	sy
 80096b6:	61fa      	str	r2, [r7, #28]
 80096b8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80096ba:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80096bc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80096be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80096c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d302      	bcc.n	80096d0 <xQueueGenericSendFromISR+0xbc>
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	2b02      	cmp	r3, #2
 80096ce:	d12f      	bne.n	8009730 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80096d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80096d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096de:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80096e0:	683a      	ldr	r2, [r7, #0]
 80096e2:	68b9      	ldr	r1, [r7, #8]
 80096e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80096e6:	f000 f991 	bl	8009a0c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80096ea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80096ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096f2:	d112      	bne.n	800971a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d016      	beq.n	800972a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096fe:	3324      	adds	r3, #36	; 0x24
 8009700:	4618      	mov	r0, r3
 8009702:	f000 fec3 	bl	800a48c <xTaskRemoveFromEventList>
 8009706:	4603      	mov	r3, r0
 8009708:	2b00      	cmp	r3, #0
 800970a:	d00e      	beq.n	800972a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d00b      	beq.n	800972a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2201      	movs	r2, #1
 8009716:	601a      	str	r2, [r3, #0]
 8009718:	e007      	b.n	800972a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800971a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800971e:	3301      	adds	r3, #1
 8009720:	b2db      	uxtb	r3, r3
 8009722:	b25a      	sxtb	r2, r3
 8009724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009726:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800972a:	2301      	movs	r3, #1
 800972c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800972e:	e001      	b.n	8009734 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009730:	2300      	movs	r3, #0
 8009732:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009736:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800973e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009740:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009742:	4618      	mov	r0, r3
 8009744:	3740      	adds	r7, #64	; 0x40
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
	...

0800974c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b08c      	sub	sp, #48	; 0x30
 8009750:	af00      	add	r7, sp, #0
 8009752:	60f8      	str	r0, [r7, #12]
 8009754:	60b9      	str	r1, [r7, #8]
 8009756:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009758:	2300      	movs	r3, #0
 800975a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009762:	2b00      	cmp	r3, #0
 8009764:	d10a      	bne.n	800977c <xQueueReceive+0x30>
	__asm volatile
 8009766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800976a:	f383 8811 	msr	BASEPRI, r3
 800976e:	f3bf 8f6f 	isb	sy
 8009772:	f3bf 8f4f 	dsb	sy
 8009776:	623b      	str	r3, [r7, #32]
}
 8009778:	bf00      	nop
 800977a:	e7fe      	b.n	800977a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d103      	bne.n	800978a <xQueueReceive+0x3e>
 8009782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <xQueueReceive+0x42>
 800978a:	2301      	movs	r3, #1
 800978c:	e000      	b.n	8009790 <xQueueReceive+0x44>
 800978e:	2300      	movs	r3, #0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d10a      	bne.n	80097aa <xQueueReceive+0x5e>
	__asm volatile
 8009794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009798:	f383 8811 	msr	BASEPRI, r3
 800979c:	f3bf 8f6f 	isb	sy
 80097a0:	f3bf 8f4f 	dsb	sy
 80097a4:	61fb      	str	r3, [r7, #28]
}
 80097a6:	bf00      	nop
 80097a8:	e7fe      	b.n	80097a8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80097aa:	f001 f82f 	bl	800a80c <xTaskGetSchedulerState>
 80097ae:	4603      	mov	r3, r0
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d102      	bne.n	80097ba <xQueueReceive+0x6e>
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d101      	bne.n	80097be <xQueueReceive+0x72>
 80097ba:	2301      	movs	r3, #1
 80097bc:	e000      	b.n	80097c0 <xQueueReceive+0x74>
 80097be:	2300      	movs	r3, #0
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d10a      	bne.n	80097da <xQueueReceive+0x8e>
	__asm volatile
 80097c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c8:	f383 8811 	msr	BASEPRI, r3
 80097cc:	f3bf 8f6f 	isb	sy
 80097d0:	f3bf 8f4f 	dsb	sy
 80097d4:	61bb      	str	r3, [r7, #24]
}
 80097d6:	bf00      	nop
 80097d8:	e7fe      	b.n	80097d8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80097da:	f001 fa4b 	bl	800ac74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097e2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d01f      	beq.n	800982a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80097ea:	68b9      	ldr	r1, [r7, #8]
 80097ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097ee:	f000 f977 	bl	8009ae0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80097f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f4:	1e5a      	subs	r2, r3, #1
 80097f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097f8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097fc:	691b      	ldr	r3, [r3, #16]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d00f      	beq.n	8009822 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009804:	3310      	adds	r3, #16
 8009806:	4618      	mov	r0, r3
 8009808:	f000 fe40 	bl	800a48c <xTaskRemoveFromEventList>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	d007      	beq.n	8009822 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009812:	4b3d      	ldr	r3, [pc, #244]	; (8009908 <xQueueReceive+0x1bc>)
 8009814:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009818:	601a      	str	r2, [r3, #0]
 800981a:	f3bf 8f4f 	dsb	sy
 800981e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009822:	f001 fa57 	bl	800acd4 <vPortExitCritical>
				return pdPASS;
 8009826:	2301      	movs	r3, #1
 8009828:	e069      	b.n	80098fe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d103      	bne.n	8009838 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009830:	f001 fa50 	bl	800acd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009834:	2300      	movs	r3, #0
 8009836:	e062      	b.n	80098fe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800983a:	2b00      	cmp	r3, #0
 800983c:	d106      	bne.n	800984c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800983e:	f107 0310 	add.w	r3, r7, #16
 8009842:	4618      	mov	r0, r3
 8009844:	f000 fe84 	bl	800a550 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009848:	2301      	movs	r3, #1
 800984a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800984c:	f001 fa42 	bl	800acd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009850:	f000 fc34 	bl	800a0bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009854:	f001 fa0e 	bl	800ac74 <vPortEnterCritical>
 8009858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800985a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800985e:	b25b      	sxtb	r3, r3
 8009860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009864:	d103      	bne.n	800986e <xQueueReceive+0x122>
 8009866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009868:	2200      	movs	r2, #0
 800986a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800986e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009870:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009874:	b25b      	sxtb	r3, r3
 8009876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800987a:	d103      	bne.n	8009884 <xQueueReceive+0x138>
 800987c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987e:	2200      	movs	r2, #0
 8009880:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009884:	f001 fa26 	bl	800acd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009888:	1d3a      	adds	r2, r7, #4
 800988a:	f107 0310 	add.w	r3, r7, #16
 800988e:	4611      	mov	r1, r2
 8009890:	4618      	mov	r0, r3
 8009892:	f000 fe73 	bl	800a57c <xTaskCheckForTimeOut>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d123      	bne.n	80098e4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800989c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800989e:	f000 f997 	bl	8009bd0 <prvIsQueueEmpty>
 80098a2:	4603      	mov	r3, r0
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d017      	beq.n	80098d8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80098a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098aa:	3324      	adds	r3, #36	; 0x24
 80098ac:	687a      	ldr	r2, [r7, #4]
 80098ae:	4611      	mov	r1, r2
 80098b0:	4618      	mov	r0, r3
 80098b2:	f000 fdc7 	bl	800a444 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80098b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098b8:	f000 f938 	bl	8009b2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80098bc:	f000 fc0c 	bl	800a0d8 <xTaskResumeAll>
 80098c0:	4603      	mov	r3, r0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d189      	bne.n	80097da <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80098c6:	4b10      	ldr	r3, [pc, #64]	; (8009908 <xQueueReceive+0x1bc>)
 80098c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098cc:	601a      	str	r2, [r3, #0]
 80098ce:	f3bf 8f4f 	dsb	sy
 80098d2:	f3bf 8f6f 	isb	sy
 80098d6:	e780      	b.n	80097da <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80098d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098da:	f000 f927 	bl	8009b2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80098de:	f000 fbfb 	bl	800a0d8 <xTaskResumeAll>
 80098e2:	e77a      	b.n	80097da <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80098e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098e6:	f000 f921 	bl	8009b2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80098ea:	f000 fbf5 	bl	800a0d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80098ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098f0:	f000 f96e 	bl	8009bd0 <prvIsQueueEmpty>
 80098f4:	4603      	mov	r3, r0
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	f43f af6f 	beq.w	80097da <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80098fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3730      	adds	r7, #48	; 0x30
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	e000ed04 	.word	0xe000ed04

0800990c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b08e      	sub	sp, #56	; 0x38
 8009910:	af00      	add	r7, sp, #0
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	60b9      	str	r1, [r7, #8]
 8009916:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800991c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800991e:	2b00      	cmp	r3, #0
 8009920:	d10a      	bne.n	8009938 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8009922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009926:	f383 8811 	msr	BASEPRI, r3
 800992a:	f3bf 8f6f 	isb	sy
 800992e:	f3bf 8f4f 	dsb	sy
 8009932:	623b      	str	r3, [r7, #32]
}
 8009934:	bf00      	nop
 8009936:	e7fe      	b.n	8009936 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d103      	bne.n	8009946 <xQueueReceiveFromISR+0x3a>
 800993e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009942:	2b00      	cmp	r3, #0
 8009944:	d101      	bne.n	800994a <xQueueReceiveFromISR+0x3e>
 8009946:	2301      	movs	r3, #1
 8009948:	e000      	b.n	800994c <xQueueReceiveFromISR+0x40>
 800994a:	2300      	movs	r3, #0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d10a      	bne.n	8009966 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8009950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009954:	f383 8811 	msr	BASEPRI, r3
 8009958:	f3bf 8f6f 	isb	sy
 800995c:	f3bf 8f4f 	dsb	sy
 8009960:	61fb      	str	r3, [r7, #28]
}
 8009962:	bf00      	nop
 8009964:	e7fe      	b.n	8009964 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009966:	f001 fa67 	bl	800ae38 <vPortValidateInterruptPriority>
	__asm volatile
 800996a:	f3ef 8211 	mrs	r2, BASEPRI
 800996e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009972:	f383 8811 	msr	BASEPRI, r3
 8009976:	f3bf 8f6f 	isb	sy
 800997a:	f3bf 8f4f 	dsb	sy
 800997e:	61ba      	str	r2, [r7, #24]
 8009980:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009982:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009984:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800998a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800998c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800998e:	2b00      	cmp	r3, #0
 8009990:	d02f      	beq.n	80099f2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009994:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009998:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800999c:	68b9      	ldr	r1, [r7, #8]
 800999e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80099a0:	f000 f89e 	bl	8009ae0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80099a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a6:	1e5a      	subs	r2, r3, #1
 80099a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099aa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80099ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80099b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b4:	d112      	bne.n	80099dc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b8:	691b      	ldr	r3, [r3, #16]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d016      	beq.n	80099ec <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80099be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099c0:	3310      	adds	r3, #16
 80099c2:	4618      	mov	r0, r3
 80099c4:	f000 fd62 	bl	800a48c <xTaskRemoveFromEventList>
 80099c8:	4603      	mov	r3, r0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d00e      	beq.n	80099ec <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d00b      	beq.n	80099ec <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2201      	movs	r2, #1
 80099d8:	601a      	str	r2, [r3, #0]
 80099da:	e007      	b.n	80099ec <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80099dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80099e0:	3301      	adds	r3, #1
 80099e2:	b2db      	uxtb	r3, r3
 80099e4:	b25a      	sxtb	r2, r3
 80099e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80099ec:	2301      	movs	r3, #1
 80099ee:	637b      	str	r3, [r7, #52]	; 0x34
 80099f0:	e001      	b.n	80099f6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80099f2:	2300      	movs	r3, #0
 80099f4:	637b      	str	r3, [r7, #52]	; 0x34
 80099f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099f8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	f383 8811 	msr	BASEPRI, r3
}
 8009a00:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3738      	adds	r7, #56	; 0x38
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b086      	sub	sp, #24
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	60b9      	str	r1, [r7, #8]
 8009a16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d10d      	bne.n	8009a46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d14d      	bne.n	8009ace <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	689b      	ldr	r3, [r3, #8]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f000 ff06 	bl	800a848 <xTaskPriorityDisinherit>
 8009a3c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2200      	movs	r2, #0
 8009a42:	609a      	str	r2, [r3, #8]
 8009a44:	e043      	b.n	8009ace <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d119      	bne.n	8009a80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6858      	ldr	r0, [r3, #4]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a54:	461a      	mov	r2, r3
 8009a56:	68b9      	ldr	r1, [r7, #8]
 8009a58:	f001 ff56 	bl	800b908 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	685a      	ldr	r2, [r3, #4]
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a64:	441a      	add	r2, r3
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	685a      	ldr	r2, [r3, #4]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	689b      	ldr	r3, [r3, #8]
 8009a72:	429a      	cmp	r2, r3
 8009a74:	d32b      	bcc.n	8009ace <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681a      	ldr	r2, [r3, #0]
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	605a      	str	r2, [r3, #4]
 8009a7e:	e026      	b.n	8009ace <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	68d8      	ldr	r0, [r3, #12]
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a88:	461a      	mov	r2, r3
 8009a8a:	68b9      	ldr	r1, [r7, #8]
 8009a8c:	f001 ff3c 	bl	800b908 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	68da      	ldr	r2, [r3, #12]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a98:	425b      	negs	r3, r3
 8009a9a:	441a      	add	r2, r3
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	68da      	ldr	r2, [r3, #12]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	d207      	bcs.n	8009abc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	689a      	ldr	r2, [r3, #8]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ab4:	425b      	negs	r3, r3
 8009ab6:	441a      	add	r2, r3
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2b02      	cmp	r3, #2
 8009ac0:	d105      	bne.n	8009ace <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d002      	beq.n	8009ace <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	3b01      	subs	r3, #1
 8009acc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	1c5a      	adds	r2, r3, #1
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009ad6:	697b      	ldr	r3, [r7, #20]
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3718      	adds	r7, #24
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d018      	beq.n	8009b24 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	68da      	ldr	r2, [r3, #12]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009afa:	441a      	add	r2, r3
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	68da      	ldr	r2, [r3, #12]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	689b      	ldr	r3, [r3, #8]
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d303      	bcc.n	8009b14 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	68d9      	ldr	r1, [r3, #12]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	6838      	ldr	r0, [r7, #0]
 8009b20:	f001 fef2 	bl	800b908 <memcpy>
	}
}
 8009b24:	bf00      	nop
 8009b26:	3708      	adds	r7, #8
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}

08009b2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009b34:	f001 f89e 	bl	800ac74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b3e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009b40:	e011      	b.n	8009b66 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d012      	beq.n	8009b70 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	3324      	adds	r3, #36	; 0x24
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f000 fc9c 	bl	800a48c <xTaskRemoveFromEventList>
 8009b54:	4603      	mov	r3, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d001      	beq.n	8009b5e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009b5a:	f000 fd71 	bl	800a640 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009b5e:	7bfb      	ldrb	r3, [r7, #15]
 8009b60:	3b01      	subs	r3, #1
 8009b62:	b2db      	uxtb	r3, r3
 8009b64:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	dce9      	bgt.n	8009b42 <prvUnlockQueue+0x16>
 8009b6e:	e000      	b.n	8009b72 <prvUnlockQueue+0x46>
					break;
 8009b70:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	22ff      	movs	r2, #255	; 0xff
 8009b76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009b7a:	f001 f8ab 	bl	800acd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009b7e:	f001 f879 	bl	800ac74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009b88:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b8a:	e011      	b.n	8009bb0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d012      	beq.n	8009bba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	3310      	adds	r3, #16
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f000 fc77 	bl	800a48c <xTaskRemoveFromEventList>
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d001      	beq.n	8009ba8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009ba4:	f000 fd4c 	bl	800a640 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009ba8:	7bbb      	ldrb	r3, [r7, #14]
 8009baa:	3b01      	subs	r3, #1
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009bb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	dce9      	bgt.n	8009b8c <prvUnlockQueue+0x60>
 8009bb8:	e000      	b.n	8009bbc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009bba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	22ff      	movs	r2, #255	; 0xff
 8009bc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009bc4:	f001 f886 	bl	800acd4 <vPortExitCritical>
}
 8009bc8:	bf00      	nop
 8009bca:	3710      	adds	r7, #16
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009bd8:	f001 f84c 	bl	800ac74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d102      	bne.n	8009bea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009be4:	2301      	movs	r3, #1
 8009be6:	60fb      	str	r3, [r7, #12]
 8009be8:	e001      	b.n	8009bee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009bea:	2300      	movs	r3, #0
 8009bec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009bee:	f001 f871 	bl	800acd4 <vPortExitCritical>

	return xReturn;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}

08009bfc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009c04:	f001 f836 	bl	800ac74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d102      	bne.n	8009c1a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009c14:	2301      	movs	r3, #1
 8009c16:	60fb      	str	r3, [r7, #12]
 8009c18:	e001      	b.n	8009c1e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009c1e:	f001 f859 	bl	800acd4 <vPortExitCritical>

	return xReturn;
 8009c22:	68fb      	ldr	r3, [r7, #12]
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3710      	adds	r7, #16
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}

08009c2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b08e      	sub	sp, #56	; 0x38
 8009c30:	af04      	add	r7, sp, #16
 8009c32:	60f8      	str	r0, [r7, #12]
 8009c34:	60b9      	str	r1, [r7, #8]
 8009c36:	607a      	str	r2, [r7, #4]
 8009c38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d10a      	bne.n	8009c56 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c44:	f383 8811 	msr	BASEPRI, r3
 8009c48:	f3bf 8f6f 	isb	sy
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	623b      	str	r3, [r7, #32]
}
 8009c52:	bf00      	nop
 8009c54:	e7fe      	b.n	8009c54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d10a      	bne.n	8009c72 <xTaskCreateStatic+0x46>
	__asm volatile
 8009c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c60:	f383 8811 	msr	BASEPRI, r3
 8009c64:	f3bf 8f6f 	isb	sy
 8009c68:	f3bf 8f4f 	dsb	sy
 8009c6c:	61fb      	str	r3, [r7, #28]
}
 8009c6e:	bf00      	nop
 8009c70:	e7fe      	b.n	8009c70 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009c72:	23b4      	movs	r3, #180	; 0xb4
 8009c74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	2bb4      	cmp	r3, #180	; 0xb4
 8009c7a:	d00a      	beq.n	8009c92 <xTaskCreateStatic+0x66>
	__asm volatile
 8009c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c80:	f383 8811 	msr	BASEPRI, r3
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	61bb      	str	r3, [r7, #24]
}
 8009c8e:	bf00      	nop
 8009c90:	e7fe      	b.n	8009c90 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009c92:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d01e      	beq.n	8009cd8 <xTaskCreateStatic+0xac>
 8009c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d01b      	beq.n	8009cd8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ca2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ca6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ca8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cac:	2202      	movs	r2, #2
 8009cae:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	9303      	str	r3, [sp, #12]
 8009cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cb8:	9302      	str	r3, [sp, #8]
 8009cba:	f107 0314 	add.w	r3, r7, #20
 8009cbe:	9301      	str	r3, [sp, #4]
 8009cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cc2:	9300      	str	r3, [sp, #0]
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	68b9      	ldr	r1, [r7, #8]
 8009cca:	68f8      	ldr	r0, [r7, #12]
 8009ccc:	f000 f850 	bl	8009d70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009cd0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009cd2:	f000 f8eb 	bl	8009eac <prvAddNewTaskToReadyList>
 8009cd6:	e001      	b.n	8009cdc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009cdc:	697b      	ldr	r3, [r7, #20]
	}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3728      	adds	r7, #40	; 0x28
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009ce6:	b580      	push	{r7, lr}
 8009ce8:	b08c      	sub	sp, #48	; 0x30
 8009cea:	af04      	add	r7, sp, #16
 8009cec:	60f8      	str	r0, [r7, #12]
 8009cee:	60b9      	str	r1, [r7, #8]
 8009cf0:	603b      	str	r3, [r7, #0]
 8009cf2:	4613      	mov	r3, r2
 8009cf4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009cf6:	88fb      	ldrh	r3, [r7, #6]
 8009cf8:	009b      	lsls	r3, r3, #2
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f001 f8dc 	bl	800aeb8 <pvPortMalloc>
 8009d00:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d00e      	beq.n	8009d26 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009d08:	20b4      	movs	r0, #180	; 0xb4
 8009d0a:	f001 f8d5 	bl	800aeb8 <pvPortMalloc>
 8009d0e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009d10:	69fb      	ldr	r3, [r7, #28]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d003      	beq.n	8009d1e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	697a      	ldr	r2, [r7, #20]
 8009d1a:	631a      	str	r2, [r3, #48]	; 0x30
 8009d1c:	e005      	b.n	8009d2a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009d1e:	6978      	ldr	r0, [r7, #20]
 8009d20:	f001 f996 	bl	800b050 <vPortFree>
 8009d24:	e001      	b.n	8009d2a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009d26:	2300      	movs	r3, #0
 8009d28:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009d2a:	69fb      	ldr	r3, [r7, #28]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d017      	beq.n	8009d60 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	2200      	movs	r2, #0
 8009d34:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009d38:	88fa      	ldrh	r2, [r7, #6]
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	9303      	str	r3, [sp, #12]
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	9302      	str	r3, [sp, #8]
 8009d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d44:	9301      	str	r3, [sp, #4]
 8009d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d48:	9300      	str	r3, [sp, #0]
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	68b9      	ldr	r1, [r7, #8]
 8009d4e:	68f8      	ldr	r0, [r7, #12]
 8009d50:	f000 f80e 	bl	8009d70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d54:	69f8      	ldr	r0, [r7, #28]
 8009d56:	f000 f8a9 	bl	8009eac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	61bb      	str	r3, [r7, #24]
 8009d5e:	e002      	b.n	8009d66 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009d60:	f04f 33ff 	mov.w	r3, #4294967295
 8009d64:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009d66:	69bb      	ldr	r3, [r7, #24]
	}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	3720      	adds	r7, #32
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b088      	sub	sp, #32
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	60f8      	str	r0, [r7, #12]
 8009d78:	60b9      	str	r1, [r7, #8]
 8009d7a:	607a      	str	r2, [r7, #4]
 8009d7c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	009b      	lsls	r3, r3, #2
 8009d8c:	4413      	add	r3, r2
 8009d8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009d90:	69bb      	ldr	r3, [r7, #24]
 8009d92:	f023 0307 	bic.w	r3, r3, #7
 8009d96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009d98:	69bb      	ldr	r3, [r7, #24]
 8009d9a:	f003 0307 	and.w	r3, r3, #7
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d00a      	beq.n	8009db8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8009da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da6:	f383 8811 	msr	BASEPRI, r3
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	617b      	str	r3, [r7, #20]
}
 8009db4:	bf00      	nop
 8009db6:	e7fe      	b.n	8009db6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d01f      	beq.n	8009dfe <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	61fb      	str	r3, [r7, #28]
 8009dc2:	e012      	b.n	8009dea <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009dc4:	68ba      	ldr	r2, [r7, #8]
 8009dc6:	69fb      	ldr	r3, [r7, #28]
 8009dc8:	4413      	add	r3, r2
 8009dca:	7819      	ldrb	r1, [r3, #0]
 8009dcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dce:	69fb      	ldr	r3, [r7, #28]
 8009dd0:	4413      	add	r3, r2
 8009dd2:	3334      	adds	r3, #52	; 0x34
 8009dd4:	460a      	mov	r2, r1
 8009dd6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009dd8:	68ba      	ldr	r2, [r7, #8]
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	4413      	add	r3, r2
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d006      	beq.n	8009df2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009de4:	69fb      	ldr	r3, [r7, #28]
 8009de6:	3301      	adds	r3, #1
 8009de8:	61fb      	str	r3, [r7, #28]
 8009dea:	69fb      	ldr	r3, [r7, #28]
 8009dec:	2b0f      	cmp	r3, #15
 8009dee:	d9e9      	bls.n	8009dc4 <prvInitialiseNewTask+0x54>
 8009df0:	e000      	b.n	8009df4 <prvInitialiseNewTask+0x84>
			{
				break;
 8009df2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df6:	2200      	movs	r2, #0
 8009df8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009dfc:	e003      	b.n	8009e06 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e00:	2200      	movs	r2, #0
 8009e02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e08:	2b06      	cmp	r3, #6
 8009e0a:	d901      	bls.n	8009e10 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009e0c:	2306      	movs	r3, #6
 8009e0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e1a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e1e:	2200      	movs	r2, #0
 8009e20:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e24:	3304      	adds	r3, #4
 8009e26:	4618      	mov	r0, r3
 8009e28:	f7ff f928 	bl	800907c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e2e:	3318      	adds	r3, #24
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7ff f923 	bl	800907c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e3e:	f1c3 0207 	rsb	r2, r3, #7
 8009e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e56:	2200      	movs	r2, #0
 8009e58:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e5e:	334c      	adds	r3, #76	; 0x4c
 8009e60:	2260      	movs	r2, #96	; 0x60
 8009e62:	2100      	movs	r1, #0
 8009e64:	4618      	mov	r0, r3
 8009e66:	f001 fd5d 	bl	800b924 <memset>
 8009e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e6c:	4a0c      	ldr	r2, [pc, #48]	; (8009ea0 <prvInitialiseNewTask+0x130>)
 8009e6e:	651a      	str	r2, [r3, #80]	; 0x50
 8009e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e72:	4a0c      	ldr	r2, [pc, #48]	; (8009ea4 <prvInitialiseNewTask+0x134>)
 8009e74:	655a      	str	r2, [r3, #84]	; 0x54
 8009e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e78:	4a0b      	ldr	r2, [pc, #44]	; (8009ea8 <prvInitialiseNewTask+0x138>)
 8009e7a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009e7c:	683a      	ldr	r2, [r7, #0]
 8009e7e:	68f9      	ldr	r1, [r7, #12]
 8009e80:	69b8      	ldr	r0, [r7, #24]
 8009e82:	f000 fdcd 	bl	800aa20 <pxPortInitialiseStack>
 8009e86:	4602      	mov	r2, r0
 8009e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e8a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d002      	beq.n	8009e98 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e96:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e98:	bf00      	nop
 8009e9a:	3720      	adds	r7, #32
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	0800bd34 	.word	0x0800bd34
 8009ea4:	0800bd54 	.word	0x0800bd54
 8009ea8:	0800bd14 	.word	0x0800bd14

08009eac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009eb4:	f000 fede 	bl	800ac74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009eb8:	4b2a      	ldr	r3, [pc, #168]	; (8009f64 <prvAddNewTaskToReadyList+0xb8>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	4a29      	ldr	r2, [pc, #164]	; (8009f64 <prvAddNewTaskToReadyList+0xb8>)
 8009ec0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009ec2:	4b29      	ldr	r3, [pc, #164]	; (8009f68 <prvAddNewTaskToReadyList+0xbc>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d109      	bne.n	8009ede <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009eca:	4a27      	ldr	r2, [pc, #156]	; (8009f68 <prvAddNewTaskToReadyList+0xbc>)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009ed0:	4b24      	ldr	r3, [pc, #144]	; (8009f64 <prvAddNewTaskToReadyList+0xb8>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	d110      	bne.n	8009efa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009ed8:	f000 fbd6 	bl	800a688 <prvInitialiseTaskLists>
 8009edc:	e00d      	b.n	8009efa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009ede:	4b23      	ldr	r3, [pc, #140]	; (8009f6c <prvAddNewTaskToReadyList+0xc0>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d109      	bne.n	8009efa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009ee6:	4b20      	ldr	r3, [pc, #128]	; (8009f68 <prvAddNewTaskToReadyList+0xbc>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d802      	bhi.n	8009efa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009ef4:	4a1c      	ldr	r2, [pc, #112]	; (8009f68 <prvAddNewTaskToReadyList+0xbc>)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009efa:	4b1d      	ldr	r3, [pc, #116]	; (8009f70 <prvAddNewTaskToReadyList+0xc4>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	3301      	adds	r3, #1
 8009f00:	4a1b      	ldr	r2, [pc, #108]	; (8009f70 <prvAddNewTaskToReadyList+0xc4>)
 8009f02:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f08:	2201      	movs	r2, #1
 8009f0a:	409a      	lsls	r2, r3
 8009f0c:	4b19      	ldr	r3, [pc, #100]	; (8009f74 <prvAddNewTaskToReadyList+0xc8>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	4313      	orrs	r3, r2
 8009f12:	4a18      	ldr	r2, [pc, #96]	; (8009f74 <prvAddNewTaskToReadyList+0xc8>)
 8009f14:	6013      	str	r3, [r2, #0]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f1a:	4613      	mov	r3, r2
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	4413      	add	r3, r2
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	4a15      	ldr	r2, [pc, #84]	; (8009f78 <prvAddNewTaskToReadyList+0xcc>)
 8009f24:	441a      	add	r2, r3
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	3304      	adds	r3, #4
 8009f2a:	4619      	mov	r1, r3
 8009f2c:	4610      	mov	r0, r2
 8009f2e:	f7ff f8b2 	bl	8009096 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009f32:	f000 fecf 	bl	800acd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009f36:	4b0d      	ldr	r3, [pc, #52]	; (8009f6c <prvAddNewTaskToReadyList+0xc0>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d00e      	beq.n	8009f5c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009f3e:	4b0a      	ldr	r3, [pc, #40]	; (8009f68 <prvAddNewTaskToReadyList+0xbc>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d207      	bcs.n	8009f5c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009f4c:	4b0b      	ldr	r3, [pc, #44]	; (8009f7c <prvAddNewTaskToReadyList+0xd0>)
 8009f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f52:	601a      	str	r2, [r3, #0]
 8009f54:	f3bf 8f4f 	dsb	sy
 8009f58:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f5c:	bf00      	nop
 8009f5e:	3708      	adds	r7, #8
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}
 8009f64:	20000640 	.word	0x20000640
 8009f68:	20000540 	.word	0x20000540
 8009f6c:	2000064c 	.word	0x2000064c
 8009f70:	2000065c 	.word	0x2000065c
 8009f74:	20000648 	.word	0x20000648
 8009f78:	20000544 	.word	0x20000544
 8009f7c:	e000ed04 	.word	0xe000ed04

08009f80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d017      	beq.n	8009fc2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009f92:	4b13      	ldr	r3, [pc, #76]	; (8009fe0 <vTaskDelay+0x60>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00a      	beq.n	8009fb0 <vTaskDelay+0x30>
	__asm volatile
 8009f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f9e:	f383 8811 	msr	BASEPRI, r3
 8009fa2:	f3bf 8f6f 	isb	sy
 8009fa6:	f3bf 8f4f 	dsb	sy
 8009faa:	60bb      	str	r3, [r7, #8]
}
 8009fac:	bf00      	nop
 8009fae:	e7fe      	b.n	8009fae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009fb0:	f000 f884 	bl	800a0bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009fb4:	2100      	movs	r1, #0
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f000 fccc 	bl	800a954 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009fbc:	f000 f88c 	bl	800a0d8 <xTaskResumeAll>
 8009fc0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d107      	bne.n	8009fd8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009fc8:	4b06      	ldr	r3, [pc, #24]	; (8009fe4 <vTaskDelay+0x64>)
 8009fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fce:	601a      	str	r2, [r3, #0]
 8009fd0:	f3bf 8f4f 	dsb	sy
 8009fd4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009fd8:	bf00      	nop
 8009fda:	3710      	adds	r7, #16
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}
 8009fe0:	20000668 	.word	0x20000668
 8009fe4:	e000ed04 	.word	0xe000ed04

08009fe8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b08a      	sub	sp, #40	; 0x28
 8009fec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009ff6:	463a      	mov	r2, r7
 8009ff8:	1d39      	adds	r1, r7, #4
 8009ffa:	f107 0308 	add.w	r3, r7, #8
 8009ffe:	4618      	mov	r0, r3
 800a000:	f7f6 fa68 	bl	80004d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a004:	6839      	ldr	r1, [r7, #0]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	68ba      	ldr	r2, [r7, #8]
 800a00a:	9202      	str	r2, [sp, #8]
 800a00c:	9301      	str	r3, [sp, #4]
 800a00e:	2300      	movs	r3, #0
 800a010:	9300      	str	r3, [sp, #0]
 800a012:	2300      	movs	r3, #0
 800a014:	460a      	mov	r2, r1
 800a016:	4921      	ldr	r1, [pc, #132]	; (800a09c <vTaskStartScheduler+0xb4>)
 800a018:	4821      	ldr	r0, [pc, #132]	; (800a0a0 <vTaskStartScheduler+0xb8>)
 800a01a:	f7ff fe07 	bl	8009c2c <xTaskCreateStatic>
 800a01e:	4603      	mov	r3, r0
 800a020:	4a20      	ldr	r2, [pc, #128]	; (800a0a4 <vTaskStartScheduler+0xbc>)
 800a022:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a024:	4b1f      	ldr	r3, [pc, #124]	; (800a0a4 <vTaskStartScheduler+0xbc>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d002      	beq.n	800a032 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a02c:	2301      	movs	r3, #1
 800a02e:	617b      	str	r3, [r7, #20]
 800a030:	e001      	b.n	800a036 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a032:	2300      	movs	r3, #0
 800a034:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d11b      	bne.n	800a074 <vTaskStartScheduler+0x8c>
	__asm volatile
 800a03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a040:	f383 8811 	msr	BASEPRI, r3
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	f3bf 8f4f 	dsb	sy
 800a04c:	613b      	str	r3, [r7, #16]
}
 800a04e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a050:	4b15      	ldr	r3, [pc, #84]	; (800a0a8 <vTaskStartScheduler+0xc0>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	334c      	adds	r3, #76	; 0x4c
 800a056:	4a15      	ldr	r2, [pc, #84]	; (800a0ac <vTaskStartScheduler+0xc4>)
 800a058:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a05a:	4b15      	ldr	r3, [pc, #84]	; (800a0b0 <vTaskStartScheduler+0xc8>)
 800a05c:	f04f 32ff 	mov.w	r2, #4294967295
 800a060:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a062:	4b14      	ldr	r3, [pc, #80]	; (800a0b4 <vTaskStartScheduler+0xcc>)
 800a064:	2201      	movs	r2, #1
 800a066:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a068:	4b13      	ldr	r3, [pc, #76]	; (800a0b8 <vTaskStartScheduler+0xd0>)
 800a06a:	2200      	movs	r2, #0
 800a06c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a06e:	f000 fd5f 	bl	800ab30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a072:	e00e      	b.n	800a092 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a07a:	d10a      	bne.n	800a092 <vTaskStartScheduler+0xaa>
	__asm volatile
 800a07c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a080:	f383 8811 	msr	BASEPRI, r3
 800a084:	f3bf 8f6f 	isb	sy
 800a088:	f3bf 8f4f 	dsb	sy
 800a08c:	60fb      	str	r3, [r7, #12]
}
 800a08e:	bf00      	nop
 800a090:	e7fe      	b.n	800a090 <vTaskStartScheduler+0xa8>
}
 800a092:	bf00      	nop
 800a094:	3718      	adds	r7, #24
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	0800bcf4 	.word	0x0800bcf4
 800a0a0:	0800a659 	.word	0x0800a659
 800a0a4:	20000664 	.word	0x20000664
 800a0a8:	20000540 	.word	0x20000540
 800a0ac:	2000005c 	.word	0x2000005c
 800a0b0:	20000660 	.word	0x20000660
 800a0b4:	2000064c 	.word	0x2000064c
 800a0b8:	20000644 	.word	0x20000644

0800a0bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a0bc:	b480      	push	{r7}
 800a0be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a0c0:	4b04      	ldr	r3, [pc, #16]	; (800a0d4 <vTaskSuspendAll+0x18>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	4a03      	ldr	r2, [pc, #12]	; (800a0d4 <vTaskSuspendAll+0x18>)
 800a0c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a0ca:	bf00      	nop
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr
 800a0d4:	20000668 	.word	0x20000668

0800a0d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b084      	sub	sp, #16
 800a0dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a0e6:	4b41      	ldr	r3, [pc, #260]	; (800a1ec <xTaskResumeAll+0x114>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d10a      	bne.n	800a104 <xTaskResumeAll+0x2c>
	__asm volatile
 800a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	603b      	str	r3, [r7, #0]
}
 800a100:	bf00      	nop
 800a102:	e7fe      	b.n	800a102 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a104:	f000 fdb6 	bl	800ac74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a108:	4b38      	ldr	r3, [pc, #224]	; (800a1ec <xTaskResumeAll+0x114>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	3b01      	subs	r3, #1
 800a10e:	4a37      	ldr	r2, [pc, #220]	; (800a1ec <xTaskResumeAll+0x114>)
 800a110:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a112:	4b36      	ldr	r3, [pc, #216]	; (800a1ec <xTaskResumeAll+0x114>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d161      	bne.n	800a1de <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a11a:	4b35      	ldr	r3, [pc, #212]	; (800a1f0 <xTaskResumeAll+0x118>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d05d      	beq.n	800a1de <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a122:	e02e      	b.n	800a182 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a124:	4b33      	ldr	r3, [pc, #204]	; (800a1f4 <xTaskResumeAll+0x11c>)
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	3318      	adds	r3, #24
 800a130:	4618      	mov	r0, r3
 800a132:	f7ff f80d 	bl	8009150 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	3304      	adds	r3, #4
 800a13a:	4618      	mov	r0, r3
 800a13c:	f7ff f808 	bl	8009150 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a144:	2201      	movs	r2, #1
 800a146:	409a      	lsls	r2, r3
 800a148:	4b2b      	ldr	r3, [pc, #172]	; (800a1f8 <xTaskResumeAll+0x120>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4313      	orrs	r3, r2
 800a14e:	4a2a      	ldr	r2, [pc, #168]	; (800a1f8 <xTaskResumeAll+0x120>)
 800a150:	6013      	str	r3, [r2, #0]
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a156:	4613      	mov	r3, r2
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	4413      	add	r3, r2
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	4a27      	ldr	r2, [pc, #156]	; (800a1fc <xTaskResumeAll+0x124>)
 800a160:	441a      	add	r2, r3
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	3304      	adds	r3, #4
 800a166:	4619      	mov	r1, r3
 800a168:	4610      	mov	r0, r2
 800a16a:	f7fe ff94 	bl	8009096 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a172:	4b23      	ldr	r3, [pc, #140]	; (800a200 <xTaskResumeAll+0x128>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a178:	429a      	cmp	r2, r3
 800a17a:	d302      	bcc.n	800a182 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a17c:	4b21      	ldr	r3, [pc, #132]	; (800a204 <xTaskResumeAll+0x12c>)
 800a17e:	2201      	movs	r2, #1
 800a180:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a182:	4b1c      	ldr	r3, [pc, #112]	; (800a1f4 <xTaskResumeAll+0x11c>)
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1cc      	bne.n	800a124 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d001      	beq.n	800a194 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a190:	f000 fb1c 	bl	800a7cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a194:	4b1c      	ldr	r3, [pc, #112]	; (800a208 <xTaskResumeAll+0x130>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d010      	beq.n	800a1c2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a1a0:	f000 f836 	bl	800a210 <xTaskIncrementTick>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d002      	beq.n	800a1b0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a1aa:	4b16      	ldr	r3, [pc, #88]	; (800a204 <xTaskResumeAll+0x12c>)
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	3b01      	subs	r3, #1
 800a1b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1f1      	bne.n	800a1a0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800a1bc:	4b12      	ldr	r3, [pc, #72]	; (800a208 <xTaskResumeAll+0x130>)
 800a1be:	2200      	movs	r2, #0
 800a1c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a1c2:	4b10      	ldr	r3, [pc, #64]	; (800a204 <xTaskResumeAll+0x12c>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d009      	beq.n	800a1de <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a1ce:	4b0f      	ldr	r3, [pc, #60]	; (800a20c <xTaskResumeAll+0x134>)
 800a1d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1d4:	601a      	str	r2, [r3, #0]
 800a1d6:	f3bf 8f4f 	dsb	sy
 800a1da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a1de:	f000 fd79 	bl	800acd4 <vPortExitCritical>

	return xAlreadyYielded;
 800a1e2:	68bb      	ldr	r3, [r7, #8]
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	3710      	adds	r7, #16
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}
 800a1ec:	20000668 	.word	0x20000668
 800a1f0:	20000640 	.word	0x20000640
 800a1f4:	20000600 	.word	0x20000600
 800a1f8:	20000648 	.word	0x20000648
 800a1fc:	20000544 	.word	0x20000544
 800a200:	20000540 	.word	0x20000540
 800a204:	20000654 	.word	0x20000654
 800a208:	20000650 	.word	0x20000650
 800a20c:	e000ed04 	.word	0xe000ed04

0800a210 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b086      	sub	sp, #24
 800a214:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a216:	2300      	movs	r3, #0
 800a218:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a21a:	4b4e      	ldr	r3, [pc, #312]	; (800a354 <xTaskIncrementTick+0x144>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	f040 808e 	bne.w	800a340 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a224:	4b4c      	ldr	r3, [pc, #304]	; (800a358 <xTaskIncrementTick+0x148>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	3301      	adds	r3, #1
 800a22a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a22c:	4a4a      	ldr	r2, [pc, #296]	; (800a358 <xTaskIncrementTick+0x148>)
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d120      	bne.n	800a27a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a238:	4b48      	ldr	r3, [pc, #288]	; (800a35c <xTaskIncrementTick+0x14c>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00a      	beq.n	800a258 <xTaskIncrementTick+0x48>
	__asm volatile
 800a242:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a246:	f383 8811 	msr	BASEPRI, r3
 800a24a:	f3bf 8f6f 	isb	sy
 800a24e:	f3bf 8f4f 	dsb	sy
 800a252:	603b      	str	r3, [r7, #0]
}
 800a254:	bf00      	nop
 800a256:	e7fe      	b.n	800a256 <xTaskIncrementTick+0x46>
 800a258:	4b40      	ldr	r3, [pc, #256]	; (800a35c <xTaskIncrementTick+0x14c>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	60fb      	str	r3, [r7, #12]
 800a25e:	4b40      	ldr	r3, [pc, #256]	; (800a360 <xTaskIncrementTick+0x150>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a3e      	ldr	r2, [pc, #248]	; (800a35c <xTaskIncrementTick+0x14c>)
 800a264:	6013      	str	r3, [r2, #0]
 800a266:	4a3e      	ldr	r2, [pc, #248]	; (800a360 <xTaskIncrementTick+0x150>)
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	6013      	str	r3, [r2, #0]
 800a26c:	4b3d      	ldr	r3, [pc, #244]	; (800a364 <xTaskIncrementTick+0x154>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	3301      	adds	r3, #1
 800a272:	4a3c      	ldr	r2, [pc, #240]	; (800a364 <xTaskIncrementTick+0x154>)
 800a274:	6013      	str	r3, [r2, #0]
 800a276:	f000 faa9 	bl	800a7cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a27a:	4b3b      	ldr	r3, [pc, #236]	; (800a368 <xTaskIncrementTick+0x158>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	693a      	ldr	r2, [r7, #16]
 800a280:	429a      	cmp	r2, r3
 800a282:	d348      	bcc.n	800a316 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a284:	4b35      	ldr	r3, [pc, #212]	; (800a35c <xTaskIncrementTick+0x14c>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d104      	bne.n	800a298 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a28e:	4b36      	ldr	r3, [pc, #216]	; (800a368 <xTaskIncrementTick+0x158>)
 800a290:	f04f 32ff 	mov.w	r2, #4294967295
 800a294:	601a      	str	r2, [r3, #0]
					break;
 800a296:	e03e      	b.n	800a316 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a298:	4b30      	ldr	r3, [pc, #192]	; (800a35c <xTaskIncrementTick+0x14c>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	68db      	ldr	r3, [r3, #12]
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a2a8:	693a      	ldr	r2, [r7, #16]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	d203      	bcs.n	800a2b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a2b0:	4a2d      	ldr	r2, [pc, #180]	; (800a368 <xTaskIncrementTick+0x158>)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a2b6:	e02e      	b.n	800a316 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	3304      	adds	r3, #4
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f7fe ff47 	bl	8009150 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d004      	beq.n	800a2d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	3318      	adds	r3, #24
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7fe ff3e 	bl	8009150 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2d8:	2201      	movs	r2, #1
 800a2da:	409a      	lsls	r2, r3
 800a2dc:	4b23      	ldr	r3, [pc, #140]	; (800a36c <xTaskIncrementTick+0x15c>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	4a22      	ldr	r2, [pc, #136]	; (800a36c <xTaskIncrementTick+0x15c>)
 800a2e4:	6013      	str	r3, [r2, #0]
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2ea:	4613      	mov	r3, r2
 800a2ec:	009b      	lsls	r3, r3, #2
 800a2ee:	4413      	add	r3, r2
 800a2f0:	009b      	lsls	r3, r3, #2
 800a2f2:	4a1f      	ldr	r2, [pc, #124]	; (800a370 <xTaskIncrementTick+0x160>)
 800a2f4:	441a      	add	r2, r3
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	4619      	mov	r1, r3
 800a2fc:	4610      	mov	r0, r2
 800a2fe:	f7fe feca 	bl	8009096 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a306:	4b1b      	ldr	r3, [pc, #108]	; (800a374 <xTaskIncrementTick+0x164>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d3b9      	bcc.n	800a284 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a310:	2301      	movs	r3, #1
 800a312:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a314:	e7b6      	b.n	800a284 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a316:	4b17      	ldr	r3, [pc, #92]	; (800a374 <xTaskIncrementTick+0x164>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a31c:	4914      	ldr	r1, [pc, #80]	; (800a370 <xTaskIncrementTick+0x160>)
 800a31e:	4613      	mov	r3, r2
 800a320:	009b      	lsls	r3, r3, #2
 800a322:	4413      	add	r3, r2
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	440b      	add	r3, r1
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	2b01      	cmp	r3, #1
 800a32c:	d901      	bls.n	800a332 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800a32e:	2301      	movs	r3, #1
 800a330:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a332:	4b11      	ldr	r3, [pc, #68]	; (800a378 <xTaskIncrementTick+0x168>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d007      	beq.n	800a34a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a33a:	2301      	movs	r3, #1
 800a33c:	617b      	str	r3, [r7, #20]
 800a33e:	e004      	b.n	800a34a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a340:	4b0e      	ldr	r3, [pc, #56]	; (800a37c <xTaskIncrementTick+0x16c>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	3301      	adds	r3, #1
 800a346:	4a0d      	ldr	r2, [pc, #52]	; (800a37c <xTaskIncrementTick+0x16c>)
 800a348:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a34a:	697b      	ldr	r3, [r7, #20]
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3718      	adds	r7, #24
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	20000668 	.word	0x20000668
 800a358:	20000644 	.word	0x20000644
 800a35c:	200005f8 	.word	0x200005f8
 800a360:	200005fc 	.word	0x200005fc
 800a364:	20000658 	.word	0x20000658
 800a368:	20000660 	.word	0x20000660
 800a36c:	20000648 	.word	0x20000648
 800a370:	20000544 	.word	0x20000544
 800a374:	20000540 	.word	0x20000540
 800a378:	20000654 	.word	0x20000654
 800a37c:	20000650 	.word	0x20000650

0800a380 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a380:	b480      	push	{r7}
 800a382:	b087      	sub	sp, #28
 800a384:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a386:	4b29      	ldr	r3, [pc, #164]	; (800a42c <vTaskSwitchContext+0xac>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d003      	beq.n	800a396 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a38e:	4b28      	ldr	r3, [pc, #160]	; (800a430 <vTaskSwitchContext+0xb0>)
 800a390:	2201      	movs	r2, #1
 800a392:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a394:	e044      	b.n	800a420 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800a396:	4b26      	ldr	r3, [pc, #152]	; (800a430 <vTaskSwitchContext+0xb0>)
 800a398:	2200      	movs	r2, #0
 800a39a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a39c:	4b25      	ldr	r3, [pc, #148]	; (800a434 <vTaskSwitchContext+0xb4>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	fab3 f383 	clz	r3, r3
 800a3a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a3aa:	7afb      	ldrb	r3, [r7, #11]
 800a3ac:	f1c3 031f 	rsb	r3, r3, #31
 800a3b0:	617b      	str	r3, [r7, #20]
 800a3b2:	4921      	ldr	r1, [pc, #132]	; (800a438 <vTaskSwitchContext+0xb8>)
 800a3b4:	697a      	ldr	r2, [r7, #20]
 800a3b6:	4613      	mov	r3, r2
 800a3b8:	009b      	lsls	r3, r3, #2
 800a3ba:	4413      	add	r3, r2
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	440b      	add	r3, r1
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d10a      	bne.n	800a3dc <vTaskSwitchContext+0x5c>
	__asm volatile
 800a3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ca:	f383 8811 	msr	BASEPRI, r3
 800a3ce:	f3bf 8f6f 	isb	sy
 800a3d2:	f3bf 8f4f 	dsb	sy
 800a3d6:	607b      	str	r3, [r7, #4]
}
 800a3d8:	bf00      	nop
 800a3da:	e7fe      	b.n	800a3da <vTaskSwitchContext+0x5a>
 800a3dc:	697a      	ldr	r2, [r7, #20]
 800a3de:	4613      	mov	r3, r2
 800a3e0:	009b      	lsls	r3, r3, #2
 800a3e2:	4413      	add	r3, r2
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	4a14      	ldr	r2, [pc, #80]	; (800a438 <vTaskSwitchContext+0xb8>)
 800a3e8:	4413      	add	r3, r2
 800a3ea:	613b      	str	r3, [r7, #16]
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	685b      	ldr	r3, [r3, #4]
 800a3f0:	685a      	ldr	r2, [r3, #4]
 800a3f2:	693b      	ldr	r3, [r7, #16]
 800a3f4:	605a      	str	r2, [r3, #4]
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	685a      	ldr	r2, [r3, #4]
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	3308      	adds	r3, #8
 800a3fe:	429a      	cmp	r2, r3
 800a400:	d104      	bne.n	800a40c <vTaskSwitchContext+0x8c>
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	685a      	ldr	r2, [r3, #4]
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	605a      	str	r2, [r3, #4]
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	68db      	ldr	r3, [r3, #12]
 800a412:	4a0a      	ldr	r2, [pc, #40]	; (800a43c <vTaskSwitchContext+0xbc>)
 800a414:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a416:	4b09      	ldr	r3, [pc, #36]	; (800a43c <vTaskSwitchContext+0xbc>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	334c      	adds	r3, #76	; 0x4c
 800a41c:	4a08      	ldr	r2, [pc, #32]	; (800a440 <vTaskSwitchContext+0xc0>)
 800a41e:	6013      	str	r3, [r2, #0]
}
 800a420:	bf00      	nop
 800a422:	371c      	adds	r7, #28
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr
 800a42c:	20000668 	.word	0x20000668
 800a430:	20000654 	.word	0x20000654
 800a434:	20000648 	.word	0x20000648
 800a438:	20000544 	.word	0x20000544
 800a43c:	20000540 	.word	0x20000540
 800a440:	2000005c 	.word	0x2000005c

0800a444 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b084      	sub	sp, #16
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d10a      	bne.n	800a46a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a454:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a458:	f383 8811 	msr	BASEPRI, r3
 800a45c:	f3bf 8f6f 	isb	sy
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	60fb      	str	r3, [r7, #12]
}
 800a466:	bf00      	nop
 800a468:	e7fe      	b.n	800a468 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a46a:	4b07      	ldr	r3, [pc, #28]	; (800a488 <vTaskPlaceOnEventList+0x44>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	3318      	adds	r3, #24
 800a470:	4619      	mov	r1, r3
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f7fe fe33 	bl	80090de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a478:	2101      	movs	r1, #1
 800a47a:	6838      	ldr	r0, [r7, #0]
 800a47c:	f000 fa6a 	bl	800a954 <prvAddCurrentTaskToDelayedList>
}
 800a480:	bf00      	nop
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}
 800a488:	20000540 	.word	0x20000540

0800a48c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b086      	sub	sp, #24
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	68db      	ldr	r3, [r3, #12]
 800a498:	68db      	ldr	r3, [r3, #12]
 800a49a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d10a      	bne.n	800a4b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a6:	f383 8811 	msr	BASEPRI, r3
 800a4aa:	f3bf 8f6f 	isb	sy
 800a4ae:	f3bf 8f4f 	dsb	sy
 800a4b2:	60fb      	str	r3, [r7, #12]
}
 800a4b4:	bf00      	nop
 800a4b6:	e7fe      	b.n	800a4b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	3318      	adds	r3, #24
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f7fe fe47 	bl	8009150 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4c2:	4b1d      	ldr	r3, [pc, #116]	; (800a538 <xTaskRemoveFromEventList+0xac>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d11c      	bne.n	800a504 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	3304      	adds	r3, #4
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7fe fe3e 	bl	8009150 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4d8:	2201      	movs	r2, #1
 800a4da:	409a      	lsls	r2, r3
 800a4dc:	4b17      	ldr	r3, [pc, #92]	; (800a53c <xTaskRemoveFromEventList+0xb0>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4313      	orrs	r3, r2
 800a4e2:	4a16      	ldr	r2, [pc, #88]	; (800a53c <xTaskRemoveFromEventList+0xb0>)
 800a4e4:	6013      	str	r3, [r2, #0]
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ea:	4613      	mov	r3, r2
 800a4ec:	009b      	lsls	r3, r3, #2
 800a4ee:	4413      	add	r3, r2
 800a4f0:	009b      	lsls	r3, r3, #2
 800a4f2:	4a13      	ldr	r2, [pc, #76]	; (800a540 <xTaskRemoveFromEventList+0xb4>)
 800a4f4:	441a      	add	r2, r3
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	3304      	adds	r3, #4
 800a4fa:	4619      	mov	r1, r3
 800a4fc:	4610      	mov	r0, r2
 800a4fe:	f7fe fdca 	bl	8009096 <vListInsertEnd>
 800a502:	e005      	b.n	800a510 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	3318      	adds	r3, #24
 800a508:	4619      	mov	r1, r3
 800a50a:	480e      	ldr	r0, [pc, #56]	; (800a544 <xTaskRemoveFromEventList+0xb8>)
 800a50c:	f7fe fdc3 	bl	8009096 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a514:	4b0c      	ldr	r3, [pc, #48]	; (800a548 <xTaskRemoveFromEventList+0xbc>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a51a:	429a      	cmp	r2, r3
 800a51c:	d905      	bls.n	800a52a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a51e:	2301      	movs	r3, #1
 800a520:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a522:	4b0a      	ldr	r3, [pc, #40]	; (800a54c <xTaskRemoveFromEventList+0xc0>)
 800a524:	2201      	movs	r2, #1
 800a526:	601a      	str	r2, [r3, #0]
 800a528:	e001      	b.n	800a52e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800a52a:	2300      	movs	r3, #0
 800a52c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a52e:	697b      	ldr	r3, [r7, #20]
}
 800a530:	4618      	mov	r0, r3
 800a532:	3718      	adds	r7, #24
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}
 800a538:	20000668 	.word	0x20000668
 800a53c:	20000648 	.word	0x20000648
 800a540:	20000544 	.word	0x20000544
 800a544:	20000600 	.word	0x20000600
 800a548:	20000540 	.word	0x20000540
 800a54c:	20000654 	.word	0x20000654

0800a550 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a550:	b480      	push	{r7}
 800a552:	b083      	sub	sp, #12
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a558:	4b06      	ldr	r3, [pc, #24]	; (800a574 <vTaskInternalSetTimeOutState+0x24>)
 800a55a:	681a      	ldr	r2, [r3, #0]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a560:	4b05      	ldr	r3, [pc, #20]	; (800a578 <vTaskInternalSetTimeOutState+0x28>)
 800a562:	681a      	ldr	r2, [r3, #0]
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	605a      	str	r2, [r3, #4]
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr
 800a574:	20000658 	.word	0x20000658
 800a578:	20000644 	.word	0x20000644

0800a57c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b088      	sub	sp, #32
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
 800a584:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d10a      	bne.n	800a5a2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a590:	f383 8811 	msr	BASEPRI, r3
 800a594:	f3bf 8f6f 	isb	sy
 800a598:	f3bf 8f4f 	dsb	sy
 800a59c:	613b      	str	r3, [r7, #16]
}
 800a59e:	bf00      	nop
 800a5a0:	e7fe      	b.n	800a5a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10a      	bne.n	800a5be <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ac:	f383 8811 	msr	BASEPRI, r3
 800a5b0:	f3bf 8f6f 	isb	sy
 800a5b4:	f3bf 8f4f 	dsb	sy
 800a5b8:	60fb      	str	r3, [r7, #12]
}
 800a5ba:	bf00      	nop
 800a5bc:	e7fe      	b.n	800a5bc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a5be:	f000 fb59 	bl	800ac74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a5c2:	4b1d      	ldr	r3, [pc, #116]	; (800a638 <xTaskCheckForTimeOut+0xbc>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	69ba      	ldr	r2, [r7, #24]
 800a5ce:	1ad3      	subs	r3, r2, r3
 800a5d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5da:	d102      	bne.n	800a5e2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	61fb      	str	r3, [r7, #28]
 800a5e0:	e023      	b.n	800a62a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681a      	ldr	r2, [r3, #0]
 800a5e6:	4b15      	ldr	r3, [pc, #84]	; (800a63c <xTaskCheckForTimeOut+0xc0>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	429a      	cmp	r2, r3
 800a5ec:	d007      	beq.n	800a5fe <xTaskCheckForTimeOut+0x82>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	685b      	ldr	r3, [r3, #4]
 800a5f2:	69ba      	ldr	r2, [r7, #24]
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d302      	bcc.n	800a5fe <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	61fb      	str	r3, [r7, #28]
 800a5fc:	e015      	b.n	800a62a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	429a      	cmp	r2, r3
 800a606:	d20b      	bcs.n	800a620 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	1ad2      	subs	r2, r2, r3
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f7ff ff9b 	bl	800a550 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a61a:	2300      	movs	r3, #0
 800a61c:	61fb      	str	r3, [r7, #28]
 800a61e:	e004      	b.n	800a62a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	2200      	movs	r2, #0
 800a624:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a626:	2301      	movs	r3, #1
 800a628:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a62a:	f000 fb53 	bl	800acd4 <vPortExitCritical>

	return xReturn;
 800a62e:	69fb      	ldr	r3, [r7, #28]
}
 800a630:	4618      	mov	r0, r3
 800a632:	3720      	adds	r7, #32
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}
 800a638:	20000644 	.word	0x20000644
 800a63c:	20000658 	.word	0x20000658

0800a640 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a640:	b480      	push	{r7}
 800a642:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a644:	4b03      	ldr	r3, [pc, #12]	; (800a654 <vTaskMissedYield+0x14>)
 800a646:	2201      	movs	r2, #1
 800a648:	601a      	str	r2, [r3, #0]
}
 800a64a:	bf00      	nop
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr
 800a654:	20000654 	.word	0x20000654

0800a658 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a660:	f000 f852 	bl	800a708 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a664:	4b06      	ldr	r3, [pc, #24]	; (800a680 <prvIdleTask+0x28>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d9f9      	bls.n	800a660 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a66c:	4b05      	ldr	r3, [pc, #20]	; (800a684 <prvIdleTask+0x2c>)
 800a66e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	f3bf 8f4f 	dsb	sy
 800a678:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a67c:	e7f0      	b.n	800a660 <prvIdleTask+0x8>
 800a67e:	bf00      	nop
 800a680:	20000544 	.word	0x20000544
 800a684:	e000ed04 	.word	0xe000ed04

0800a688 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b082      	sub	sp, #8
 800a68c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a68e:	2300      	movs	r3, #0
 800a690:	607b      	str	r3, [r7, #4]
 800a692:	e00c      	b.n	800a6ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	4613      	mov	r3, r2
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	4413      	add	r3, r2
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	4a12      	ldr	r2, [pc, #72]	; (800a6e8 <prvInitialiseTaskLists+0x60>)
 800a6a0:	4413      	add	r3, r2
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7fe fcca 	bl	800903c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	607b      	str	r3, [r7, #4]
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2b06      	cmp	r3, #6
 800a6b2:	d9ef      	bls.n	800a694 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a6b4:	480d      	ldr	r0, [pc, #52]	; (800a6ec <prvInitialiseTaskLists+0x64>)
 800a6b6:	f7fe fcc1 	bl	800903c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a6ba:	480d      	ldr	r0, [pc, #52]	; (800a6f0 <prvInitialiseTaskLists+0x68>)
 800a6bc:	f7fe fcbe 	bl	800903c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a6c0:	480c      	ldr	r0, [pc, #48]	; (800a6f4 <prvInitialiseTaskLists+0x6c>)
 800a6c2:	f7fe fcbb 	bl	800903c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a6c6:	480c      	ldr	r0, [pc, #48]	; (800a6f8 <prvInitialiseTaskLists+0x70>)
 800a6c8:	f7fe fcb8 	bl	800903c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a6cc:	480b      	ldr	r0, [pc, #44]	; (800a6fc <prvInitialiseTaskLists+0x74>)
 800a6ce:	f7fe fcb5 	bl	800903c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a6d2:	4b0b      	ldr	r3, [pc, #44]	; (800a700 <prvInitialiseTaskLists+0x78>)
 800a6d4:	4a05      	ldr	r2, [pc, #20]	; (800a6ec <prvInitialiseTaskLists+0x64>)
 800a6d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a6d8:	4b0a      	ldr	r3, [pc, #40]	; (800a704 <prvInitialiseTaskLists+0x7c>)
 800a6da:	4a05      	ldr	r2, [pc, #20]	; (800a6f0 <prvInitialiseTaskLists+0x68>)
 800a6dc:	601a      	str	r2, [r3, #0]
}
 800a6de:	bf00      	nop
 800a6e0:	3708      	adds	r7, #8
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
 800a6e6:	bf00      	nop
 800a6e8:	20000544 	.word	0x20000544
 800a6ec:	200005d0 	.word	0x200005d0
 800a6f0:	200005e4 	.word	0x200005e4
 800a6f4:	20000600 	.word	0x20000600
 800a6f8:	20000614 	.word	0x20000614
 800a6fc:	2000062c 	.word	0x2000062c
 800a700:	200005f8 	.word	0x200005f8
 800a704:	200005fc 	.word	0x200005fc

0800a708 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b082      	sub	sp, #8
 800a70c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a70e:	e019      	b.n	800a744 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a710:	f000 fab0 	bl	800ac74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a714:	4b10      	ldr	r3, [pc, #64]	; (800a758 <prvCheckTasksWaitingTermination+0x50>)
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	3304      	adds	r3, #4
 800a720:	4618      	mov	r0, r3
 800a722:	f7fe fd15 	bl	8009150 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a726:	4b0d      	ldr	r3, [pc, #52]	; (800a75c <prvCheckTasksWaitingTermination+0x54>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	3b01      	subs	r3, #1
 800a72c:	4a0b      	ldr	r2, [pc, #44]	; (800a75c <prvCheckTasksWaitingTermination+0x54>)
 800a72e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a730:	4b0b      	ldr	r3, [pc, #44]	; (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	3b01      	subs	r3, #1
 800a736:	4a0a      	ldr	r2, [pc, #40]	; (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a738:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a73a:	f000 facb 	bl	800acd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 f810 	bl	800a764 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a744:	4b06      	ldr	r3, [pc, #24]	; (800a760 <prvCheckTasksWaitingTermination+0x58>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d1e1      	bne.n	800a710 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a74c:	bf00      	nop
 800a74e:	bf00      	nop
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	20000614 	.word	0x20000614
 800a75c:	20000640 	.word	0x20000640
 800a760:	20000628 	.word	0x20000628

0800a764 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	334c      	adds	r3, #76	; 0x4c
 800a770:	4618      	mov	r0, r3
 800a772:	f001 f9cd 	bl	800bb10 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d108      	bne.n	800a792 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a784:	4618      	mov	r0, r3
 800a786:	f000 fc63 	bl	800b050 <vPortFree>
				vPortFree( pxTCB );
 800a78a:	6878      	ldr	r0, [r7, #4]
 800a78c:	f000 fc60 	bl	800b050 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a790:	e018      	b.n	800a7c4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800a798:	2b01      	cmp	r3, #1
 800a79a:	d103      	bne.n	800a7a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 fc57 	bl	800b050 <vPortFree>
	}
 800a7a2:	e00f      	b.n	800a7c4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800a7aa:	2b02      	cmp	r3, #2
 800a7ac:	d00a      	beq.n	800a7c4 <prvDeleteTCB+0x60>
	__asm volatile
 800a7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b2:	f383 8811 	msr	BASEPRI, r3
 800a7b6:	f3bf 8f6f 	isb	sy
 800a7ba:	f3bf 8f4f 	dsb	sy
 800a7be:	60fb      	str	r3, [r7, #12]
}
 800a7c0:	bf00      	nop
 800a7c2:	e7fe      	b.n	800a7c2 <prvDeleteTCB+0x5e>
	}
 800a7c4:	bf00      	nop
 800a7c6:	3710      	adds	r7, #16
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a7d2:	4b0c      	ldr	r3, [pc, #48]	; (800a804 <prvResetNextTaskUnblockTime+0x38>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d104      	bne.n	800a7e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a7dc:	4b0a      	ldr	r3, [pc, #40]	; (800a808 <prvResetNextTaskUnblockTime+0x3c>)
 800a7de:	f04f 32ff 	mov.w	r2, #4294967295
 800a7e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a7e4:	e008      	b.n	800a7f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7e6:	4b07      	ldr	r3, [pc, #28]	; (800a804 <prvResetNextTaskUnblockTime+0x38>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	68db      	ldr	r3, [r3, #12]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	4a04      	ldr	r2, [pc, #16]	; (800a808 <prvResetNextTaskUnblockTime+0x3c>)
 800a7f6:	6013      	str	r3, [r2, #0]
}
 800a7f8:	bf00      	nop
 800a7fa:	370c      	adds	r7, #12
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a802:	4770      	bx	lr
 800a804:	200005f8 	.word	0x200005f8
 800a808:	20000660 	.word	0x20000660

0800a80c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a80c:	b480      	push	{r7}
 800a80e:	b083      	sub	sp, #12
 800a810:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a812:	4b0b      	ldr	r3, [pc, #44]	; (800a840 <xTaskGetSchedulerState+0x34>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d102      	bne.n	800a820 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a81a:	2301      	movs	r3, #1
 800a81c:	607b      	str	r3, [r7, #4]
 800a81e:	e008      	b.n	800a832 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a820:	4b08      	ldr	r3, [pc, #32]	; (800a844 <xTaskGetSchedulerState+0x38>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d102      	bne.n	800a82e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a828:	2302      	movs	r3, #2
 800a82a:	607b      	str	r3, [r7, #4]
 800a82c:	e001      	b.n	800a832 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a82e:	2300      	movs	r3, #0
 800a830:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a832:	687b      	ldr	r3, [r7, #4]
	}
 800a834:	4618      	mov	r0, r3
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr
 800a840:	2000064c 	.word	0x2000064c
 800a844:	20000668 	.word	0x20000668

0800a848 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b086      	sub	sp, #24
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a854:	2300      	movs	r3, #0
 800a856:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d06e      	beq.n	800a93c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a85e:	4b3a      	ldr	r3, [pc, #232]	; (800a948 <xTaskPriorityDisinherit+0x100>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	693a      	ldr	r2, [r7, #16]
 800a864:	429a      	cmp	r2, r3
 800a866:	d00a      	beq.n	800a87e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86c:	f383 8811 	msr	BASEPRI, r3
 800a870:	f3bf 8f6f 	isb	sy
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	60fb      	str	r3, [r7, #12]
}
 800a87a:	bf00      	nop
 800a87c:	e7fe      	b.n	800a87c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a87e:	693b      	ldr	r3, [r7, #16]
 800a880:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a882:	2b00      	cmp	r3, #0
 800a884:	d10a      	bne.n	800a89c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a88a:	f383 8811 	msr	BASEPRI, r3
 800a88e:	f3bf 8f6f 	isb	sy
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	60bb      	str	r3, [r7, #8]
}
 800a898:	bf00      	nop
 800a89a:	e7fe      	b.n	800a89a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8a0:	1e5a      	subs	r2, r3, #1
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ae:	429a      	cmp	r2, r3
 800a8b0:	d044      	beq.n	800a93c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d140      	bne.n	800a93c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	3304      	adds	r3, #4
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f7fe fc46 	bl	8009150 <uxListRemove>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d115      	bne.n	800a8f6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a8ca:	693b      	ldr	r3, [r7, #16]
 800a8cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8ce:	491f      	ldr	r1, [pc, #124]	; (800a94c <xTaskPriorityDisinherit+0x104>)
 800a8d0:	4613      	mov	r3, r2
 800a8d2:	009b      	lsls	r3, r3, #2
 800a8d4:	4413      	add	r3, r2
 800a8d6:	009b      	lsls	r3, r3, #2
 800a8d8:	440b      	add	r3, r1
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10a      	bne.n	800a8f6 <xTaskPriorityDisinherit+0xae>
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a8ea:	43da      	mvns	r2, r3
 800a8ec:	4b18      	ldr	r3, [pc, #96]	; (800a950 <xTaskPriorityDisinherit+0x108>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4013      	ands	r3, r2
 800a8f2:	4a17      	ldr	r2, [pc, #92]	; (800a950 <xTaskPriorityDisinherit+0x108>)
 800a8f4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a902:	f1c3 0207 	rsb	r2, r3, #7
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a90a:	693b      	ldr	r3, [r7, #16]
 800a90c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a90e:	2201      	movs	r2, #1
 800a910:	409a      	lsls	r2, r3
 800a912:	4b0f      	ldr	r3, [pc, #60]	; (800a950 <xTaskPriorityDisinherit+0x108>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	4313      	orrs	r3, r2
 800a918:	4a0d      	ldr	r2, [pc, #52]	; (800a950 <xTaskPriorityDisinherit+0x108>)
 800a91a:	6013      	str	r3, [r2, #0]
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a920:	4613      	mov	r3, r2
 800a922:	009b      	lsls	r3, r3, #2
 800a924:	4413      	add	r3, r2
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	4a08      	ldr	r2, [pc, #32]	; (800a94c <xTaskPriorityDisinherit+0x104>)
 800a92a:	441a      	add	r2, r3
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	3304      	adds	r3, #4
 800a930:	4619      	mov	r1, r3
 800a932:	4610      	mov	r0, r2
 800a934:	f7fe fbaf 	bl	8009096 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a938:	2301      	movs	r3, #1
 800a93a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a93c:	697b      	ldr	r3, [r7, #20]
	}
 800a93e:	4618      	mov	r0, r3
 800a940:	3718      	adds	r7, #24
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}
 800a946:	bf00      	nop
 800a948:	20000540 	.word	0x20000540
 800a94c:	20000544 	.word	0x20000544
 800a950:	20000648 	.word	0x20000648

0800a954 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a95e:	4b29      	ldr	r3, [pc, #164]	; (800aa04 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a964:	4b28      	ldr	r3, [pc, #160]	; (800aa08 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	3304      	adds	r3, #4
 800a96a:	4618      	mov	r0, r3
 800a96c:	f7fe fbf0 	bl	8009150 <uxListRemove>
 800a970:	4603      	mov	r3, r0
 800a972:	2b00      	cmp	r3, #0
 800a974:	d10b      	bne.n	800a98e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a976:	4b24      	ldr	r3, [pc, #144]	; (800aa08 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a97c:	2201      	movs	r2, #1
 800a97e:	fa02 f303 	lsl.w	r3, r2, r3
 800a982:	43da      	mvns	r2, r3
 800a984:	4b21      	ldr	r3, [pc, #132]	; (800aa0c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4013      	ands	r3, r2
 800a98a:	4a20      	ldr	r2, [pc, #128]	; (800aa0c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a98c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a994:	d10a      	bne.n	800a9ac <prvAddCurrentTaskToDelayedList+0x58>
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d007      	beq.n	800a9ac <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a99c:	4b1a      	ldr	r3, [pc, #104]	; (800aa08 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	3304      	adds	r3, #4
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	481a      	ldr	r0, [pc, #104]	; (800aa10 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a9a6:	f7fe fb76 	bl	8009096 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a9aa:	e026      	b.n	800a9fa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a9ac:	68fa      	ldr	r2, [r7, #12]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	4413      	add	r3, r2
 800a9b2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a9b4:	4b14      	ldr	r3, [pc, #80]	; (800aa08 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	68ba      	ldr	r2, [r7, #8]
 800a9ba:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a9bc:	68ba      	ldr	r2, [r7, #8]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d209      	bcs.n	800a9d8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9c4:	4b13      	ldr	r3, [pc, #76]	; (800aa14 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	4b0f      	ldr	r3, [pc, #60]	; (800aa08 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	3304      	adds	r3, #4
 800a9ce:	4619      	mov	r1, r3
 800a9d0:	4610      	mov	r0, r2
 800a9d2:	f7fe fb84 	bl	80090de <vListInsert>
}
 800a9d6:	e010      	b.n	800a9fa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9d8:	4b0f      	ldr	r3, [pc, #60]	; (800aa18 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a9da:	681a      	ldr	r2, [r3, #0]
 800a9dc:	4b0a      	ldr	r3, [pc, #40]	; (800aa08 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	3304      	adds	r3, #4
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	4610      	mov	r0, r2
 800a9e6:	f7fe fb7a 	bl	80090de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a9ea:	4b0c      	ldr	r3, [pc, #48]	; (800aa1c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	68ba      	ldr	r2, [r7, #8]
 800a9f0:	429a      	cmp	r2, r3
 800a9f2:	d202      	bcs.n	800a9fa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a9f4:	4a09      	ldr	r2, [pc, #36]	; (800aa1c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	6013      	str	r3, [r2, #0]
}
 800a9fa:	bf00      	nop
 800a9fc:	3710      	adds	r7, #16
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	20000644 	.word	0x20000644
 800aa08:	20000540 	.word	0x20000540
 800aa0c:	20000648 	.word	0x20000648
 800aa10:	2000062c 	.word	0x2000062c
 800aa14:	200005fc 	.word	0x200005fc
 800aa18:	200005f8 	.word	0x200005f8
 800aa1c:	20000660 	.word	0x20000660

0800aa20 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aa20:	b480      	push	{r7}
 800aa22:	b085      	sub	sp, #20
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	60f8      	str	r0, [r7, #12]
 800aa28:	60b9      	str	r1, [r7, #8]
 800aa2a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	3b04      	subs	r3, #4
 800aa30:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aa38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	3b04      	subs	r3, #4
 800aa3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	f023 0201 	bic.w	r2, r3, #1
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	3b04      	subs	r3, #4
 800aa4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aa50:	4a0c      	ldr	r2, [pc, #48]	; (800aa84 <pxPortInitialiseStack+0x64>)
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	3b14      	subs	r3, #20
 800aa5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aa5c:	687a      	ldr	r2, [r7, #4]
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	3b04      	subs	r3, #4
 800aa66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f06f 0202 	mvn.w	r2, #2
 800aa6e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	3b20      	subs	r3, #32
 800aa74:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aa76:	68fb      	ldr	r3, [r7, #12]
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3714      	adds	r7, #20
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr
 800aa84:	0800aa89 	.word	0x0800aa89

0800aa88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b085      	sub	sp, #20
 800aa8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aa92:	4b12      	ldr	r3, [pc, #72]	; (800aadc <prvTaskExitError+0x54>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa9a:	d00a      	beq.n	800aab2 <prvTaskExitError+0x2a>
	__asm volatile
 800aa9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaa0:	f383 8811 	msr	BASEPRI, r3
 800aaa4:	f3bf 8f6f 	isb	sy
 800aaa8:	f3bf 8f4f 	dsb	sy
 800aaac:	60fb      	str	r3, [r7, #12]
}
 800aaae:	bf00      	nop
 800aab0:	e7fe      	b.n	800aab0 <prvTaskExitError+0x28>
	__asm volatile
 800aab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab6:	f383 8811 	msr	BASEPRI, r3
 800aaba:	f3bf 8f6f 	isb	sy
 800aabe:	f3bf 8f4f 	dsb	sy
 800aac2:	60bb      	str	r3, [r7, #8]
}
 800aac4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aac6:	bf00      	nop
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d0fc      	beq.n	800aac8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aace:	bf00      	nop
 800aad0:	bf00      	nop
 800aad2:	3714      	adds	r7, #20
 800aad4:	46bd      	mov	sp, r7
 800aad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aada:	4770      	bx	lr
 800aadc:	20000058 	.word	0x20000058

0800aae0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aae0:	4b07      	ldr	r3, [pc, #28]	; (800ab00 <pxCurrentTCBConst2>)
 800aae2:	6819      	ldr	r1, [r3, #0]
 800aae4:	6808      	ldr	r0, [r1, #0]
 800aae6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaea:	f380 8809 	msr	PSP, r0
 800aaee:	f3bf 8f6f 	isb	sy
 800aaf2:	f04f 0000 	mov.w	r0, #0
 800aaf6:	f380 8811 	msr	BASEPRI, r0
 800aafa:	4770      	bx	lr
 800aafc:	f3af 8000 	nop.w

0800ab00 <pxCurrentTCBConst2>:
 800ab00:	20000540 	.word	0x20000540
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ab04:	bf00      	nop
 800ab06:	bf00      	nop

0800ab08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ab08:	4808      	ldr	r0, [pc, #32]	; (800ab2c <prvPortStartFirstTask+0x24>)
 800ab0a:	6800      	ldr	r0, [r0, #0]
 800ab0c:	6800      	ldr	r0, [r0, #0]
 800ab0e:	f380 8808 	msr	MSP, r0
 800ab12:	f04f 0000 	mov.w	r0, #0
 800ab16:	f380 8814 	msr	CONTROL, r0
 800ab1a:	b662      	cpsie	i
 800ab1c:	b661      	cpsie	f
 800ab1e:	f3bf 8f4f 	dsb	sy
 800ab22:	f3bf 8f6f 	isb	sy
 800ab26:	df00      	svc	0
 800ab28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ab2a:	bf00      	nop
 800ab2c:	e000ed08 	.word	0xe000ed08

0800ab30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b086      	sub	sp, #24
 800ab34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ab36:	4b46      	ldr	r3, [pc, #280]	; (800ac50 <xPortStartScheduler+0x120>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4a46      	ldr	r2, [pc, #280]	; (800ac54 <xPortStartScheduler+0x124>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d10a      	bne.n	800ab56 <xPortStartScheduler+0x26>
	__asm volatile
 800ab40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab44:	f383 8811 	msr	BASEPRI, r3
 800ab48:	f3bf 8f6f 	isb	sy
 800ab4c:	f3bf 8f4f 	dsb	sy
 800ab50:	613b      	str	r3, [r7, #16]
}
 800ab52:	bf00      	nop
 800ab54:	e7fe      	b.n	800ab54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ab56:	4b3e      	ldr	r3, [pc, #248]	; (800ac50 <xPortStartScheduler+0x120>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4a3f      	ldr	r2, [pc, #252]	; (800ac58 <xPortStartScheduler+0x128>)
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d10a      	bne.n	800ab76 <xPortStartScheduler+0x46>
	__asm volatile
 800ab60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab64:	f383 8811 	msr	BASEPRI, r3
 800ab68:	f3bf 8f6f 	isb	sy
 800ab6c:	f3bf 8f4f 	dsb	sy
 800ab70:	60fb      	str	r3, [r7, #12]
}
 800ab72:	bf00      	nop
 800ab74:	e7fe      	b.n	800ab74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ab76:	4b39      	ldr	r3, [pc, #228]	; (800ac5c <xPortStartScheduler+0x12c>)
 800ab78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	b2db      	uxtb	r3, r3
 800ab80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	22ff      	movs	r2, #255	; 0xff
 800ab86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	781b      	ldrb	r3, [r3, #0]
 800ab8c:	b2db      	uxtb	r3, r3
 800ab8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ab90:	78fb      	ldrb	r3, [r7, #3]
 800ab92:	b2db      	uxtb	r3, r3
 800ab94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ab98:	b2da      	uxtb	r2, r3
 800ab9a:	4b31      	ldr	r3, [pc, #196]	; (800ac60 <xPortStartScheduler+0x130>)
 800ab9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ab9e:	4b31      	ldr	r3, [pc, #196]	; (800ac64 <xPortStartScheduler+0x134>)
 800aba0:	2207      	movs	r2, #7
 800aba2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aba4:	e009      	b.n	800abba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800aba6:	4b2f      	ldr	r3, [pc, #188]	; (800ac64 <xPortStartScheduler+0x134>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	3b01      	subs	r3, #1
 800abac:	4a2d      	ldr	r2, [pc, #180]	; (800ac64 <xPortStartScheduler+0x134>)
 800abae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800abb0:	78fb      	ldrb	r3, [r7, #3]
 800abb2:	b2db      	uxtb	r3, r3
 800abb4:	005b      	lsls	r3, r3, #1
 800abb6:	b2db      	uxtb	r3, r3
 800abb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800abba:	78fb      	ldrb	r3, [r7, #3]
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abc2:	2b80      	cmp	r3, #128	; 0x80
 800abc4:	d0ef      	beq.n	800aba6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800abc6:	4b27      	ldr	r3, [pc, #156]	; (800ac64 <xPortStartScheduler+0x134>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f1c3 0307 	rsb	r3, r3, #7
 800abce:	2b04      	cmp	r3, #4
 800abd0:	d00a      	beq.n	800abe8 <xPortStartScheduler+0xb8>
	__asm volatile
 800abd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd6:	f383 8811 	msr	BASEPRI, r3
 800abda:	f3bf 8f6f 	isb	sy
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	60bb      	str	r3, [r7, #8]
}
 800abe4:	bf00      	nop
 800abe6:	e7fe      	b.n	800abe6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800abe8:	4b1e      	ldr	r3, [pc, #120]	; (800ac64 <xPortStartScheduler+0x134>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	021b      	lsls	r3, r3, #8
 800abee:	4a1d      	ldr	r2, [pc, #116]	; (800ac64 <xPortStartScheduler+0x134>)
 800abf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800abf2:	4b1c      	ldr	r3, [pc, #112]	; (800ac64 <xPortStartScheduler+0x134>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800abfa:	4a1a      	ldr	r2, [pc, #104]	; (800ac64 <xPortStartScheduler+0x134>)
 800abfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	b2da      	uxtb	r2, r3
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ac06:	4b18      	ldr	r3, [pc, #96]	; (800ac68 <xPortStartScheduler+0x138>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	4a17      	ldr	r2, [pc, #92]	; (800ac68 <xPortStartScheduler+0x138>)
 800ac0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ac10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ac12:	4b15      	ldr	r3, [pc, #84]	; (800ac68 <xPortStartScheduler+0x138>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4a14      	ldr	r2, [pc, #80]	; (800ac68 <xPortStartScheduler+0x138>)
 800ac18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ac1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ac1e:	f000 f8dd 	bl	800addc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ac22:	4b12      	ldr	r3, [pc, #72]	; (800ac6c <xPortStartScheduler+0x13c>)
 800ac24:	2200      	movs	r2, #0
 800ac26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ac28:	f000 f8fc 	bl	800ae24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ac2c:	4b10      	ldr	r3, [pc, #64]	; (800ac70 <xPortStartScheduler+0x140>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	4a0f      	ldr	r2, [pc, #60]	; (800ac70 <xPortStartScheduler+0x140>)
 800ac32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ac36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ac38:	f7ff ff66 	bl	800ab08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ac3c:	f7ff fba0 	bl	800a380 <vTaskSwitchContext>
	prvTaskExitError();
 800ac40:	f7ff ff22 	bl	800aa88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ac44:	2300      	movs	r3, #0
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3718      	adds	r7, #24
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	e000ed00 	.word	0xe000ed00
 800ac54:	410fc271 	.word	0x410fc271
 800ac58:	410fc270 	.word	0x410fc270
 800ac5c:	e000e400 	.word	0xe000e400
 800ac60:	2000066c 	.word	0x2000066c
 800ac64:	20000670 	.word	0x20000670
 800ac68:	e000ed20 	.word	0xe000ed20
 800ac6c:	20000058 	.word	0x20000058
 800ac70:	e000ef34 	.word	0xe000ef34

0800ac74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ac74:	b480      	push	{r7}
 800ac76:	b083      	sub	sp, #12
 800ac78:	af00      	add	r7, sp, #0
	__asm volatile
 800ac7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac7e:	f383 8811 	msr	BASEPRI, r3
 800ac82:	f3bf 8f6f 	isb	sy
 800ac86:	f3bf 8f4f 	dsb	sy
 800ac8a:	607b      	str	r3, [r7, #4]
}
 800ac8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ac8e:	4b0f      	ldr	r3, [pc, #60]	; (800accc <vPortEnterCritical+0x58>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	3301      	adds	r3, #1
 800ac94:	4a0d      	ldr	r2, [pc, #52]	; (800accc <vPortEnterCritical+0x58>)
 800ac96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ac98:	4b0c      	ldr	r3, [pc, #48]	; (800accc <vPortEnterCritical+0x58>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d10f      	bne.n	800acc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aca0:	4b0b      	ldr	r3, [pc, #44]	; (800acd0 <vPortEnterCritical+0x5c>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	b2db      	uxtb	r3, r3
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d00a      	beq.n	800acc0 <vPortEnterCritical+0x4c>
	__asm volatile
 800acaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acae:	f383 8811 	msr	BASEPRI, r3
 800acb2:	f3bf 8f6f 	isb	sy
 800acb6:	f3bf 8f4f 	dsb	sy
 800acba:	603b      	str	r3, [r7, #0]
}
 800acbc:	bf00      	nop
 800acbe:	e7fe      	b.n	800acbe <vPortEnterCritical+0x4a>
	}
}
 800acc0:	bf00      	nop
 800acc2:	370c      	adds	r7, #12
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr
 800accc:	20000058 	.word	0x20000058
 800acd0:	e000ed04 	.word	0xe000ed04

0800acd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800acd4:	b480      	push	{r7}
 800acd6:	b083      	sub	sp, #12
 800acd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800acda:	4b12      	ldr	r3, [pc, #72]	; (800ad24 <vPortExitCritical+0x50>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d10a      	bne.n	800acf8 <vPortExitCritical+0x24>
	__asm volatile
 800ace2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ace6:	f383 8811 	msr	BASEPRI, r3
 800acea:	f3bf 8f6f 	isb	sy
 800acee:	f3bf 8f4f 	dsb	sy
 800acf2:	607b      	str	r3, [r7, #4]
}
 800acf4:	bf00      	nop
 800acf6:	e7fe      	b.n	800acf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800acf8:	4b0a      	ldr	r3, [pc, #40]	; (800ad24 <vPortExitCritical+0x50>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	3b01      	subs	r3, #1
 800acfe:	4a09      	ldr	r2, [pc, #36]	; (800ad24 <vPortExitCritical+0x50>)
 800ad00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ad02:	4b08      	ldr	r3, [pc, #32]	; (800ad24 <vPortExitCritical+0x50>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d105      	bne.n	800ad16 <vPortExitCritical+0x42>
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	f383 8811 	msr	BASEPRI, r3
}
 800ad14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ad16:	bf00      	nop
 800ad18:	370c      	adds	r7, #12
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr
 800ad22:	bf00      	nop
 800ad24:	20000058 	.word	0x20000058
	...

0800ad30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ad30:	f3ef 8009 	mrs	r0, PSP
 800ad34:	f3bf 8f6f 	isb	sy
 800ad38:	4b15      	ldr	r3, [pc, #84]	; (800ad90 <pxCurrentTCBConst>)
 800ad3a:	681a      	ldr	r2, [r3, #0]
 800ad3c:	f01e 0f10 	tst.w	lr, #16
 800ad40:	bf08      	it	eq
 800ad42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ad46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4a:	6010      	str	r0, [r2, #0]
 800ad4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ad50:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ad54:	f380 8811 	msr	BASEPRI, r0
 800ad58:	f3bf 8f4f 	dsb	sy
 800ad5c:	f3bf 8f6f 	isb	sy
 800ad60:	f7ff fb0e 	bl	800a380 <vTaskSwitchContext>
 800ad64:	f04f 0000 	mov.w	r0, #0
 800ad68:	f380 8811 	msr	BASEPRI, r0
 800ad6c:	bc09      	pop	{r0, r3}
 800ad6e:	6819      	ldr	r1, [r3, #0]
 800ad70:	6808      	ldr	r0, [r1, #0]
 800ad72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad76:	f01e 0f10 	tst.w	lr, #16
 800ad7a:	bf08      	it	eq
 800ad7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ad80:	f380 8809 	msr	PSP, r0
 800ad84:	f3bf 8f6f 	isb	sy
 800ad88:	4770      	bx	lr
 800ad8a:	bf00      	nop
 800ad8c:	f3af 8000 	nop.w

0800ad90 <pxCurrentTCBConst>:
 800ad90:	20000540 	.word	0x20000540
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ad94:	bf00      	nop
 800ad96:	bf00      	nop

0800ad98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b082      	sub	sp, #8
 800ad9c:	af00      	add	r7, sp, #0
	__asm volatile
 800ad9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	607b      	str	r3, [r7, #4]
}
 800adb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800adb2:	f7ff fa2d 	bl	800a210 <xTaskIncrementTick>
 800adb6:	4603      	mov	r3, r0
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d003      	beq.n	800adc4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800adbc:	4b06      	ldr	r3, [pc, #24]	; (800add8 <SysTick_Handler+0x40>)
 800adbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adc2:	601a      	str	r2, [r3, #0]
 800adc4:	2300      	movs	r3, #0
 800adc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	f383 8811 	msr	BASEPRI, r3
}
 800adce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800add0:	bf00      	nop
 800add2:	3708      	adds	r7, #8
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}
 800add8:	e000ed04 	.word	0xe000ed04

0800addc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800addc:	b480      	push	{r7}
 800adde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ade0:	4b0b      	ldr	r3, [pc, #44]	; (800ae10 <vPortSetupTimerInterrupt+0x34>)
 800ade2:	2200      	movs	r2, #0
 800ade4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ade6:	4b0b      	ldr	r3, [pc, #44]	; (800ae14 <vPortSetupTimerInterrupt+0x38>)
 800ade8:	2200      	movs	r2, #0
 800adea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800adec:	4b0a      	ldr	r3, [pc, #40]	; (800ae18 <vPortSetupTimerInterrupt+0x3c>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	4a0a      	ldr	r2, [pc, #40]	; (800ae1c <vPortSetupTimerInterrupt+0x40>)
 800adf2:	fba2 2303 	umull	r2, r3, r2, r3
 800adf6:	099b      	lsrs	r3, r3, #6
 800adf8:	4a09      	ldr	r2, [pc, #36]	; (800ae20 <vPortSetupTimerInterrupt+0x44>)
 800adfa:	3b01      	subs	r3, #1
 800adfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800adfe:	4b04      	ldr	r3, [pc, #16]	; (800ae10 <vPortSetupTimerInterrupt+0x34>)
 800ae00:	2207      	movs	r2, #7
 800ae02:	601a      	str	r2, [r3, #0]
}
 800ae04:	bf00      	nop
 800ae06:	46bd      	mov	sp, r7
 800ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0c:	4770      	bx	lr
 800ae0e:	bf00      	nop
 800ae10:	e000e010 	.word	0xe000e010
 800ae14:	e000e018 	.word	0xe000e018
 800ae18:	2000002c 	.word	0x2000002c
 800ae1c:	10624dd3 	.word	0x10624dd3
 800ae20:	e000e014 	.word	0xe000e014

0800ae24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ae24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ae34 <vPortEnableVFP+0x10>
 800ae28:	6801      	ldr	r1, [r0, #0]
 800ae2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ae2e:	6001      	str	r1, [r0, #0]
 800ae30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ae32:	bf00      	nop
 800ae34:	e000ed88 	.word	0xe000ed88

0800ae38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ae38:	b480      	push	{r7}
 800ae3a:	b085      	sub	sp, #20
 800ae3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ae3e:	f3ef 8305 	mrs	r3, IPSR
 800ae42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2b0f      	cmp	r3, #15
 800ae48:	d914      	bls.n	800ae74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ae4a:	4a17      	ldr	r2, [pc, #92]	; (800aea8 <vPortValidateInterruptPriority+0x70>)
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	4413      	add	r3, r2
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ae54:	4b15      	ldr	r3, [pc, #84]	; (800aeac <vPortValidateInterruptPriority+0x74>)
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	7afa      	ldrb	r2, [r7, #11]
 800ae5a:	429a      	cmp	r2, r3
 800ae5c:	d20a      	bcs.n	800ae74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ae5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	607b      	str	r3, [r7, #4]
}
 800ae70:	bf00      	nop
 800ae72:	e7fe      	b.n	800ae72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ae74:	4b0e      	ldr	r3, [pc, #56]	; (800aeb0 <vPortValidateInterruptPriority+0x78>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ae7c:	4b0d      	ldr	r3, [pc, #52]	; (800aeb4 <vPortValidateInterruptPriority+0x7c>)
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d90a      	bls.n	800ae9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ae84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae88:	f383 8811 	msr	BASEPRI, r3
 800ae8c:	f3bf 8f6f 	isb	sy
 800ae90:	f3bf 8f4f 	dsb	sy
 800ae94:	603b      	str	r3, [r7, #0]
}
 800ae96:	bf00      	nop
 800ae98:	e7fe      	b.n	800ae98 <vPortValidateInterruptPriority+0x60>
	}
 800ae9a:	bf00      	nop
 800ae9c:	3714      	adds	r7, #20
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea4:	4770      	bx	lr
 800aea6:	bf00      	nop
 800aea8:	e000e3f0 	.word	0xe000e3f0
 800aeac:	2000066c 	.word	0x2000066c
 800aeb0:	e000ed0c 	.word	0xe000ed0c
 800aeb4:	20000670 	.word	0x20000670

0800aeb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b08a      	sub	sp, #40	; 0x28
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aec0:	2300      	movs	r3, #0
 800aec2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aec4:	f7ff f8fa 	bl	800a0bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aec8:	4b5b      	ldr	r3, [pc, #364]	; (800b038 <pvPortMalloc+0x180>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d101      	bne.n	800aed4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aed0:	f000 f920 	bl	800b114 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aed4:	4b59      	ldr	r3, [pc, #356]	; (800b03c <pvPortMalloc+0x184>)
 800aed6:	681a      	ldr	r2, [r3, #0]
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	4013      	ands	r3, r2
 800aedc:	2b00      	cmp	r3, #0
 800aede:	f040 8093 	bne.w	800b008 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d01d      	beq.n	800af24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800aee8:	2208      	movs	r2, #8
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	4413      	add	r3, r2
 800aeee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f003 0307 	and.w	r3, r3, #7
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d014      	beq.n	800af24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f023 0307 	bic.w	r3, r3, #7
 800af00:	3308      	adds	r3, #8
 800af02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f003 0307 	and.w	r3, r3, #7
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d00a      	beq.n	800af24 <pvPortMalloc+0x6c>
	__asm volatile
 800af0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af12:	f383 8811 	msr	BASEPRI, r3
 800af16:	f3bf 8f6f 	isb	sy
 800af1a:	f3bf 8f4f 	dsb	sy
 800af1e:	617b      	str	r3, [r7, #20]
}
 800af20:	bf00      	nop
 800af22:	e7fe      	b.n	800af22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d06e      	beq.n	800b008 <pvPortMalloc+0x150>
 800af2a:	4b45      	ldr	r3, [pc, #276]	; (800b040 <pvPortMalloc+0x188>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	687a      	ldr	r2, [r7, #4]
 800af30:	429a      	cmp	r2, r3
 800af32:	d869      	bhi.n	800b008 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800af34:	4b43      	ldr	r3, [pc, #268]	; (800b044 <pvPortMalloc+0x18c>)
 800af36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800af38:	4b42      	ldr	r3, [pc, #264]	; (800b044 <pvPortMalloc+0x18c>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800af3e:	e004      	b.n	800af4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800af40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800af44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800af4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af4c:	685b      	ldr	r3, [r3, #4]
 800af4e:	687a      	ldr	r2, [r7, #4]
 800af50:	429a      	cmp	r2, r3
 800af52:	d903      	bls.n	800af5c <pvPortMalloc+0xa4>
 800af54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d1f1      	bne.n	800af40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800af5c:	4b36      	ldr	r3, [pc, #216]	; (800b038 <pvPortMalloc+0x180>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af62:	429a      	cmp	r2, r3
 800af64:	d050      	beq.n	800b008 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800af66:	6a3b      	ldr	r3, [r7, #32]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	2208      	movs	r2, #8
 800af6c:	4413      	add	r3, r2
 800af6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800af70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af72:	681a      	ldr	r2, [r3, #0]
 800af74:	6a3b      	ldr	r3, [r7, #32]
 800af76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800af78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af7a:	685a      	ldr	r2, [r3, #4]
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	1ad2      	subs	r2, r2, r3
 800af80:	2308      	movs	r3, #8
 800af82:	005b      	lsls	r3, r3, #1
 800af84:	429a      	cmp	r2, r3
 800af86:	d91f      	bls.n	800afc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800af88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	4413      	add	r3, r2
 800af8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af90:	69bb      	ldr	r3, [r7, #24]
 800af92:	f003 0307 	and.w	r3, r3, #7
 800af96:	2b00      	cmp	r3, #0
 800af98:	d00a      	beq.n	800afb0 <pvPortMalloc+0xf8>
	__asm volatile
 800af9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af9e:	f383 8811 	msr	BASEPRI, r3
 800afa2:	f3bf 8f6f 	isb	sy
 800afa6:	f3bf 8f4f 	dsb	sy
 800afaa:	613b      	str	r3, [r7, #16]
}
 800afac:	bf00      	nop
 800afae:	e7fe      	b.n	800afae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800afb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afb2:	685a      	ldr	r2, [r3, #4]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	1ad2      	subs	r2, r2, r3
 800afb8:	69bb      	ldr	r3, [r7, #24]
 800afba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800afbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afbe:	687a      	ldr	r2, [r7, #4]
 800afc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800afc2:	69b8      	ldr	r0, [r7, #24]
 800afc4:	f000 f908 	bl	800b1d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800afc8:	4b1d      	ldr	r3, [pc, #116]	; (800b040 <pvPortMalloc+0x188>)
 800afca:	681a      	ldr	r2, [r3, #0]
 800afcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afce:	685b      	ldr	r3, [r3, #4]
 800afd0:	1ad3      	subs	r3, r2, r3
 800afd2:	4a1b      	ldr	r2, [pc, #108]	; (800b040 <pvPortMalloc+0x188>)
 800afd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800afd6:	4b1a      	ldr	r3, [pc, #104]	; (800b040 <pvPortMalloc+0x188>)
 800afd8:	681a      	ldr	r2, [r3, #0]
 800afda:	4b1b      	ldr	r3, [pc, #108]	; (800b048 <pvPortMalloc+0x190>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	429a      	cmp	r2, r3
 800afe0:	d203      	bcs.n	800afea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800afe2:	4b17      	ldr	r3, [pc, #92]	; (800b040 <pvPortMalloc+0x188>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a18      	ldr	r2, [pc, #96]	; (800b048 <pvPortMalloc+0x190>)
 800afe8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800afea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afec:	685a      	ldr	r2, [r3, #4]
 800afee:	4b13      	ldr	r3, [pc, #76]	; (800b03c <pvPortMalloc+0x184>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	431a      	orrs	r2, r3
 800aff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aff6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800affa:	2200      	movs	r2, #0
 800affc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800affe:	4b13      	ldr	r3, [pc, #76]	; (800b04c <pvPortMalloc+0x194>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	3301      	adds	r3, #1
 800b004:	4a11      	ldr	r2, [pc, #68]	; (800b04c <pvPortMalloc+0x194>)
 800b006:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b008:	f7ff f866 	bl	800a0d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b00c:	69fb      	ldr	r3, [r7, #28]
 800b00e:	f003 0307 	and.w	r3, r3, #7
 800b012:	2b00      	cmp	r3, #0
 800b014:	d00a      	beq.n	800b02c <pvPortMalloc+0x174>
	__asm volatile
 800b016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b01a:	f383 8811 	msr	BASEPRI, r3
 800b01e:	f3bf 8f6f 	isb	sy
 800b022:	f3bf 8f4f 	dsb	sy
 800b026:	60fb      	str	r3, [r7, #12]
}
 800b028:	bf00      	nop
 800b02a:	e7fe      	b.n	800b02a <pvPortMalloc+0x172>
	return pvReturn;
 800b02c:	69fb      	ldr	r3, [r7, #28]
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3728      	adds	r7, #40	; 0x28
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	2000427c 	.word	0x2000427c
 800b03c:	20004290 	.word	0x20004290
 800b040:	20004280 	.word	0x20004280
 800b044:	20004274 	.word	0x20004274
 800b048:	20004284 	.word	0x20004284
 800b04c:	20004288 	.word	0x20004288

0800b050 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b086      	sub	sp, #24
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d04d      	beq.n	800b0fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b062:	2308      	movs	r3, #8
 800b064:	425b      	negs	r3, r3
 800b066:	697a      	ldr	r2, [r7, #20]
 800b068:	4413      	add	r3, r2
 800b06a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	685a      	ldr	r2, [r3, #4]
 800b074:	4b24      	ldr	r3, [pc, #144]	; (800b108 <vPortFree+0xb8>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4013      	ands	r3, r2
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d10a      	bne.n	800b094 <vPortFree+0x44>
	__asm volatile
 800b07e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b082:	f383 8811 	msr	BASEPRI, r3
 800b086:	f3bf 8f6f 	isb	sy
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	60fb      	str	r3, [r7, #12]
}
 800b090:	bf00      	nop
 800b092:	e7fe      	b.n	800b092 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b094:	693b      	ldr	r3, [r7, #16]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d00a      	beq.n	800b0b2 <vPortFree+0x62>
	__asm volatile
 800b09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a0:	f383 8811 	msr	BASEPRI, r3
 800b0a4:	f3bf 8f6f 	isb	sy
 800b0a8:	f3bf 8f4f 	dsb	sy
 800b0ac:	60bb      	str	r3, [r7, #8]
}
 800b0ae:	bf00      	nop
 800b0b0:	e7fe      	b.n	800b0b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	685a      	ldr	r2, [r3, #4]
 800b0b6:	4b14      	ldr	r3, [pc, #80]	; (800b108 <vPortFree+0xb8>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4013      	ands	r3, r2
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d01e      	beq.n	800b0fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d11a      	bne.n	800b0fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	685a      	ldr	r2, [r3, #4]
 800b0cc:	4b0e      	ldr	r3, [pc, #56]	; (800b108 <vPortFree+0xb8>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	43db      	mvns	r3, r3
 800b0d2:	401a      	ands	r2, r3
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b0d8:	f7fe fff0 	bl	800a0bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	685a      	ldr	r2, [r3, #4]
 800b0e0:	4b0a      	ldr	r3, [pc, #40]	; (800b10c <vPortFree+0xbc>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	4413      	add	r3, r2
 800b0e6:	4a09      	ldr	r2, [pc, #36]	; (800b10c <vPortFree+0xbc>)
 800b0e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b0ea:	6938      	ldr	r0, [r7, #16]
 800b0ec:	f000 f874 	bl	800b1d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b0f0:	4b07      	ldr	r3, [pc, #28]	; (800b110 <vPortFree+0xc0>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	3301      	adds	r3, #1
 800b0f6:	4a06      	ldr	r2, [pc, #24]	; (800b110 <vPortFree+0xc0>)
 800b0f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b0fa:	f7fe ffed 	bl	800a0d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b0fe:	bf00      	nop
 800b100:	3718      	adds	r7, #24
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}
 800b106:	bf00      	nop
 800b108:	20004290 	.word	0x20004290
 800b10c:	20004280 	.word	0x20004280
 800b110:	2000428c 	.word	0x2000428c

0800b114 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b114:	b480      	push	{r7}
 800b116:	b085      	sub	sp, #20
 800b118:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b11a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b11e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b120:	4b27      	ldr	r3, [pc, #156]	; (800b1c0 <prvHeapInit+0xac>)
 800b122:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f003 0307 	and.w	r3, r3, #7
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d00c      	beq.n	800b148 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	3307      	adds	r3, #7
 800b132:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	f023 0307 	bic.w	r3, r3, #7
 800b13a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b13c:	68ba      	ldr	r2, [r7, #8]
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	1ad3      	subs	r3, r2, r3
 800b142:	4a1f      	ldr	r2, [pc, #124]	; (800b1c0 <prvHeapInit+0xac>)
 800b144:	4413      	add	r3, r2
 800b146:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b14c:	4a1d      	ldr	r2, [pc, #116]	; (800b1c4 <prvHeapInit+0xb0>)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b152:	4b1c      	ldr	r3, [pc, #112]	; (800b1c4 <prvHeapInit+0xb0>)
 800b154:	2200      	movs	r2, #0
 800b156:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	68ba      	ldr	r2, [r7, #8]
 800b15c:	4413      	add	r3, r2
 800b15e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b160:	2208      	movs	r2, #8
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	1a9b      	subs	r3, r3, r2
 800b166:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	f023 0307 	bic.w	r3, r3, #7
 800b16e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	4a15      	ldr	r2, [pc, #84]	; (800b1c8 <prvHeapInit+0xb4>)
 800b174:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b176:	4b14      	ldr	r3, [pc, #80]	; (800b1c8 <prvHeapInit+0xb4>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	2200      	movs	r2, #0
 800b17c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b17e:	4b12      	ldr	r3, [pc, #72]	; (800b1c8 <prvHeapInit+0xb4>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	2200      	movs	r2, #0
 800b184:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	68fa      	ldr	r2, [r7, #12]
 800b18e:	1ad2      	subs	r2, r2, r3
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b194:	4b0c      	ldr	r3, [pc, #48]	; (800b1c8 <prvHeapInit+0xb4>)
 800b196:	681a      	ldr	r2, [r3, #0]
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	4a0a      	ldr	r2, [pc, #40]	; (800b1cc <prvHeapInit+0xb8>)
 800b1a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	685b      	ldr	r3, [r3, #4]
 800b1a8:	4a09      	ldr	r2, [pc, #36]	; (800b1d0 <prvHeapInit+0xbc>)
 800b1aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b1ac:	4b09      	ldr	r3, [pc, #36]	; (800b1d4 <prvHeapInit+0xc0>)
 800b1ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b1b2:	601a      	str	r2, [r3, #0]
}
 800b1b4:	bf00      	nop
 800b1b6:	3714      	adds	r7, #20
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr
 800b1c0:	20000674 	.word	0x20000674
 800b1c4:	20004274 	.word	0x20004274
 800b1c8:	2000427c 	.word	0x2000427c
 800b1cc:	20004284 	.word	0x20004284
 800b1d0:	20004280 	.word	0x20004280
 800b1d4:	20004290 	.word	0x20004290

0800b1d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b1d8:	b480      	push	{r7}
 800b1da:	b085      	sub	sp, #20
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b1e0:	4b28      	ldr	r3, [pc, #160]	; (800b284 <prvInsertBlockIntoFreeList+0xac>)
 800b1e2:	60fb      	str	r3, [r7, #12]
 800b1e4:	e002      	b.n	800b1ec <prvInsertBlockIntoFreeList+0x14>
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	60fb      	str	r3, [r7, #12]
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	687a      	ldr	r2, [r7, #4]
 800b1f2:	429a      	cmp	r2, r3
 800b1f4:	d8f7      	bhi.n	800b1e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	68ba      	ldr	r2, [r7, #8]
 800b200:	4413      	add	r3, r2
 800b202:	687a      	ldr	r2, [r7, #4]
 800b204:	429a      	cmp	r2, r3
 800b206:	d108      	bne.n	800b21a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	685a      	ldr	r2, [r3, #4]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	685b      	ldr	r3, [r3, #4]
 800b210:	441a      	add	r2, r3
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	685b      	ldr	r3, [r3, #4]
 800b222:	68ba      	ldr	r2, [r7, #8]
 800b224:	441a      	add	r2, r3
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d118      	bne.n	800b260 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681a      	ldr	r2, [r3, #0]
 800b232:	4b15      	ldr	r3, [pc, #84]	; (800b288 <prvInsertBlockIntoFreeList+0xb0>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	429a      	cmp	r2, r3
 800b238:	d00d      	beq.n	800b256 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	685a      	ldr	r2, [r3, #4]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	685b      	ldr	r3, [r3, #4]
 800b244:	441a      	add	r2, r3
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	681a      	ldr	r2, [r3, #0]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	601a      	str	r2, [r3, #0]
 800b254:	e008      	b.n	800b268 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b256:	4b0c      	ldr	r3, [pc, #48]	; (800b288 <prvInsertBlockIntoFreeList+0xb0>)
 800b258:	681a      	ldr	r2, [r3, #0]
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	601a      	str	r2, [r3, #0]
 800b25e:	e003      	b.n	800b268 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b268:	68fa      	ldr	r2, [r7, #12]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d002      	beq.n	800b276 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	687a      	ldr	r2, [r7, #4]
 800b274:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b276:	bf00      	nop
 800b278:	3714      	adds	r7, #20
 800b27a:	46bd      	mov	sp, r7
 800b27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b280:	4770      	bx	lr
 800b282:	bf00      	nop
 800b284:	20004274 	.word	0x20004274
 800b288:	2000427c 	.word	0x2000427c

0800b28c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b290:	2201      	movs	r2, #1
 800b292:	490e      	ldr	r1, [pc, #56]	; (800b2cc <MX_USB_HOST_Init+0x40>)
 800b294:	480e      	ldr	r0, [pc, #56]	; (800b2d0 <MX_USB_HOST_Init+0x44>)
 800b296:	f7fb fedf 	bl	8007058 <USBH_Init>
 800b29a:	4603      	mov	r3, r0
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d001      	beq.n	800b2a4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b2a0:	f7f5 fc36 	bl	8000b10 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b2a4:	490b      	ldr	r1, [pc, #44]	; (800b2d4 <MX_USB_HOST_Init+0x48>)
 800b2a6:	480a      	ldr	r0, [pc, #40]	; (800b2d0 <MX_USB_HOST_Init+0x44>)
 800b2a8:	f7fb ff8c 	bl	80071c4 <USBH_RegisterClass>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d001      	beq.n	800b2b6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b2b2:	f7f5 fc2d 	bl	8000b10 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b2b6:	4806      	ldr	r0, [pc, #24]	; (800b2d0 <MX_USB_HOST_Init+0x44>)
 800b2b8:	f7fc f810 	bl	80072dc <USBH_Start>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d001      	beq.n	800b2c6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b2c2:	f7f5 fc25 	bl	8000b10 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b2c6:	bf00      	nop
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	0800b2d9 	.word	0x0800b2d9
 800b2d0:	20004294 	.word	0x20004294
 800b2d4:	20000038 	.word	0x20000038

0800b2d8 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b083      	sub	sp, #12
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b2e4:	78fb      	ldrb	r3, [r7, #3]
 800b2e6:	3b01      	subs	r3, #1
 800b2e8:	2b04      	cmp	r3, #4
 800b2ea:	d819      	bhi.n	800b320 <USBH_UserProcess+0x48>
 800b2ec:	a201      	add	r2, pc, #4	; (adr r2, 800b2f4 <USBH_UserProcess+0x1c>)
 800b2ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2f2:	bf00      	nop
 800b2f4:	0800b321 	.word	0x0800b321
 800b2f8:	0800b311 	.word	0x0800b311
 800b2fc:	0800b321 	.word	0x0800b321
 800b300:	0800b319 	.word	0x0800b319
 800b304:	0800b309 	.word	0x0800b309
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b308:	4b09      	ldr	r3, [pc, #36]	; (800b330 <USBH_UserProcess+0x58>)
 800b30a:	2203      	movs	r2, #3
 800b30c:	701a      	strb	r2, [r3, #0]
  break;
 800b30e:	e008      	b.n	800b322 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b310:	4b07      	ldr	r3, [pc, #28]	; (800b330 <USBH_UserProcess+0x58>)
 800b312:	2202      	movs	r2, #2
 800b314:	701a      	strb	r2, [r3, #0]
  break;
 800b316:	e004      	b.n	800b322 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b318:	4b05      	ldr	r3, [pc, #20]	; (800b330 <USBH_UserProcess+0x58>)
 800b31a:	2201      	movs	r2, #1
 800b31c:	701a      	strb	r2, [r3, #0]
  break;
 800b31e:	e000      	b.n	800b322 <USBH_UserProcess+0x4a>

  default:
  break;
 800b320:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b322:	bf00      	nop
 800b324:	370c      	adds	r7, #12
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr
 800b32e:	bf00      	nop
 800b330:	20004678 	.word	0x20004678

0800b334 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b08a      	sub	sp, #40	; 0x28
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b33c:	f107 0314 	add.w	r3, r7, #20
 800b340:	2200      	movs	r2, #0
 800b342:	601a      	str	r2, [r3, #0]
 800b344:	605a      	str	r2, [r3, #4]
 800b346:	609a      	str	r2, [r3, #8]
 800b348:	60da      	str	r2, [r3, #12]
 800b34a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b354:	d147      	bne.n	800b3e6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b356:	2300      	movs	r3, #0
 800b358:	613b      	str	r3, [r7, #16]
 800b35a:	4b25      	ldr	r3, [pc, #148]	; (800b3f0 <HAL_HCD_MspInit+0xbc>)
 800b35c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b35e:	4a24      	ldr	r2, [pc, #144]	; (800b3f0 <HAL_HCD_MspInit+0xbc>)
 800b360:	f043 0301 	orr.w	r3, r3, #1
 800b364:	6313      	str	r3, [r2, #48]	; 0x30
 800b366:	4b22      	ldr	r3, [pc, #136]	; (800b3f0 <HAL_HCD_MspInit+0xbc>)
 800b368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b36a:	f003 0301 	and.w	r3, r3, #1
 800b36e:	613b      	str	r3, [r7, #16]
 800b370:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b372:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b378:	2300      	movs	r3, #0
 800b37a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b37c:	2300      	movs	r3, #0
 800b37e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b380:	f107 0314 	add.w	r3, r7, #20
 800b384:	4619      	mov	r1, r3
 800b386:	481b      	ldr	r0, [pc, #108]	; (800b3f4 <HAL_HCD_MspInit+0xc0>)
 800b388:	f7f6 f8ca 	bl	8001520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b38c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800b390:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b392:	2302      	movs	r3, #2
 800b394:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b396:	2300      	movs	r3, #0
 800b398:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b39a:	2300      	movs	r3, #0
 800b39c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b39e:	230a      	movs	r3, #10
 800b3a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b3a2:	f107 0314 	add.w	r3, r7, #20
 800b3a6:	4619      	mov	r1, r3
 800b3a8:	4812      	ldr	r0, [pc, #72]	; (800b3f4 <HAL_HCD_MspInit+0xc0>)
 800b3aa:	f7f6 f8b9 	bl	8001520 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b3ae:	4b10      	ldr	r3, [pc, #64]	; (800b3f0 <HAL_HCD_MspInit+0xbc>)
 800b3b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3b2:	4a0f      	ldr	r2, [pc, #60]	; (800b3f0 <HAL_HCD_MspInit+0xbc>)
 800b3b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3b8:	6353      	str	r3, [r2, #52]	; 0x34
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	60fb      	str	r3, [r7, #12]
 800b3be:	4b0c      	ldr	r3, [pc, #48]	; (800b3f0 <HAL_HCD_MspInit+0xbc>)
 800b3c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3c2:	4a0b      	ldr	r2, [pc, #44]	; (800b3f0 <HAL_HCD_MspInit+0xbc>)
 800b3c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b3c8:	6453      	str	r3, [r2, #68]	; 0x44
 800b3ca:	4b09      	ldr	r3, [pc, #36]	; (800b3f0 <HAL_HCD_MspInit+0xbc>)
 800b3cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b3d2:	60fb      	str	r3, [r7, #12]
 800b3d4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	2105      	movs	r1, #5
 800b3da:	2043      	movs	r0, #67	; 0x43
 800b3dc:	f7f6 f876 	bl	80014cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b3e0:	2043      	movs	r0, #67	; 0x43
 800b3e2:	f7f6 f88f 	bl	8001504 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b3e6:	bf00      	nop
 800b3e8:	3728      	adds	r7, #40	; 0x28
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop
 800b3f0:	40023800 	.word	0x40023800
 800b3f4:	40020000 	.word	0x40020000

0800b3f8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b406:	4618      	mov	r0, r3
 800b408:	f7fc fc1f 	bl	8007c4a <USBH_LL_IncTimer>
}
 800b40c:	bf00      	nop
 800b40e:	3708      	adds	r7, #8
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b082      	sub	sp, #8
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b422:	4618      	mov	r0, r3
 800b424:	f7fc fc63 	bl	8007cee <USBH_LL_Connect>
}
 800b428:	bf00      	nop
 800b42a:	3708      	adds	r7, #8
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b082      	sub	sp, #8
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b43e:	4618      	mov	r0, r3
 800b440:	f7fc fc78 	bl	8007d34 <USBH_LL_Disconnect>
}
 800b444:	bf00      	nop
 800b446:	3708      	adds	r7, #8
 800b448:	46bd      	mov	sp, r7
 800b44a:	bd80      	pop	{r7, pc}

0800b44c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b082      	sub	sp, #8
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	460b      	mov	r3, r1
 800b456:	70fb      	strb	r3, [r7, #3]
 800b458:	4613      	mov	r3, r2
 800b45a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b462:	4618      	mov	r0, r3
 800b464:	f7fc fcad 	bl	8007dc2 <USBH_LL_NotifyURBChange>
#endif
}
 800b468:	bf00      	nop
 800b46a:	3708      	adds	r7, #8
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b47e:	4618      	mov	r0, r3
 800b480:	f7fc fc0d 	bl	8007c9e <USBH_LL_PortEnabled>
}
 800b484:	bf00      	nop
 800b486:	3708      	adds	r7, #8
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}

0800b48c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b082      	sub	sp, #8
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b49a:	4618      	mov	r0, r3
 800b49c:	f7fc fc19 	bl	8007cd2 <USBH_LL_PortDisabled>
}
 800b4a0:	bf00      	nop
 800b4a2:	3708      	adds	r7, #8
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}

0800b4a8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b082      	sub	sp, #8
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b4b6:	2b01      	cmp	r3, #1
 800b4b8:	d12a      	bne.n	800b510 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b4ba:	4a18      	ldr	r2, [pc, #96]	; (800b51c <USBH_LL_Init+0x74>)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4a15      	ldr	r2, [pc, #84]	; (800b51c <USBH_LL_Init+0x74>)
 800b4c6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b4ca:	4b14      	ldr	r3, [pc, #80]	; (800b51c <USBH_LL_Init+0x74>)
 800b4cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b4d0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b4d2:	4b12      	ldr	r3, [pc, #72]	; (800b51c <USBH_LL_Init+0x74>)
 800b4d4:	2208      	movs	r2, #8
 800b4d6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b4d8:	4b10      	ldr	r3, [pc, #64]	; (800b51c <USBH_LL_Init+0x74>)
 800b4da:	2201      	movs	r2, #1
 800b4dc:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b4de:	4b0f      	ldr	r3, [pc, #60]	; (800b51c <USBH_LL_Init+0x74>)
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b4e4:	4b0d      	ldr	r3, [pc, #52]	; (800b51c <USBH_LL_Init+0x74>)
 800b4e6:	2202      	movs	r2, #2
 800b4e8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b4ea:	4b0c      	ldr	r3, [pc, #48]	; (800b51c <USBH_LL_Init+0x74>)
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b4f0:	480a      	ldr	r0, [pc, #40]	; (800b51c <USBH_LL_Init+0x74>)
 800b4f2:	f7f6 f9ca 	bl	800188a <HAL_HCD_Init>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d001      	beq.n	800b500 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b4fc:	f7f5 fb08 	bl	8000b10 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b500:	4806      	ldr	r0, [pc, #24]	; (800b51c <USBH_LL_Init+0x74>)
 800b502:	f7f6 fdae 	bl	8002062 <HAL_HCD_GetCurrentFrame>
 800b506:	4603      	mov	r3, r0
 800b508:	4619      	mov	r1, r3
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f7fc fb8e 	bl	8007c2c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b510:	2300      	movs	r3, #0
}
 800b512:	4618      	mov	r0, r3
 800b514:	3708      	adds	r7, #8
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}
 800b51a:	bf00      	nop
 800b51c:	2000467c 	.word	0x2000467c

0800b520 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b528:	2300      	movs	r3, #0
 800b52a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b52c:	2300      	movs	r3, #0
 800b52e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b536:	4618      	mov	r0, r3
 800b538:	f7f6 fd1d 	bl	8001f76 <HAL_HCD_Start>
 800b53c:	4603      	mov	r3, r0
 800b53e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b540:	7bfb      	ldrb	r3, [r7, #15]
 800b542:	4618      	mov	r0, r3
 800b544:	f000 f95c 	bl	800b800 <USBH_Get_USB_Status>
 800b548:	4603      	mov	r3, r0
 800b54a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b54c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b54e:	4618      	mov	r0, r3
 800b550:	3710      	adds	r7, #16
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}

0800b556 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b556:	b580      	push	{r7, lr}
 800b558:	b084      	sub	sp, #16
 800b55a:	af00      	add	r7, sp, #0
 800b55c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b55e:	2300      	movs	r3, #0
 800b560:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b562:	2300      	movs	r3, #0
 800b564:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b56c:	4618      	mov	r0, r3
 800b56e:	f7f6 fd25 	bl	8001fbc <HAL_HCD_Stop>
 800b572:	4603      	mov	r3, r0
 800b574:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b576:	7bfb      	ldrb	r3, [r7, #15]
 800b578:	4618      	mov	r0, r3
 800b57a:	f000 f941 	bl	800b800 <USBH_Get_USB_Status>
 800b57e:	4603      	mov	r3, r0
 800b580:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b582:	7bbb      	ldrb	r3, [r7, #14]
}
 800b584:	4618      	mov	r0, r3
 800b586:	3710      	adds	r7, #16
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b594:	2301      	movs	r3, #1
 800b596:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f7f6 fd6d 	bl	800207e <HAL_HCD_GetCurrentSpeed>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	2b02      	cmp	r3, #2
 800b5a8:	d00c      	beq.n	800b5c4 <USBH_LL_GetSpeed+0x38>
 800b5aa:	2b02      	cmp	r3, #2
 800b5ac:	d80d      	bhi.n	800b5ca <USBH_LL_GetSpeed+0x3e>
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d002      	beq.n	800b5b8 <USBH_LL_GetSpeed+0x2c>
 800b5b2:	2b01      	cmp	r3, #1
 800b5b4:	d003      	beq.n	800b5be <USBH_LL_GetSpeed+0x32>
 800b5b6:	e008      	b.n	800b5ca <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	73fb      	strb	r3, [r7, #15]
    break;
 800b5bc:	e008      	b.n	800b5d0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b5be:	2301      	movs	r3, #1
 800b5c0:	73fb      	strb	r3, [r7, #15]
    break;
 800b5c2:	e005      	b.n	800b5d0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b5c4:	2302      	movs	r3, #2
 800b5c6:	73fb      	strb	r3, [r7, #15]
    break;
 800b5c8:	e002      	b.n	800b5d0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	73fb      	strb	r3, [r7, #15]
    break;
 800b5ce:	bf00      	nop
  }
  return  speed;
 800b5d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3710      	adds	r7, #16
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}

0800b5da <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b5da:	b580      	push	{r7, lr}
 800b5dc:	b084      	sub	sp, #16
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7f6 fd00 	bl	8001ff6 <HAL_HCD_ResetPort>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b5fa:	7bfb      	ldrb	r3, [r7, #15]
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	f000 f8ff 	bl	800b800 <USBH_Get_USB_Status>
 800b602:	4603      	mov	r3, r0
 800b604:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b606:	7bbb      	ldrb	r3, [r7, #14]
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3710      	adds	r7, #16
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}

0800b610 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b082      	sub	sp, #8
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	460b      	mov	r3, r1
 800b61a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b622:	78fa      	ldrb	r2, [r7, #3]
 800b624:	4611      	mov	r1, r2
 800b626:	4618      	mov	r0, r3
 800b628:	f7f6 fd07 	bl	800203a <HAL_HCD_HC_GetXferCount>
 800b62c:	4603      	mov	r3, r0
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3708      	adds	r7, #8
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}

0800b636 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b636:	b590      	push	{r4, r7, lr}
 800b638:	b089      	sub	sp, #36	; 0x24
 800b63a:	af04      	add	r7, sp, #16
 800b63c:	6078      	str	r0, [r7, #4]
 800b63e:	4608      	mov	r0, r1
 800b640:	4611      	mov	r1, r2
 800b642:	461a      	mov	r2, r3
 800b644:	4603      	mov	r3, r0
 800b646:	70fb      	strb	r3, [r7, #3]
 800b648:	460b      	mov	r3, r1
 800b64a:	70bb      	strb	r3, [r7, #2]
 800b64c:	4613      	mov	r3, r2
 800b64e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b650:	2300      	movs	r3, #0
 800b652:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b654:	2300      	movs	r3, #0
 800b656:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b65e:	787c      	ldrb	r4, [r7, #1]
 800b660:	78ba      	ldrb	r2, [r7, #2]
 800b662:	78f9      	ldrb	r1, [r7, #3]
 800b664:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b666:	9302      	str	r3, [sp, #8]
 800b668:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b66c:	9301      	str	r3, [sp, #4]
 800b66e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b672:	9300      	str	r3, [sp, #0]
 800b674:	4623      	mov	r3, r4
 800b676:	f7f6 f96a 	bl	800194e <HAL_HCD_HC_Init>
 800b67a:	4603      	mov	r3, r0
 800b67c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b67e:	7bfb      	ldrb	r3, [r7, #15]
 800b680:	4618      	mov	r0, r3
 800b682:	f000 f8bd 	bl	800b800 <USBH_Get_USB_Status>
 800b686:	4603      	mov	r3, r0
 800b688:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b68a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3714      	adds	r7, #20
 800b690:	46bd      	mov	sp, r7
 800b692:	bd90      	pop	{r4, r7, pc}

0800b694 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b084      	sub	sp, #16
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	460b      	mov	r3, r1
 800b69e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b6ae:	78fa      	ldrb	r2, [r7, #3]
 800b6b0:	4611      	mov	r1, r2
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f7f6 f9da 	bl	8001a6c <HAL_HCD_HC_Halt>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b6bc:	7bfb      	ldrb	r3, [r7, #15]
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f000 f89e 	bl	800b800 <USBH_Get_USB_Status>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3710      	adds	r7, #16
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b6d2:	b590      	push	{r4, r7, lr}
 800b6d4:	b089      	sub	sp, #36	; 0x24
 800b6d6:	af04      	add	r7, sp, #16
 800b6d8:	6078      	str	r0, [r7, #4]
 800b6da:	4608      	mov	r0, r1
 800b6dc:	4611      	mov	r1, r2
 800b6de:	461a      	mov	r2, r3
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	70fb      	strb	r3, [r7, #3]
 800b6e4:	460b      	mov	r3, r1
 800b6e6:	70bb      	strb	r3, [r7, #2]
 800b6e8:	4613      	mov	r3, r2
 800b6ea:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b6fa:	787c      	ldrb	r4, [r7, #1]
 800b6fc:	78ba      	ldrb	r2, [r7, #2]
 800b6fe:	78f9      	ldrb	r1, [r7, #3]
 800b700:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b704:	9303      	str	r3, [sp, #12]
 800b706:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b708:	9302      	str	r3, [sp, #8]
 800b70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b70c:	9301      	str	r3, [sp, #4]
 800b70e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b712:	9300      	str	r3, [sp, #0]
 800b714:	4623      	mov	r3, r4
 800b716:	f7f6 f9cd 	bl	8001ab4 <HAL_HCD_HC_SubmitRequest>
 800b71a:	4603      	mov	r3, r0
 800b71c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b71e:	7bfb      	ldrb	r3, [r7, #15]
 800b720:	4618      	mov	r0, r3
 800b722:	f000 f86d 	bl	800b800 <USBH_Get_USB_Status>
 800b726:	4603      	mov	r3, r0
 800b728:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b72a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3714      	adds	r7, #20
 800b730:	46bd      	mov	sp, r7
 800b732:	bd90      	pop	{r4, r7, pc}

0800b734 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b082      	sub	sp, #8
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	460b      	mov	r3, r1
 800b73e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b746:	78fa      	ldrb	r2, [r7, #3]
 800b748:	4611      	mov	r1, r2
 800b74a:	4618      	mov	r0, r3
 800b74c:	f7f6 fc61 	bl	8002012 <HAL_HCD_HC_GetURBState>
 800b750:	4603      	mov	r3, r0
}
 800b752:	4618      	mov	r0, r3
 800b754:	3708      	adds	r7, #8
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}

0800b75a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b75a:	b580      	push	{r7, lr}
 800b75c:	b082      	sub	sp, #8
 800b75e:	af00      	add	r7, sp, #0
 800b760:	6078      	str	r0, [r7, #4]
 800b762:	460b      	mov	r3, r1
 800b764:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d103      	bne.n	800b778 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b770:	78fb      	ldrb	r3, [r7, #3]
 800b772:	4618      	mov	r0, r3
 800b774:	f000 f870 	bl	800b858 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b778:	20c8      	movs	r0, #200	; 0xc8
 800b77a:	f7f5 fdcb 	bl	8001314 <HAL_Delay>
  return USBH_OK;
 800b77e:	2300      	movs	r3, #0
}
 800b780:	4618      	mov	r0, r3
 800b782:	3708      	adds	r7, #8
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b788:	b480      	push	{r7}
 800b78a:	b085      	sub	sp, #20
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
 800b790:	460b      	mov	r3, r1
 800b792:	70fb      	strb	r3, [r7, #3]
 800b794:	4613      	mov	r3, r2
 800b796:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b79e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b7a0:	78fb      	ldrb	r3, [r7, #3]
 800b7a2:	68fa      	ldr	r2, [r7, #12]
 800b7a4:	212c      	movs	r1, #44	; 0x2c
 800b7a6:	fb01 f303 	mul.w	r3, r1, r3
 800b7aa:	4413      	add	r3, r2
 800b7ac:	333b      	adds	r3, #59	; 0x3b
 800b7ae:	781b      	ldrb	r3, [r3, #0]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d009      	beq.n	800b7c8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b7b4:	78fb      	ldrb	r3, [r7, #3]
 800b7b6:	68fa      	ldr	r2, [r7, #12]
 800b7b8:	212c      	movs	r1, #44	; 0x2c
 800b7ba:	fb01 f303 	mul.w	r3, r1, r3
 800b7be:	4413      	add	r3, r2
 800b7c0:	3354      	adds	r3, #84	; 0x54
 800b7c2:	78ba      	ldrb	r2, [r7, #2]
 800b7c4:	701a      	strb	r2, [r3, #0]
 800b7c6:	e008      	b.n	800b7da <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b7c8:	78fb      	ldrb	r3, [r7, #3]
 800b7ca:	68fa      	ldr	r2, [r7, #12]
 800b7cc:	212c      	movs	r1, #44	; 0x2c
 800b7ce:	fb01 f303 	mul.w	r3, r1, r3
 800b7d2:	4413      	add	r3, r2
 800b7d4:	3355      	adds	r3, #85	; 0x55
 800b7d6:	78ba      	ldrb	r2, [r7, #2]
 800b7d8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b7da:	2300      	movs	r3, #0
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	3714      	adds	r7, #20
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e6:	4770      	bx	lr

0800b7e8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b082      	sub	sp, #8
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f7f5 fd8f 	bl	8001314 <HAL_Delay>
}
 800b7f6:	bf00      	nop
 800b7f8:	3708      	adds	r7, #8
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
	...

0800b800 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b800:	b480      	push	{r7}
 800b802:	b085      	sub	sp, #20
 800b804:	af00      	add	r7, sp, #0
 800b806:	4603      	mov	r3, r0
 800b808:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b80a:	2300      	movs	r3, #0
 800b80c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b80e:	79fb      	ldrb	r3, [r7, #7]
 800b810:	2b03      	cmp	r3, #3
 800b812:	d817      	bhi.n	800b844 <USBH_Get_USB_Status+0x44>
 800b814:	a201      	add	r2, pc, #4	; (adr r2, 800b81c <USBH_Get_USB_Status+0x1c>)
 800b816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b81a:	bf00      	nop
 800b81c:	0800b82d 	.word	0x0800b82d
 800b820:	0800b833 	.word	0x0800b833
 800b824:	0800b839 	.word	0x0800b839
 800b828:	0800b83f 	.word	0x0800b83f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b82c:	2300      	movs	r3, #0
 800b82e:	73fb      	strb	r3, [r7, #15]
    break;
 800b830:	e00b      	b.n	800b84a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b832:	2302      	movs	r3, #2
 800b834:	73fb      	strb	r3, [r7, #15]
    break;
 800b836:	e008      	b.n	800b84a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b838:	2301      	movs	r3, #1
 800b83a:	73fb      	strb	r3, [r7, #15]
    break;
 800b83c:	e005      	b.n	800b84a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b83e:	2302      	movs	r3, #2
 800b840:	73fb      	strb	r3, [r7, #15]
    break;
 800b842:	e002      	b.n	800b84a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b844:	2302      	movs	r3, #2
 800b846:	73fb      	strb	r3, [r7, #15]
    break;
 800b848:	bf00      	nop
  }
  return usb_status;
 800b84a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3714      	adds	r7, #20
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr

0800b858 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b084      	sub	sp, #16
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	4603      	mov	r3, r0
 800b860:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b862:	79fb      	ldrb	r3, [r7, #7]
 800b864:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b866:	79fb      	ldrb	r3, [r7, #7]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d102      	bne.n	800b872 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b86c:	2300      	movs	r3, #0
 800b86e:	73fb      	strb	r3, [r7, #15]
 800b870:	e001      	b.n	800b876 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b872:	2301      	movs	r3, #1
 800b874:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b876:	7bfb      	ldrb	r3, [r7, #15]
 800b878:	461a      	mov	r2, r3
 800b87a:	2101      	movs	r1, #1
 800b87c:	4803      	ldr	r0, [pc, #12]	; (800b88c <MX_DriverVbusFS+0x34>)
 800b87e:	f7f5 ffeb 	bl	8001858 <HAL_GPIO_WritePin>
}
 800b882:	bf00      	nop
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
 800b88a:	bf00      	nop
 800b88c:	40020800 	.word	0x40020800

0800b890 <__errno>:
 800b890:	4b01      	ldr	r3, [pc, #4]	; (800b898 <__errno+0x8>)
 800b892:	6818      	ldr	r0, [r3, #0]
 800b894:	4770      	bx	lr
 800b896:	bf00      	nop
 800b898:	2000005c 	.word	0x2000005c

0800b89c <__libc_init_array>:
 800b89c:	b570      	push	{r4, r5, r6, lr}
 800b89e:	4d0d      	ldr	r5, [pc, #52]	; (800b8d4 <__libc_init_array+0x38>)
 800b8a0:	4c0d      	ldr	r4, [pc, #52]	; (800b8d8 <__libc_init_array+0x3c>)
 800b8a2:	1b64      	subs	r4, r4, r5
 800b8a4:	10a4      	asrs	r4, r4, #2
 800b8a6:	2600      	movs	r6, #0
 800b8a8:	42a6      	cmp	r6, r4
 800b8aa:	d109      	bne.n	800b8c0 <__libc_init_array+0x24>
 800b8ac:	4d0b      	ldr	r5, [pc, #44]	; (800b8dc <__libc_init_array+0x40>)
 800b8ae:	4c0c      	ldr	r4, [pc, #48]	; (800b8e0 <__libc_init_array+0x44>)
 800b8b0:	f000 f9a6 	bl	800bc00 <_init>
 800b8b4:	1b64      	subs	r4, r4, r5
 800b8b6:	10a4      	asrs	r4, r4, #2
 800b8b8:	2600      	movs	r6, #0
 800b8ba:	42a6      	cmp	r6, r4
 800b8bc:	d105      	bne.n	800b8ca <__libc_init_array+0x2e>
 800b8be:	bd70      	pop	{r4, r5, r6, pc}
 800b8c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8c4:	4798      	blx	r3
 800b8c6:	3601      	adds	r6, #1
 800b8c8:	e7ee      	b.n	800b8a8 <__libc_init_array+0xc>
 800b8ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8ce:	4798      	blx	r3
 800b8d0:	3601      	adds	r6, #1
 800b8d2:	e7f2      	b.n	800b8ba <__libc_init_array+0x1e>
 800b8d4:	0800bd7c 	.word	0x0800bd7c
 800b8d8:	0800bd7c 	.word	0x0800bd7c
 800b8dc:	0800bd7c 	.word	0x0800bd7c
 800b8e0:	0800bd80 	.word	0x0800bd80

0800b8e4 <__retarget_lock_acquire_recursive>:
 800b8e4:	4770      	bx	lr

0800b8e6 <__retarget_lock_release_recursive>:
 800b8e6:	4770      	bx	lr

0800b8e8 <malloc>:
 800b8e8:	4b02      	ldr	r3, [pc, #8]	; (800b8f4 <malloc+0xc>)
 800b8ea:	4601      	mov	r1, r0
 800b8ec:	6818      	ldr	r0, [r3, #0]
 800b8ee:	f000 b88d 	b.w	800ba0c <_malloc_r>
 800b8f2:	bf00      	nop
 800b8f4:	2000005c 	.word	0x2000005c

0800b8f8 <free>:
 800b8f8:	4b02      	ldr	r3, [pc, #8]	; (800b904 <free+0xc>)
 800b8fa:	4601      	mov	r1, r0
 800b8fc:	6818      	ldr	r0, [r3, #0]
 800b8fe:	f000 b819 	b.w	800b934 <_free_r>
 800b902:	bf00      	nop
 800b904:	2000005c 	.word	0x2000005c

0800b908 <memcpy>:
 800b908:	440a      	add	r2, r1
 800b90a:	4291      	cmp	r1, r2
 800b90c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b910:	d100      	bne.n	800b914 <memcpy+0xc>
 800b912:	4770      	bx	lr
 800b914:	b510      	push	{r4, lr}
 800b916:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b91a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b91e:	4291      	cmp	r1, r2
 800b920:	d1f9      	bne.n	800b916 <memcpy+0xe>
 800b922:	bd10      	pop	{r4, pc}

0800b924 <memset>:
 800b924:	4402      	add	r2, r0
 800b926:	4603      	mov	r3, r0
 800b928:	4293      	cmp	r3, r2
 800b92a:	d100      	bne.n	800b92e <memset+0xa>
 800b92c:	4770      	bx	lr
 800b92e:	f803 1b01 	strb.w	r1, [r3], #1
 800b932:	e7f9      	b.n	800b928 <memset+0x4>

0800b934 <_free_r>:
 800b934:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b936:	2900      	cmp	r1, #0
 800b938:	d044      	beq.n	800b9c4 <_free_r+0x90>
 800b93a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b93e:	9001      	str	r0, [sp, #4]
 800b940:	2b00      	cmp	r3, #0
 800b942:	f1a1 0404 	sub.w	r4, r1, #4
 800b946:	bfb8      	it	lt
 800b948:	18e4      	addlt	r4, r4, r3
 800b94a:	f000 f94d 	bl	800bbe8 <__malloc_lock>
 800b94e:	4a1e      	ldr	r2, [pc, #120]	; (800b9c8 <_free_r+0x94>)
 800b950:	9801      	ldr	r0, [sp, #4]
 800b952:	6813      	ldr	r3, [r2, #0]
 800b954:	b933      	cbnz	r3, 800b964 <_free_r+0x30>
 800b956:	6063      	str	r3, [r4, #4]
 800b958:	6014      	str	r4, [r2, #0]
 800b95a:	b003      	add	sp, #12
 800b95c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b960:	f000 b948 	b.w	800bbf4 <__malloc_unlock>
 800b964:	42a3      	cmp	r3, r4
 800b966:	d908      	bls.n	800b97a <_free_r+0x46>
 800b968:	6825      	ldr	r5, [r4, #0]
 800b96a:	1961      	adds	r1, r4, r5
 800b96c:	428b      	cmp	r3, r1
 800b96e:	bf01      	itttt	eq
 800b970:	6819      	ldreq	r1, [r3, #0]
 800b972:	685b      	ldreq	r3, [r3, #4]
 800b974:	1949      	addeq	r1, r1, r5
 800b976:	6021      	streq	r1, [r4, #0]
 800b978:	e7ed      	b.n	800b956 <_free_r+0x22>
 800b97a:	461a      	mov	r2, r3
 800b97c:	685b      	ldr	r3, [r3, #4]
 800b97e:	b10b      	cbz	r3, 800b984 <_free_r+0x50>
 800b980:	42a3      	cmp	r3, r4
 800b982:	d9fa      	bls.n	800b97a <_free_r+0x46>
 800b984:	6811      	ldr	r1, [r2, #0]
 800b986:	1855      	adds	r5, r2, r1
 800b988:	42a5      	cmp	r5, r4
 800b98a:	d10b      	bne.n	800b9a4 <_free_r+0x70>
 800b98c:	6824      	ldr	r4, [r4, #0]
 800b98e:	4421      	add	r1, r4
 800b990:	1854      	adds	r4, r2, r1
 800b992:	42a3      	cmp	r3, r4
 800b994:	6011      	str	r1, [r2, #0]
 800b996:	d1e0      	bne.n	800b95a <_free_r+0x26>
 800b998:	681c      	ldr	r4, [r3, #0]
 800b99a:	685b      	ldr	r3, [r3, #4]
 800b99c:	6053      	str	r3, [r2, #4]
 800b99e:	4421      	add	r1, r4
 800b9a0:	6011      	str	r1, [r2, #0]
 800b9a2:	e7da      	b.n	800b95a <_free_r+0x26>
 800b9a4:	d902      	bls.n	800b9ac <_free_r+0x78>
 800b9a6:	230c      	movs	r3, #12
 800b9a8:	6003      	str	r3, [r0, #0]
 800b9aa:	e7d6      	b.n	800b95a <_free_r+0x26>
 800b9ac:	6825      	ldr	r5, [r4, #0]
 800b9ae:	1961      	adds	r1, r4, r5
 800b9b0:	428b      	cmp	r3, r1
 800b9b2:	bf04      	itt	eq
 800b9b4:	6819      	ldreq	r1, [r3, #0]
 800b9b6:	685b      	ldreq	r3, [r3, #4]
 800b9b8:	6063      	str	r3, [r4, #4]
 800b9ba:	bf04      	itt	eq
 800b9bc:	1949      	addeq	r1, r1, r5
 800b9be:	6021      	streq	r1, [r4, #0]
 800b9c0:	6054      	str	r4, [r2, #4]
 800b9c2:	e7ca      	b.n	800b95a <_free_r+0x26>
 800b9c4:	b003      	add	sp, #12
 800b9c6:	bd30      	pop	{r4, r5, pc}
 800b9c8:	20004984 	.word	0x20004984

0800b9cc <sbrk_aligned>:
 800b9cc:	b570      	push	{r4, r5, r6, lr}
 800b9ce:	4e0e      	ldr	r6, [pc, #56]	; (800ba08 <sbrk_aligned+0x3c>)
 800b9d0:	460c      	mov	r4, r1
 800b9d2:	6831      	ldr	r1, [r6, #0]
 800b9d4:	4605      	mov	r5, r0
 800b9d6:	b911      	cbnz	r1, 800b9de <sbrk_aligned+0x12>
 800b9d8:	f000 f8f6 	bl	800bbc8 <_sbrk_r>
 800b9dc:	6030      	str	r0, [r6, #0]
 800b9de:	4621      	mov	r1, r4
 800b9e0:	4628      	mov	r0, r5
 800b9e2:	f000 f8f1 	bl	800bbc8 <_sbrk_r>
 800b9e6:	1c43      	adds	r3, r0, #1
 800b9e8:	d00a      	beq.n	800ba00 <sbrk_aligned+0x34>
 800b9ea:	1cc4      	adds	r4, r0, #3
 800b9ec:	f024 0403 	bic.w	r4, r4, #3
 800b9f0:	42a0      	cmp	r0, r4
 800b9f2:	d007      	beq.n	800ba04 <sbrk_aligned+0x38>
 800b9f4:	1a21      	subs	r1, r4, r0
 800b9f6:	4628      	mov	r0, r5
 800b9f8:	f000 f8e6 	bl	800bbc8 <_sbrk_r>
 800b9fc:	3001      	adds	r0, #1
 800b9fe:	d101      	bne.n	800ba04 <sbrk_aligned+0x38>
 800ba00:	f04f 34ff 	mov.w	r4, #4294967295
 800ba04:	4620      	mov	r0, r4
 800ba06:	bd70      	pop	{r4, r5, r6, pc}
 800ba08:	20004988 	.word	0x20004988

0800ba0c <_malloc_r>:
 800ba0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba10:	1ccd      	adds	r5, r1, #3
 800ba12:	f025 0503 	bic.w	r5, r5, #3
 800ba16:	3508      	adds	r5, #8
 800ba18:	2d0c      	cmp	r5, #12
 800ba1a:	bf38      	it	cc
 800ba1c:	250c      	movcc	r5, #12
 800ba1e:	2d00      	cmp	r5, #0
 800ba20:	4607      	mov	r7, r0
 800ba22:	db01      	blt.n	800ba28 <_malloc_r+0x1c>
 800ba24:	42a9      	cmp	r1, r5
 800ba26:	d905      	bls.n	800ba34 <_malloc_r+0x28>
 800ba28:	230c      	movs	r3, #12
 800ba2a:	603b      	str	r3, [r7, #0]
 800ba2c:	2600      	movs	r6, #0
 800ba2e:	4630      	mov	r0, r6
 800ba30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba34:	4e2e      	ldr	r6, [pc, #184]	; (800baf0 <_malloc_r+0xe4>)
 800ba36:	f000 f8d7 	bl	800bbe8 <__malloc_lock>
 800ba3a:	6833      	ldr	r3, [r6, #0]
 800ba3c:	461c      	mov	r4, r3
 800ba3e:	bb34      	cbnz	r4, 800ba8e <_malloc_r+0x82>
 800ba40:	4629      	mov	r1, r5
 800ba42:	4638      	mov	r0, r7
 800ba44:	f7ff ffc2 	bl	800b9cc <sbrk_aligned>
 800ba48:	1c43      	adds	r3, r0, #1
 800ba4a:	4604      	mov	r4, r0
 800ba4c:	d14d      	bne.n	800baea <_malloc_r+0xde>
 800ba4e:	6834      	ldr	r4, [r6, #0]
 800ba50:	4626      	mov	r6, r4
 800ba52:	2e00      	cmp	r6, #0
 800ba54:	d140      	bne.n	800bad8 <_malloc_r+0xcc>
 800ba56:	6823      	ldr	r3, [r4, #0]
 800ba58:	4631      	mov	r1, r6
 800ba5a:	4638      	mov	r0, r7
 800ba5c:	eb04 0803 	add.w	r8, r4, r3
 800ba60:	f000 f8b2 	bl	800bbc8 <_sbrk_r>
 800ba64:	4580      	cmp	r8, r0
 800ba66:	d13a      	bne.n	800bade <_malloc_r+0xd2>
 800ba68:	6821      	ldr	r1, [r4, #0]
 800ba6a:	3503      	adds	r5, #3
 800ba6c:	1a6d      	subs	r5, r5, r1
 800ba6e:	f025 0503 	bic.w	r5, r5, #3
 800ba72:	3508      	adds	r5, #8
 800ba74:	2d0c      	cmp	r5, #12
 800ba76:	bf38      	it	cc
 800ba78:	250c      	movcc	r5, #12
 800ba7a:	4629      	mov	r1, r5
 800ba7c:	4638      	mov	r0, r7
 800ba7e:	f7ff ffa5 	bl	800b9cc <sbrk_aligned>
 800ba82:	3001      	adds	r0, #1
 800ba84:	d02b      	beq.n	800bade <_malloc_r+0xd2>
 800ba86:	6823      	ldr	r3, [r4, #0]
 800ba88:	442b      	add	r3, r5
 800ba8a:	6023      	str	r3, [r4, #0]
 800ba8c:	e00e      	b.n	800baac <_malloc_r+0xa0>
 800ba8e:	6822      	ldr	r2, [r4, #0]
 800ba90:	1b52      	subs	r2, r2, r5
 800ba92:	d41e      	bmi.n	800bad2 <_malloc_r+0xc6>
 800ba94:	2a0b      	cmp	r2, #11
 800ba96:	d916      	bls.n	800bac6 <_malloc_r+0xba>
 800ba98:	1961      	adds	r1, r4, r5
 800ba9a:	42a3      	cmp	r3, r4
 800ba9c:	6025      	str	r5, [r4, #0]
 800ba9e:	bf18      	it	ne
 800baa0:	6059      	strne	r1, [r3, #4]
 800baa2:	6863      	ldr	r3, [r4, #4]
 800baa4:	bf08      	it	eq
 800baa6:	6031      	streq	r1, [r6, #0]
 800baa8:	5162      	str	r2, [r4, r5]
 800baaa:	604b      	str	r3, [r1, #4]
 800baac:	4638      	mov	r0, r7
 800baae:	f104 060b 	add.w	r6, r4, #11
 800bab2:	f000 f89f 	bl	800bbf4 <__malloc_unlock>
 800bab6:	f026 0607 	bic.w	r6, r6, #7
 800baba:	1d23      	adds	r3, r4, #4
 800babc:	1af2      	subs	r2, r6, r3
 800babe:	d0b6      	beq.n	800ba2e <_malloc_r+0x22>
 800bac0:	1b9b      	subs	r3, r3, r6
 800bac2:	50a3      	str	r3, [r4, r2]
 800bac4:	e7b3      	b.n	800ba2e <_malloc_r+0x22>
 800bac6:	6862      	ldr	r2, [r4, #4]
 800bac8:	42a3      	cmp	r3, r4
 800baca:	bf0c      	ite	eq
 800bacc:	6032      	streq	r2, [r6, #0]
 800bace:	605a      	strne	r2, [r3, #4]
 800bad0:	e7ec      	b.n	800baac <_malloc_r+0xa0>
 800bad2:	4623      	mov	r3, r4
 800bad4:	6864      	ldr	r4, [r4, #4]
 800bad6:	e7b2      	b.n	800ba3e <_malloc_r+0x32>
 800bad8:	4634      	mov	r4, r6
 800bada:	6876      	ldr	r6, [r6, #4]
 800badc:	e7b9      	b.n	800ba52 <_malloc_r+0x46>
 800bade:	230c      	movs	r3, #12
 800bae0:	603b      	str	r3, [r7, #0]
 800bae2:	4638      	mov	r0, r7
 800bae4:	f000 f886 	bl	800bbf4 <__malloc_unlock>
 800bae8:	e7a1      	b.n	800ba2e <_malloc_r+0x22>
 800baea:	6025      	str	r5, [r4, #0]
 800baec:	e7de      	b.n	800baac <_malloc_r+0xa0>
 800baee:	bf00      	nop
 800baf0:	20004984 	.word	0x20004984

0800baf4 <cleanup_glue>:
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	460c      	mov	r4, r1
 800baf8:	6809      	ldr	r1, [r1, #0]
 800bafa:	4605      	mov	r5, r0
 800bafc:	b109      	cbz	r1, 800bb02 <cleanup_glue+0xe>
 800bafe:	f7ff fff9 	bl	800baf4 <cleanup_glue>
 800bb02:	4621      	mov	r1, r4
 800bb04:	4628      	mov	r0, r5
 800bb06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb0a:	f7ff bf13 	b.w	800b934 <_free_r>
	...

0800bb10 <_reclaim_reent>:
 800bb10:	4b2c      	ldr	r3, [pc, #176]	; (800bbc4 <_reclaim_reent+0xb4>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	4283      	cmp	r3, r0
 800bb16:	b570      	push	{r4, r5, r6, lr}
 800bb18:	4604      	mov	r4, r0
 800bb1a:	d051      	beq.n	800bbc0 <_reclaim_reent+0xb0>
 800bb1c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bb1e:	b143      	cbz	r3, 800bb32 <_reclaim_reent+0x22>
 800bb20:	68db      	ldr	r3, [r3, #12]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d14a      	bne.n	800bbbc <_reclaim_reent+0xac>
 800bb26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb28:	6819      	ldr	r1, [r3, #0]
 800bb2a:	b111      	cbz	r1, 800bb32 <_reclaim_reent+0x22>
 800bb2c:	4620      	mov	r0, r4
 800bb2e:	f7ff ff01 	bl	800b934 <_free_r>
 800bb32:	6961      	ldr	r1, [r4, #20]
 800bb34:	b111      	cbz	r1, 800bb3c <_reclaim_reent+0x2c>
 800bb36:	4620      	mov	r0, r4
 800bb38:	f7ff fefc 	bl	800b934 <_free_r>
 800bb3c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bb3e:	b111      	cbz	r1, 800bb46 <_reclaim_reent+0x36>
 800bb40:	4620      	mov	r0, r4
 800bb42:	f7ff fef7 	bl	800b934 <_free_r>
 800bb46:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bb48:	b111      	cbz	r1, 800bb50 <_reclaim_reent+0x40>
 800bb4a:	4620      	mov	r0, r4
 800bb4c:	f7ff fef2 	bl	800b934 <_free_r>
 800bb50:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bb52:	b111      	cbz	r1, 800bb5a <_reclaim_reent+0x4a>
 800bb54:	4620      	mov	r0, r4
 800bb56:	f7ff feed 	bl	800b934 <_free_r>
 800bb5a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bb5c:	b111      	cbz	r1, 800bb64 <_reclaim_reent+0x54>
 800bb5e:	4620      	mov	r0, r4
 800bb60:	f7ff fee8 	bl	800b934 <_free_r>
 800bb64:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bb66:	b111      	cbz	r1, 800bb6e <_reclaim_reent+0x5e>
 800bb68:	4620      	mov	r0, r4
 800bb6a:	f7ff fee3 	bl	800b934 <_free_r>
 800bb6e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bb70:	b111      	cbz	r1, 800bb78 <_reclaim_reent+0x68>
 800bb72:	4620      	mov	r0, r4
 800bb74:	f7ff fede 	bl	800b934 <_free_r>
 800bb78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb7a:	b111      	cbz	r1, 800bb82 <_reclaim_reent+0x72>
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	f7ff fed9 	bl	800b934 <_free_r>
 800bb82:	69a3      	ldr	r3, [r4, #24]
 800bb84:	b1e3      	cbz	r3, 800bbc0 <_reclaim_reent+0xb0>
 800bb86:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bb88:	4620      	mov	r0, r4
 800bb8a:	4798      	blx	r3
 800bb8c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bb8e:	b1b9      	cbz	r1, 800bbc0 <_reclaim_reent+0xb0>
 800bb90:	4620      	mov	r0, r4
 800bb92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bb96:	f7ff bfad 	b.w	800baf4 <cleanup_glue>
 800bb9a:	5949      	ldr	r1, [r1, r5]
 800bb9c:	b941      	cbnz	r1, 800bbb0 <_reclaim_reent+0xa0>
 800bb9e:	3504      	adds	r5, #4
 800bba0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bba2:	2d80      	cmp	r5, #128	; 0x80
 800bba4:	68d9      	ldr	r1, [r3, #12]
 800bba6:	d1f8      	bne.n	800bb9a <_reclaim_reent+0x8a>
 800bba8:	4620      	mov	r0, r4
 800bbaa:	f7ff fec3 	bl	800b934 <_free_r>
 800bbae:	e7ba      	b.n	800bb26 <_reclaim_reent+0x16>
 800bbb0:	680e      	ldr	r6, [r1, #0]
 800bbb2:	4620      	mov	r0, r4
 800bbb4:	f7ff febe 	bl	800b934 <_free_r>
 800bbb8:	4631      	mov	r1, r6
 800bbba:	e7ef      	b.n	800bb9c <_reclaim_reent+0x8c>
 800bbbc:	2500      	movs	r5, #0
 800bbbe:	e7ef      	b.n	800bba0 <_reclaim_reent+0x90>
 800bbc0:	bd70      	pop	{r4, r5, r6, pc}
 800bbc2:	bf00      	nop
 800bbc4:	2000005c 	.word	0x2000005c

0800bbc8 <_sbrk_r>:
 800bbc8:	b538      	push	{r3, r4, r5, lr}
 800bbca:	4d06      	ldr	r5, [pc, #24]	; (800bbe4 <_sbrk_r+0x1c>)
 800bbcc:	2300      	movs	r3, #0
 800bbce:	4604      	mov	r4, r0
 800bbd0:	4608      	mov	r0, r1
 800bbd2:	602b      	str	r3, [r5, #0]
 800bbd4:	f7f5 faea 	bl	80011ac <_sbrk>
 800bbd8:	1c43      	adds	r3, r0, #1
 800bbda:	d102      	bne.n	800bbe2 <_sbrk_r+0x1a>
 800bbdc:	682b      	ldr	r3, [r5, #0]
 800bbde:	b103      	cbz	r3, 800bbe2 <_sbrk_r+0x1a>
 800bbe0:	6023      	str	r3, [r4, #0]
 800bbe2:	bd38      	pop	{r3, r4, r5, pc}
 800bbe4:	2000498c 	.word	0x2000498c

0800bbe8 <__malloc_lock>:
 800bbe8:	4801      	ldr	r0, [pc, #4]	; (800bbf0 <__malloc_lock+0x8>)
 800bbea:	f7ff be7b 	b.w	800b8e4 <__retarget_lock_acquire_recursive>
 800bbee:	bf00      	nop
 800bbf0:	20004980 	.word	0x20004980

0800bbf4 <__malloc_unlock>:
 800bbf4:	4801      	ldr	r0, [pc, #4]	; (800bbfc <__malloc_unlock+0x8>)
 800bbf6:	f7ff be76 	b.w	800b8e6 <__retarget_lock_release_recursive>
 800bbfa:	bf00      	nop
 800bbfc:	20004980 	.word	0x20004980

0800bc00 <_init>:
 800bc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc02:	bf00      	nop
 800bc04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc06:	bc08      	pop	{r3}
 800bc08:	469e      	mov	lr, r3
 800bc0a:	4770      	bx	lr

0800bc0c <_fini>:
 800bc0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc0e:	bf00      	nop
 800bc10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc12:	bc08      	pop	{r3}
 800bc14:	469e      	mov	lr, r3
 800bc16:	4770      	bx	lr
