{"hands_on_practices": [{"introduction": "To effectively use logic gates, we must understand not only their ideal Boolean function but also their real-world electrical behavior. This first practice explores how a standard TTL NAND gate interprets various input conditions, including the common and important case of a 'floating' or unconnected input [@problem_id:1972792]. Mastering this concept is fundamental to building and debugging TTL circuits correctly, preventing unpredictable behavior from unterminated inputs.", "problem": "An electronics student is experimenting with a standard 74-series four-input Transistor-Transistor Logic (TTL) NAND gate. The gate is powered by a supply voltage $V_{CC} = +5.0 \\text{ V}$. For a particular test, the student configures the inputs as follows:\n- Input A is connected to ground (0 V).\n- Input B is also connected to ground (0 V).\n- Input C is connected directly to the power supply, $V_{CC}$.\n- Input D is left entirely unconnected, also known as a \"floating\" input.\n\nIn standard TTL logic, a logic LOW corresponds to a voltage near 0 V, and a logic HIGH corresponds to a voltage significantly above ground, typically greater than 2.4 V. Based on the fundamental principles of the TTL input stage, what is the resulting logical state of the gate's output?\n\nA. The output is stuck in a high-impedance state.\n\nB. The output is at a logic LOW level.\n\nC. The output is at a logic HIGH level.\n\nD. The output oscillates unpredictably between HIGH and LOW levels.\n\nE. The state is indeterminate and cannot be predicted without knowing the specific fabrication details of the transistor.", "solution": "Define logical LOW as $0$ and logical HIGH as $1$. A four-input NAND gate implements the Boolean function\n$$\nY=\\overline{A B C D}.\n$$\nGiven the inputs:\n- $A=0$ (grounded),\n- $B=0$ (grounded),\n- $C=1$ (tied to $V_{CC}$),\n- $D$ floating.\n\nIn standard TTL, a floating input is internally biased to be interpreted as a logic HIGH, so we take $D=1$. Compute the product in the NAND argument:\n$$\nA B = 0 \\cdot 0 = 0,\\quad \\Rightarrow \\quad A B C D = 0 \\cdot C \\cdot D = 0.\n$$\nTherefore, the output is\n$$\nY=\\overline{0}=1,\n$$\nwhich is a logic HIGH level. Additionally, a standard 74-series TTL NAND gate uses a totem-pole output stage and is not high-impedance unless explicitly designed as tri-state, so the output is actively driven HIGH rather than indeterminate or oscillatory.", "answer": "$$\\boxed{C}$$", "id": "1972792"}, {"introduction": "After understanding individual gate behavior, the next step is connecting gates to build larger systems. A critical design constraint is 'fan-out,' which dictates how many other gate inputs one output can reliably drive without compromising the logic levels. This exercise focuses on calculating the DC fan-out in the LOW state, a limit determined by the gate's ability to sink current from its loads [@problem_id:1972773], which is often the most restrictive case for standard TTL families.", "problem": "In digital logic design, the fan-out of a logic gate is the maximum number of inputs of other gates in the same logic family that its output can safely drive. This limit is determined by the current sourcing and sinking capabilities of the gate's output.\n\nConsider a system built exclusively with gates from the Schottky Transistor-Transistor Logic (TTL) 74Sxx family. The current specifications for a standard 74Sxx gate are as follows. A positive current value indicates current flowing into the specified terminal, while a negative value indicates current flowing out of the terminal.\n\n-   Maximum HIGH-level input current, $I_{IH(\\max)} = 50 \\, \\mu\\text{A}$\n-   Maximum LOW-level input current, $I_{IL(\\max)} = -2.0 \\text{ mA}$\n-   Maximum HIGH-level output current, $I_{OH(\\max)} = -1.0 \\text{ mA}$\n-   Maximum LOW-level output current, $I_{OL(\\max)} = 20 \\text{ mA}$\n\nDetermine the DC fan-out for the case where the driving gate's output is in the LOW state. The result should be the maximum number of identical 74Sxx gate inputs that a single 74Sxx gate output can drive in this condition. Your answer should be a single integer.", "solution": "When a 74Sxx gate output is in the LOW state, it must sink the currents provided by the inputs of the gates it drives. The relevant current limits are:\n- The maximum LOW-level output current capability of the driver, $I_{OL(\\max)}$, which is the maximum total current the output can sink.\n- The maximum LOW-level input current of each load, $I_{IL(\\max)}$, which is the maximum current an input will source into the LOW-level driver.\n\nBy the given sign convention, $I_{OL(\\max)} = 20\\,\\text{mA}$ (positive, into the output), and $I_{IL(\\max)} = -2.0\\,\\text{mA}$ (negative, out of the input). Therefore, each load contributes a current of magnitude $|I_{IL(\\max)}|$ that must be sunk by the driver.\n\nLet $N$ be the number of identical inputs driven. The DC fan-out in the LOW state is the largest integer $N$ satisfying\n$$\nN\\,|I_{IL(\\max)}| \\leq I_{OL(\\max)}.\n$$\nSolving for $N$ gives\n$$\nN \\leq \\frac{I_{OL(\\max)}}{|I_{IL(\\max)}|}.\n$$\nSubstituting the given values,\n$$\nN \\leq \\frac{20\\,\\text{mA}}{2.0\\,\\text{mA}} = 10.\n$$\nThus, the maximum integer number of inputs that can be driven is\n$$\nN_{\\max} = 10.\n$$", "answer": "$$\\boxed{10}$$", "id": "1972773"}, {"introduction": "In modern digital systems, speed is as important as logical correctness. While DC fan-out ensures a circuit works electrically, dynamic performance is governed by factors like propagation delay, which is influenced by the 'AC fan-out' or capacitive load on an output. This final practice challenges you to determine the maximum number of devices a buffer can drive without exceeding a critical timing specification [@problem_id:1972820], a key skill for ensuring signal integrity in high-speed design.", "problem": "A digital systems engineer is designing a high-speed clock distribution network for a custom-built processing board using a specific family of Transistor-Transistor Logic (TTL) gates. A single clock buffer gate is required to drive the clock inputs of multiple identical logic devices on the board. The performance of the system is critically dependent on maintaining tight timing margins. The added propagation delay in the clock buffer, caused by the capacitive loading of the devices it drives, must be strictly controlled.\n\nAccording to the manufacturer's datasheet, the propagation delay of the clock buffer gate increases linearly with the total load capacitance. The datasheet provides the following parameters:\n- The input capacitance of each driven logic device is $C_{\\text{in}} = 2.5 \\text{ pF}$.\n- The gate's propagation delay is characterized under a standard test load capacitance of $C_{\\text{std}} = 10 \\text{ pF}$.\n- The propagation delay sensitivity to additional capacitance is different for rising and falling edges. For a low-to-high output transition, the sensitivity is $k_{\\text{LH}} = 0.040 \\text{ ns/pF}$. For a high-to-low output transition, it is $k_{\\text{HL}} = 0.055 \\text{ ns/pF}$.\n- The total stray capacitance of the printed circuit board (PCB) traces connecting the buffer to all devices is estimated to be $C_{\\text{stray}} = 15 \\text{ pF}$.\n\nThe design specification mandates that the increase in propagation delay of the buffer gate, relative to its delay under the standard test load $C_{\\text{std}}$, must not exceed $\\Delta t_{p, \\text{max}} = 5.0 \\text{ ns}$ for either transition type (low-to-high or high-to-low).\n\nCalculate the maximum number of logic devices that can be connected to the output of the single clock buffer gate while satisfying this timing constraint.", "solution": "Let $N$ denote the number of identical logic devices driven by the buffer. The total capacitive load at the buffer output is the sum of the PCB stray capacitance and the input capacitances of the $N$ devices:\n$$\nC_{\\text{L}}=C_{\\text{stray}}+N\\,C_{\\text{in}}.\n$$\nThe datasheet states that the increase in propagation delay relative to the standard test load $C_{\\text{std}}$ is linear in the excess capacitance and has different sensitivities for low-to-high (LH) and high-to-low (HL) transitions. Therefore, for each transition type,\n$$\n\\Delta t_{p,\\text{edge}}=k_{\\text{edge}}\\left(C_{\\text{L}}-C_{\\text{std}}\\right),\n$$\nwhere $\\text{edge} \\in \\{\\text{LH},\\text{HL}\\}$. The design constraint requires\n$$\n\\Delta t_{p,\\text{edge}} \\leq \\Delta t_{p,\\text{max}} \\quad \\text{for both LH and HL.}\n$$\nSubstituting $C_{\\text{L}}$ and solving the inequality for $N$ gives\n$$\nk_{\\text{edge}}\\left(C_{\\text{stray}}+N\\,C_{\\text{in}}-C_{\\text{std}}\\right)\\leq \\Delta t_{p,\\text{max}}\n\\;\\;\\Longrightarrow\\;\\;\nN \\leq \\frac{\\Delta t_{p,\\text{max}}/k_{\\text{edge}}+C_{\\text{std}}-C_{\\text{stray}}}{C_{\\text{in}}}.\n$$\nEvaluate this bound for each transition:\n\n1) For HL with $k_{\\text{HL}}=0.055\\ \\text{ns/pF}$:\n$$\n\\frac{\\Delta t_{p,\\text{max}}}{k_{\\text{HL}}}=\\frac{5.0}{0.055}=\\frac{1000}{11},\n$$\n$$\nN \\leq \\frac{\\frac{1000}{11}+10-15}{2.5}\n=\\frac{\\frac{1000}{11}-5}{2.5}\n=\\frac{\\frac{945}{11}}{2.5}\n=\\frac{945}{11}\\cdot\\frac{2}{5}\n=\\frac{378}{11}\\approx 34.3636\\ldots\n$$\n\n2) For LH with $k_{\\text{LH}}=0.040\\ \\text{ns/pF}$:\n$$\n\\frac{\\Delta t_{p,\\text{max}}}{k_{\\text{LH}}}=\\frac{5.0}{0.040}=125,\n$$\n$$\nN \\leq \\frac{125+10-15}{2.5}=\\frac{120}{2.5}=48.\n$$\nBoth constraints must be met, so the permissible $N$ is the minimum of the two bounds, and since $N$ must be an integer,\n$$\nN_{\\text{max}}=\\left\\lfloor \\min\\left\\{48,\\frac{378}{11}\\right\\}\\right\\rfloor=\\left\\lfloor \\frac{378}{11}\\right\\rfloor=34.\n$$\nThus, at most $34$ devices can be driven while satisfying the timing constraint for both transitions.", "answer": "$$\\boxed{34}$$", "id": "1972820"}]}