
luz_temp_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bbc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08005cc8  08005cc8  00015cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005dd4  08005dd4  000200f4  2**0
                  CONTENTS
  4 .ARM          00000000  08005dd4  08005dd4  000200f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005dd4  08005dd4  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005dd4  08005dd4  00015dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005dd8  08005dd8  00015dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  08005ddc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  200000f4  08005ed0  000200f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  08005ed0  00020324  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013530  00000000  00000000  0002011d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036e1  00000000  00000000  0003364d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b8  00000000  00000000  00036d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001200  00000000  00000000  000380e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017122  00000000  00000000  000392e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016dfa  00000000  00000000  0005040a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b5f0  00000000  00000000  00067204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e27f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a0  00000000  00000000  000e2844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000f4 	.word	0x200000f4
 8000128:	00000000 	.word	0x00000000
 800012c:	08005cb0 	.word	0x08005cb0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000f8 	.word	0x200000f8
 8000148:	08005cb0 	.word	0x08005cb0

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800019e:	2afd      	cmp	r2, #253	; 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	; 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_frsub>:
 80002b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__addsf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_fsub>:
 80002bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002c0 <__addsf3>:
 80002c0:	0042      	lsls	r2, r0, #1
 80002c2:	bf1f      	itttt	ne
 80002c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002c8:	ea92 0f03 	teqne	r2, r3
 80002cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d4:	d06a      	beq.n	80003ac <__addsf3+0xec>
 80002d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002de:	bfc1      	itttt	gt
 80002e0:	18d2      	addgt	r2, r2, r3
 80002e2:	4041      	eorgt	r1, r0
 80002e4:	4048      	eorgt	r0, r1
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	bfb8      	it	lt
 80002ea:	425b      	neglt	r3, r3
 80002ec:	2b19      	cmp	r3, #25
 80002ee:	bf88      	it	hi
 80002f0:	4770      	bxhi	lr
 80002f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002fe:	bf18      	it	ne
 8000300:	4240      	negne	r0, r0
 8000302:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000306:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800030a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4249      	negne	r1, r1
 8000312:	ea92 0f03 	teq	r2, r3
 8000316:	d03f      	beq.n	8000398 <__addsf3+0xd8>
 8000318:	f1a2 0201 	sub.w	r2, r2, #1
 800031c:	fa41 fc03 	asr.w	ip, r1, r3
 8000320:	eb10 000c 	adds.w	r0, r0, ip
 8000324:	f1c3 0320 	rsb	r3, r3, #32
 8000328:	fa01 f103 	lsl.w	r1, r1, r3
 800032c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000330:	d502      	bpl.n	8000338 <__addsf3+0x78>
 8000332:	4249      	negs	r1, r1
 8000334:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000338:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800033c:	d313      	bcc.n	8000366 <__addsf3+0xa6>
 800033e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000342:	d306      	bcc.n	8000352 <__addsf3+0x92>
 8000344:	0840      	lsrs	r0, r0, #1
 8000346:	ea4f 0131 	mov.w	r1, r1, rrx
 800034a:	f102 0201 	add.w	r2, r2, #1
 800034e:	2afe      	cmp	r2, #254	; 0xfe
 8000350:	d251      	bcs.n	80003f6 <__addsf3+0x136>
 8000352:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000356:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035a:	bf08      	it	eq
 800035c:	f020 0001 	biceq.w	r0, r0, #1
 8000360:	ea40 0003 	orr.w	r0, r0, r3
 8000364:	4770      	bx	lr
 8000366:	0049      	lsls	r1, r1, #1
 8000368:	eb40 0000 	adc.w	r0, r0, r0
 800036c:	3a01      	subs	r2, #1
 800036e:	bf28      	it	cs
 8000370:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000374:	d2ed      	bcs.n	8000352 <__addsf3+0x92>
 8000376:	fab0 fc80 	clz	ip, r0
 800037a:	f1ac 0c08 	sub.w	ip, ip, #8
 800037e:	ebb2 020c 	subs.w	r2, r2, ip
 8000382:	fa00 f00c 	lsl.w	r0, r0, ip
 8000386:	bfaa      	itet	ge
 8000388:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800038c:	4252      	neglt	r2, r2
 800038e:	4318      	orrge	r0, r3
 8000390:	bfbc      	itt	lt
 8000392:	40d0      	lsrlt	r0, r2
 8000394:	4318      	orrlt	r0, r3
 8000396:	4770      	bx	lr
 8000398:	f092 0f00 	teq	r2, #0
 800039c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003a0:	bf06      	itte	eq
 80003a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003a6:	3201      	addeq	r2, #1
 80003a8:	3b01      	subne	r3, #1
 80003aa:	e7b5      	b.n	8000318 <__addsf3+0x58>
 80003ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b4:	bf18      	it	ne
 80003b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ba:	d021      	beq.n	8000400 <__addsf3+0x140>
 80003bc:	ea92 0f03 	teq	r2, r3
 80003c0:	d004      	beq.n	80003cc <__addsf3+0x10c>
 80003c2:	f092 0f00 	teq	r2, #0
 80003c6:	bf08      	it	eq
 80003c8:	4608      	moveq	r0, r1
 80003ca:	4770      	bx	lr
 80003cc:	ea90 0f01 	teq	r0, r1
 80003d0:	bf1c      	itt	ne
 80003d2:	2000      	movne	r0, #0
 80003d4:	4770      	bxne	lr
 80003d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003da:	d104      	bne.n	80003e6 <__addsf3+0x126>
 80003dc:	0040      	lsls	r0, r0, #1
 80003de:	bf28      	it	cs
 80003e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003e4:	4770      	bx	lr
 80003e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003ea:	bf3c      	itt	cc
 80003ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003f0:	4770      	bxcc	lr
 80003f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003fe:	4770      	bx	lr
 8000400:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000404:	bf16      	itet	ne
 8000406:	4608      	movne	r0, r1
 8000408:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800040c:	4601      	movne	r1, r0
 800040e:	0242      	lsls	r2, r0, #9
 8000410:	bf06      	itte	eq
 8000412:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000416:	ea90 0f01 	teqeq	r0, r1
 800041a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800041e:	4770      	bx	lr

08000420 <__aeabi_ui2f>:
 8000420:	f04f 0300 	mov.w	r3, #0
 8000424:	e004      	b.n	8000430 <__aeabi_i2f+0x8>
 8000426:	bf00      	nop

08000428 <__aeabi_i2f>:
 8000428:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	ea5f 0c00 	movs.w	ip, r0
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800043c:	4601      	mov	r1, r0
 800043e:	f04f 0000 	mov.w	r0, #0
 8000442:	e01c      	b.n	800047e <__aeabi_l2f+0x2a>

08000444 <__aeabi_ul2f>:
 8000444:	ea50 0201 	orrs.w	r2, r0, r1
 8000448:	bf08      	it	eq
 800044a:	4770      	bxeq	lr
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e00a      	b.n	8000468 <__aeabi_l2f+0x14>
 8000452:	bf00      	nop

08000454 <__aeabi_l2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000460:	d502      	bpl.n	8000468 <__aeabi_l2f+0x14>
 8000462:	4240      	negs	r0, r0
 8000464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000468:	ea5f 0c01 	movs.w	ip, r1
 800046c:	bf02      	ittt	eq
 800046e:	4684      	moveq	ip, r0
 8000470:	4601      	moveq	r1, r0
 8000472:	2000      	moveq	r0, #0
 8000474:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000478:	bf08      	it	eq
 800047a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800047e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000482:	fabc f28c 	clz	r2, ip
 8000486:	3a08      	subs	r2, #8
 8000488:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800048c:	db10      	blt.n	80004b0 <__aeabi_l2f+0x5c>
 800048e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000492:	4463      	add	r3, ip
 8000494:	fa00 fc02 	lsl.w	ip, r0, r2
 8000498:	f1c2 0220 	rsb	r2, r2, #32
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	eb43 0002 	adc.w	r0, r3, r2
 80004a8:	bf08      	it	eq
 80004aa:	f020 0001 	biceq.w	r0, r0, #1
 80004ae:	4770      	bx	lr
 80004b0:	f102 0220 	add.w	r2, r2, #32
 80004b4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004b8:	f1c2 0220 	rsb	r2, r2, #32
 80004bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c0:	fa21 f202 	lsr.w	r2, r1, r2
 80004c4:	eb43 0002 	adc.w	r0, r3, r2
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_f2iz>:
 80004d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80004d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80004d8:	d30f      	bcc.n	80004fa <__aeabi_f2iz+0x2a>
 80004da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80004de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004e2:	d90d      	bls.n	8000500 <__aeabi_f2iz+0x30>
 80004e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004ec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80004f0:	fa23 f002 	lsr.w	r0, r3, r2
 80004f4:	bf18      	it	ne
 80004f6:	4240      	negne	r0, r0
 80004f8:	4770      	bx	lr
 80004fa:	f04f 0000 	mov.w	r0, #0
 80004fe:	4770      	bx	lr
 8000500:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000504:	d101      	bne.n	800050a <__aeabi_f2iz+0x3a>
 8000506:	0242      	lsls	r2, r0, #9
 8000508:	d105      	bne.n	8000516 <__aeabi_f2iz+0x46>
 800050a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800050e:	bf08      	it	eq
 8000510:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000514:	4770      	bx	lr
 8000516:	f04f 0000 	mov.w	r0, #0
 800051a:	4770      	bx	lr

0800051c <goToOutput>:
#define lineDown() 		HAL_GPIO_WritePin(sensor->DHT_Port, sensor->DHT_Pin, GPIO_PIN_RESET)
#define lineUp()		HAL_GPIO_WritePin(sensor->DHT_Port, sensor->DHT_Pin, GPIO_PIN_SET)
#define getLine()		(HAL_GPIO_ReadPin(sensor->DHT_Port, sensor->DHT_Pin) == GPIO_PIN_SET)
#define Delay(d)		HAL_Delay(d)

static void goToOutput(DHT_sensor *sensor) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	f107 0308 	add.w	r3, r7, #8
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]

  //По умолчанию на линии высокий уровень
  lineUp();
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	6818      	ldr	r0, [r3, #0]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	889b      	ldrh	r3, [r3, #4]
 800053a:	2201      	movs	r2, #1
 800053c:	4619      	mov	r1, r3
 800053e:	f002 fa48 	bl	80029d2 <HAL_GPIO_WritePin>

  //Настройка порта на выход 
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	889b      	ldrh	r3, [r3, #4]
 8000546:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; 	//Открытый сток
 8000548:	2311      	movs	r3, #17
 800054a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = sensor->pullUp;		//Подтяжка к питанию
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	79db      	ldrb	r3, [r3, #7]
 8000550:	613b      	str	r3, [r7, #16]

  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; //Высокая скорость работы порта
 8000552:	2303      	movs	r3, #3
 8000554:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	f107 0208 	add.w	r2, r7, #8
 800055e:	4611      	mov	r1, r2
 8000560:	4618      	mov	r0, r3
 8000562:	f002 f89b 	bl	800269c <HAL_GPIO_Init>
}
 8000566:	bf00      	nop
 8000568:	3718      	adds	r7, #24
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}

0800056e <goToInput>:

static void goToInput(DHT_sensor *sensor) {
 800056e:	b580      	push	{r7, lr}
 8000570:	b086      	sub	sp, #24
 8000572:	af00      	add	r7, sp, #0
 8000574:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 0308 	add.w	r3, r7, #8
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]

  //Настройка порта на вход 
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	889b      	ldrh	r3, [r3, #4]
 8000588:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = sensor->pullUp;		//Подтяжка к питанию
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	79db      	ldrb	r3, [r3, #7]
 8000592:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	f107 0208 	add.w	r2, r7, #8
 800059c:	4611      	mov	r1, r2
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 f87c 	bl	800269c <HAL_GPIO_Init>
}
 80005a4:	bf00      	nop
 80005a6:	3718      	adds	r7, #24
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}

080005ac <DHT_getData>:

DHT_data DHT_getData(DHT_sensor *sensor) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	; 0x28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	DHT_data data = {-128.0f, -128.0f};
 80005b6:	4a76      	ldr	r2, [pc, #472]	; (8000790 <DHT_getData+0x1e4>)
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005c0:	e883 0003 	stmia.w	r3, {r0, r1}
	
	#if DHT_POLLING_CONTROL == 1
	/* Ограничение по частоте опроса датчика */
	//Определение интервала опроса в зависимости от датчика
	uint16_t pollingInterval;
	if (sensor->type == DHT11) {
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	799b      	ldrb	r3, [r3, #6]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d103      	bne.n	80005d4 <DHT_getData+0x28>
		pollingInterval = DHT_POLLING_INTERVAL_DHT11;
 80005cc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80005d0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80005d2:	e002      	b.n	80005da <DHT_getData+0x2e>
	} else {
		pollingInterval = DHT_POLLING_INTERVAL_DHT22;
 80005d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d8:	84fb      	strh	r3, [r7, #38]	; 0x26
	}

	//Если интервал маленький, то возврат последнего удачного значения
	if ((HAL_GetTick() - sensor->lastPollingTime < pollingInterval) && sensor->lastPollingTime != 0) {
 80005da:	f001 fc97 	bl	8001f0c <HAL_GetTick>
 80005de:	4602      	mov	r2, r0
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	1ad2      	subs	r2, r2, r3
 80005e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d212      	bcs.n	8000612 <DHT_getData+0x66>
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	689b      	ldr	r3, [r3, #8]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d00e      	beq.n	8000612 <DHT_getData+0x66>
		data.hum = sensor->lastHum;
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	691b      	ldr	r3, [r3, #16]
 80005f8:	617b      	str	r3, [r7, #20]
		data.temp = sensor->lastTemp;
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	61bb      	str	r3, [r7, #24]
		return data;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	461a      	mov	r2, r3
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	e893 0003 	ldmia.w	r3, {r0, r1}
 800060c:	e882 0003 	stmia.w	r2, {r0, r1}
 8000610:	e166      	b.n	80008e0 <DHT_getData+0x334>
	}
	sensor->lastPollingTime = HAL_GetTick()+1;
 8000612:	f001 fc7b 	bl	8001f0c <HAL_GetTick>
 8000616:	4603      	mov	r3, r0
 8000618:	1c5a      	adds	r2, r3, #1
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	609a      	str	r2, [r3, #8]
	#endif

	/* Запрос данных у датчика */
	//Перевод пина "на выход"
	goToOutput(sensor);
 800061e:	6838      	ldr	r0, [r7, #0]
 8000620:	f7ff ff7c 	bl	800051c <goToOutput>
	//Опускание линии данных на 18 мс
	lineDown();
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	6818      	ldr	r0, [r3, #0]
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	889b      	ldrh	r3, [r3, #4]
 800062c:	2200      	movs	r2, #0
 800062e:	4619      	mov	r1, r3
 8000630:	f002 f9cf 	bl	80029d2 <HAL_GPIO_WritePin>
	Delay(18);
 8000634:	2012      	movs	r0, #18
 8000636:	f001 fc73 	bl	8001f20 <HAL_Delay>
	//Подъём линии, перевод порта "на вход"
	lineUp();
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	6818      	ldr	r0, [r3, #0]
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	889b      	ldrh	r3, [r3, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	4619      	mov	r1, r3
 8000646:	f002 f9c4 	bl	80029d2 <HAL_GPIO_WritePin>
	goToInput(sensor);
 800064a:	6838      	ldr	r0, [r7, #0]
 800064c:	f7ff ff8f 	bl	800056e <goToInput>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000650:	b672      	cpsid	i
}
 8000652:	bf00      	nop
	#ifdef DHT_IRQ_CONTROL
	//Выключение прерываний, чтобы ничто не мешало обработке данных
	__disable_irq();
	#endif
	/* Ожидание ответа от датчика */
	uint16_t timeout = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание спада
	while(getLine()) {
 8000658:	e01a      	b.n	8000690 <DHT_getData+0xe4>
		timeout++;
 800065a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800065c:	3301      	adds	r3, #1
 800065e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 8000660:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000662:	f242 7210 	movw	r2, #10000	; 0x2710
 8000666:	4293      	cmp	r3, r2
 8000668:	d912      	bls.n	8000690 <DHT_getData+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 800066a:	b662      	cpsie	i
}
 800066c:	bf00      	nop
			__enable_irq();
			#endif
			//Если датчик не отозвался, значит его точно нет
			//Обнуление последнего удачного значения, чтобы
			//не получать фантомные значения
			sensor->lastHum = -128.0f;
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 8000674:	611a      	str	r2, [r3, #16]
			sensor->lastTemp = -128.0f;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 800067c:	60da      	str	r2, [r3, #12]

			return data;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	461a      	mov	r2, r3
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	e893 0003 	ldmia.w	r3, {r0, r1}
 800068a:	e882 0003 	stmia.w	r2, {r0, r1}
 800068e:	e127      	b.n	80008e0 <DHT_getData+0x334>
	while(getLine()) {
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	4619      	mov	r1, r3
 800069a:	4610      	mov	r0, r2
 800069c:	f002 f982 	bl	80029a4 <HAL_GPIO_ReadPin>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d0d9      	beq.n	800065a <DHT_getData+0xae>
		}
	}
	timeout = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание подъёма
	while(!getLine()) {
 80006aa:	e01a      	b.n	80006e2 <DHT_getData+0x136>
		timeout++;
 80006ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006ae:	3301      	adds	r3, #1
 80006b0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 80006b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80006b4:	f242 7210 	movw	r2, #10000	; 0x2710
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d912      	bls.n	80006e2 <DHT_getData+0x136>
  __ASM volatile ("cpsie i" : : : "memory");
 80006bc:	b662      	cpsie	i
}
 80006be:	bf00      	nop
			__enable_irq();
			#endif
			//Если датчик не отозвался, значит его точно нет
			//Обнуление последнего удачного значения, чтобы
			//не получать фантомные значения
			sensor->lastHum = -128.0f;
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80006c6:	611a      	str	r2, [r3, #16]
			sensor->lastTemp = -128.0f;
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	f04f 4243 	mov.w	r2, #3271557120	; 0xc3000000
 80006ce:	60da      	str	r2, [r3, #12]

			return data;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	461a      	mov	r2, r3
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006dc:	e882 0003 	stmia.w	r2, {r0, r1}
 80006e0:	e0fe      	b.n	80008e0 <DHT_getData+0x334>
	while(!getLine()) {
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	889b      	ldrh	r3, [r3, #4]
 80006ea:	4619      	mov	r1, r3
 80006ec:	4610      	mov	r0, r2
 80006ee:	f002 f959 	bl	80029a4 <HAL_GPIO_ReadPin>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d1d9      	bne.n	80006ac <DHT_getData+0x100>
		}
	}
	timeout = 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	84bb      	strh	r3, [r7, #36]	; 0x24
	//Ожидание спада
	while(getLine()) {
 80006fc:	e012      	b.n	8000724 <DHT_getData+0x178>
		timeout++;
 80006fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000700:	3301      	adds	r3, #1
 8000702:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (timeout > DHT_TIMEOUT) {
 8000704:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000706:	f242 7210 	movw	r2, #10000	; 0x2710
 800070a:	4293      	cmp	r3, r2
 800070c:	d90a      	bls.n	8000724 <DHT_getData+0x178>
  __ASM volatile ("cpsie i" : : : "memory");
 800070e:	b662      	cpsie	i
}
 8000710:	bf00      	nop
			#ifdef DHT_IRQ_CONTROL
			__enable_irq();
			#endif
			return data;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	461a      	mov	r2, r3
 8000716:	f107 0314 	add.w	r3, r7, #20
 800071a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800071e:	e882 0003 	stmia.w	r2, {r0, r1}
 8000722:	e0dd      	b.n	80008e0 <DHT_getData+0x334>
	while(getLine()) {
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	889b      	ldrh	r3, [r3, #4]
 800072c:	4619      	mov	r1, r3
 800072e:	4610      	mov	r0, r2
 8000730:	f002 f938 	bl	80029a4 <HAL_GPIO_ReadPin>
 8000734:	4603      	mov	r3, r0
 8000736:	2b01      	cmp	r3, #1
 8000738:	d0e1      	beq.n	80006fe <DHT_getData+0x152>
		}
	}
	
	/* Чтение ответа от датчика */
	uint8_t rawData[5] = {0,0,0,0,0};
 800073a:	4a16      	ldr	r2, [pc, #88]	; (8000794 <DHT_getData+0x1e8>)
 800073c:	f107 030c 	add.w	r3, r7, #12
 8000740:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000744:	6018      	str	r0, [r3, #0]
 8000746:	3304      	adds	r3, #4
 8000748:	7019      	strb	r1, [r3, #0]
	for(uint8_t a = 0; a < 5; a++) {
 800074a:	2300      	movs	r3, #0
 800074c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8000750:	e05d      	b.n	800080e <DHT_getData+0x262>
		for(uint8_t b = 7; b != 255; b--) {
 8000752:	2307      	movs	r3, #7
 8000754:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8000758:	e050      	b.n	80007fc <DHT_getData+0x250>
			uint16_t hT = 0, lT = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	843b      	strh	r3, [r7, #32]
 800075e:	2300      	movs	r3, #0
 8000760:	83fb      	strh	r3, [r7, #30]
			//Пока линия в низком уровне, инкремент переменной lT
			while(!getLine() && lT != 65535) lT++;
 8000762:	e002      	b.n	800076a <DHT_getData+0x1be>
 8000764:	8bfb      	ldrh	r3, [r7, #30]
 8000766:	3301      	adds	r3, #1
 8000768:	83fb      	strh	r3, [r7, #30]
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	889b      	ldrh	r3, [r3, #4]
 8000772:	4619      	mov	r1, r3
 8000774:	4610      	mov	r0, r2
 8000776:	f002 f915 	bl	80029a4 <HAL_GPIO_ReadPin>
 800077a:	4603      	mov	r3, r0
 800077c:	2b01      	cmp	r3, #1
 800077e:	d004      	beq.n	800078a <DHT_getData+0x1de>
 8000780:	8bfb      	ldrh	r3, [r7, #30]
 8000782:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000786:	4293      	cmp	r3, r2
 8000788:	d1ec      	bne.n	8000764 <DHT_getData+0x1b8>
			//Пока линия в высоком уровне, инкремент переменной hT
			timeout = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	84bb      	strh	r3, [r7, #36]	; 0x24
			while(getLine()&& hT != 65535) hT++;
 800078e:	e006      	b.n	800079e <DHT_getData+0x1f2>
 8000790:	08005cc8 	.word	0x08005cc8
 8000794:	08005cd0 	.word	0x08005cd0
 8000798:	8c3b      	ldrh	r3, [r7, #32]
 800079a:	3301      	adds	r3, #1
 800079c:	843b      	strh	r3, [r7, #32]
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	681a      	ldr	r2, [r3, #0]
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	889b      	ldrh	r3, [r3, #4]
 80007a6:	4619      	mov	r1, r3
 80007a8:	4610      	mov	r0, r2
 80007aa:	f002 f8fb 	bl	80029a4 <HAL_GPIO_ReadPin>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d104      	bne.n	80007be <DHT_getData+0x212>
 80007b4:	8c3b      	ldrh	r3, [r7, #32]
 80007b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d1ec      	bne.n	8000798 <DHT_getData+0x1ec>
			//Если hT больше lT, то пришла единица
			if(hT > lT) rawData[a] |= (1<<b);
 80007be:	8c3a      	ldrh	r2, [r7, #32]
 80007c0:	8bfb      	ldrh	r3, [r7, #30]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d915      	bls.n	80007f2 <DHT_getData+0x246>
 80007c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80007ca:	3328      	adds	r3, #40	; 0x28
 80007cc:	443b      	add	r3, r7
 80007ce:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 80007d2:	b25a      	sxtb	r2, r3
 80007d4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80007d8:	2101      	movs	r1, #1
 80007da:	fa01 f303 	lsl.w	r3, r1, r3
 80007de:	b25b      	sxtb	r3, r3
 80007e0:	4313      	orrs	r3, r2
 80007e2:	b25a      	sxtb	r2, r3
 80007e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	3328      	adds	r3, #40	; 0x28
 80007ec:	443b      	add	r3, r7
 80007ee:	f803 2c1c 	strb.w	r2, [r3, #-28]
		for(uint8_t b = 7; b != 255; b--) {
 80007f2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80007f6:	3b01      	subs	r3, #1
 80007f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80007fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000800:	2bff      	cmp	r3, #255	; 0xff
 8000802:	d1aa      	bne.n	800075a <DHT_getData+0x1ae>
	for(uint8_t a = 0; a < 5; a++) {
 8000804:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000808:	3301      	adds	r3, #1
 800080a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800080e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000812:	2b04      	cmp	r3, #4
 8000814:	d99d      	bls.n	8000752 <DHT_getData+0x1a6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000816:	b662      	cpsie	i
}
 8000818:	bf00      	nop
	//Включение прерываний после приёма данных
	__enable_irq();
    #endif

	/* Проверка целостности данных */
	if((uint8_t)(rawData[0] + rawData[1] + rawData[2] + rawData[3]) == rawData[4]) {
 800081a:	7b3a      	ldrb	r2, [r7, #12]
 800081c:	7b7b      	ldrb	r3, [r7, #13]
 800081e:	4413      	add	r3, r2
 8000820:	b2da      	uxtb	r2, r3
 8000822:	7bbb      	ldrb	r3, [r7, #14]
 8000824:	4413      	add	r3, r2
 8000826:	b2da      	uxtb	r2, r3
 8000828:	7bfb      	ldrb	r3, [r7, #15]
 800082a:	4413      	add	r3, r2
 800082c:	b2da      	uxtb	r2, r3
 800082e:	7c3b      	ldrb	r3, [r7, #16]
 8000830:	429a      	cmp	r2, r3
 8000832:	d147      	bne.n	80008c4 <DHT_getData+0x318>
		//Если контрольная сумма совпадает, то конвертация и возврат полученных значений
		if (sensor->type == DHT22) {
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	799b      	ldrb	r3, [r3, #6]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d133      	bne.n	80008a4 <DHT_getData+0x2f8>
			data.hum = (float)(((uint16_t)rawData[0]<<8) | rawData[1])*0.1f;
 800083c:	7b3b      	ldrb	r3, [r7, #12]
 800083e:	021b      	lsls	r3, r3, #8
 8000840:	7b7a      	ldrb	r2, [r7, #13]
 8000842:	4313      	orrs	r3, r2
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff fdef 	bl	8000428 <__aeabi_i2f>
 800084a:	4603      	mov	r3, r0
 800084c:	4926      	ldr	r1, [pc, #152]	; (80008e8 <DHT_getData+0x33c>)
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fc7c 	bl	800014c <__aeabi_fmul>
 8000854:	4603      	mov	r3, r0
 8000856:	617b      	str	r3, [r7, #20]
			//Проверка на отрицательность температуры
			if(!(rawData[2] & (1<<7))) {
 8000858:	7bbb      	ldrb	r3, [r7, #14]
 800085a:	b25b      	sxtb	r3, r3
 800085c:	2b00      	cmp	r3, #0
 800085e:	db0e      	blt.n	800087e <DHT_getData+0x2d2>
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*0.1f;
 8000860:	7bbb      	ldrb	r3, [r7, #14]
 8000862:	021b      	lsls	r3, r3, #8
 8000864:	7bfa      	ldrb	r2, [r7, #15]
 8000866:	4313      	orrs	r3, r2
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fddd 	bl	8000428 <__aeabi_i2f>
 800086e:	4603      	mov	r3, r0
 8000870:	491d      	ldr	r1, [pc, #116]	; (80008e8 <DHT_getData+0x33c>)
 8000872:	4618      	mov	r0, r3
 8000874:	f7ff fc6a 	bl	800014c <__aeabi_fmul>
 8000878:	4603      	mov	r3, r0
 800087a:	61bb      	str	r3, [r7, #24]
 800087c:	e012      	b.n	80008a4 <DHT_getData+0x2f8>
			}	else {
				rawData[2] &= ~(1<<7);
 800087e:	7bbb      	ldrb	r3, [r7, #14]
 8000880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000884:	b2db      	uxtb	r3, r3
 8000886:	73bb      	strb	r3, [r7, #14]
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*-0.1f;
 8000888:	7bbb      	ldrb	r3, [r7, #14]
 800088a:	021b      	lsls	r3, r3, #8
 800088c:	7bfa      	ldrb	r2, [r7, #15]
 800088e:	4313      	orrs	r3, r2
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff fdc9 	bl	8000428 <__aeabi_i2f>
 8000896:	4603      	mov	r3, r0
 8000898:	4914      	ldr	r1, [pc, #80]	; (80008ec <DHT_getData+0x340>)
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fc56 	bl	800014c <__aeabi_fmul>
 80008a0:	4603      	mov	r3, r0
 80008a2:	61bb      	str	r3, [r7, #24]
			}
		}
		if (sensor->type == DHT11) {
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	799b      	ldrb	r3, [r3, #6]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d10b      	bne.n	80008c4 <DHT_getData+0x318>
			data.hum = (float)rawData[0];
 80008ac:	7b3b      	ldrb	r3, [r7, #12]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fdb6 	bl	8000420 <__aeabi_ui2f>
 80008b4:	4603      	mov	r3, r0
 80008b6:	617b      	str	r3, [r7, #20]
			data.temp = (float)rawData[2];
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff fdb0 	bl	8000420 <__aeabi_ui2f>
 80008c0:	4603      	mov	r3, r0
 80008c2:	61bb      	str	r3, [r7, #24]
		}
	}
	
	#if DHT_POLLING_CONTROL == 1
	sensor->lastHum = data.hum;
 80008c4:	697a      	ldr	r2, [r7, #20]
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	611a      	str	r2, [r3, #16]
	sensor->lastTemp = data.temp;
 80008ca:	69ba      	ldr	r2, [r7, #24]
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	60da      	str	r2, [r3, #12]
	#endif

	return data;	
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	461a      	mov	r2, r3
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80008dc:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80008e0:	6878      	ldr	r0, [r7, #4]
 80008e2:	3728      	adds	r7, #40	; 0x28
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	3dcccccd 	.word	0x3dcccccd
 80008ec:	bdcccccd 	.word	0xbdcccccd

080008f0 <init_botonera>:

static uint8_t read_input, last_input, fall_input, rise_input;
static uint8_t write_output = 0xFF;


void init_botonera (I2C_HandleTypeDef* i2c_handler, uint8_t i2c_address){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af02      	add	r7, sp, #8
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	70fb      	strb	r3, [r7, #3]

	pcf8574_init(i2c_handler, i2c_address);
 80008fc:	78fb      	ldrb	r3, [r7, #3]
 80008fe:	4619      	mov	r1, r3
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f000 f8d9 	bl	8000ab8 <pcf8574_init>

	//lectura inicial
	flag_sinBotones = HAL_I2C_Master_Receive(i2c_handler, i2c_address << 1, &read_input, 1, 100);
 8000906:	78fb      	ldrb	r3, [r7, #3]
 8000908:	b29b      	uxth	r3, r3
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	b299      	uxth	r1, r3
 800090e:	2364      	movs	r3, #100	; 0x64
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	2301      	movs	r3, #1
 8000914:	4a09      	ldr	r2, [pc, #36]	; (800093c <init_botonera+0x4c>)
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f002 faa6 	bl	8002e68 <HAL_I2C_Master_Receive>
 800091c:	4603      	mov	r3, r0
 800091e:	461a      	mov	r2, r3
 8000920:	4b07      	ldr	r3, [pc, #28]	; (8000940 <init_botonera+0x50>)
 8000922:	701a      	strb	r2, [r3, #0]
	last_input = read_input;
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <init_botonera+0x4c>)
 8000926:	781a      	ldrb	r2, [r3, #0]
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <init_botonera+0x54>)
 800092a:	701a      	strb	r2, [r3, #0]

	pcf8574_writePort(0xFF); //weak pullup para todos los pines
 800092c:	20ff      	movs	r0, #255	; 0xff
 800092e:	f000 f8f3 	bl	8000b18 <pcf8574_writePort>
} //fin init_botonera()
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000110 	.word	0x20000110
 8000940:	20000000 	.word	0x20000000
 8000944:	20000111 	.word	0x20000111

08000948 <lecturaTeclas>:


void lecturaTeclas(void){
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
	if (flag_sinBotones != HAL_OK) return;
 800094c:	4b06      	ldr	r3, [pc, #24]	; (8000968 <lecturaTeclas+0x20>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d106      	bne.n	8000962 <lecturaTeclas+0x1a>
	read_input = pcf8574_readPort();
 8000954:	f000 f8c8 	bl	8000ae8 <pcf8574_readPort>
 8000958:	4603      	mov	r3, r0
 800095a:	461a      	mov	r2, r3
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <lecturaTeclas+0x24>)
 800095e:	701a      	strb	r2, [r3, #0]
 8000960:	e000      	b.n	8000964 <lecturaTeclas+0x1c>
	if (flag_sinBotones != HAL_OK) return;
 8000962:	bf00      	nop
} //fin lecturaTeclas()
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000000 	.word	0x20000000
 800096c:	20000110 	.word	0x20000110

08000970 <update_teclas>:

void update_teclas (void){
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0

	fall_input = last_input & ~read_input;
 8000974:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <update_teclas+0x48>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b25b      	sxtb	r3, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	b25a      	sxtb	r2, r3
 800097e:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <update_teclas+0x4c>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	b25b      	sxtb	r3, r3
 8000984:	4013      	ands	r3, r2
 8000986:	b25b      	sxtb	r3, r3
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <update_teclas+0x50>)
 800098c:	701a      	strb	r2, [r3, #0]
	rise_input = ~last_input & read_input;
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <update_teclas+0x4c>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	b25b      	sxtb	r3, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	b25a      	sxtb	r2, r3
 8000998:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <update_teclas+0x48>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	b25b      	sxtb	r3, r3
 800099e:	4013      	ands	r3, r2
 80009a0:	b25b      	sxtb	r3, r3
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	4b07      	ldr	r3, [pc, #28]	; (80009c4 <update_teclas+0x54>)
 80009a6:	701a      	strb	r2, [r3, #0]

	last_input = read_input;
 80009a8:	4b03      	ldr	r3, [pc, #12]	; (80009b8 <update_teclas+0x48>)
 80009aa:	781a      	ldrb	r2, [r3, #0]
 80009ac:	4b03      	ldr	r3, [pc, #12]	; (80009bc <update_teclas+0x4c>)
 80009ae:	701a      	strb	r2, [r3, #0]

} //fin update_teclas()
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr
 80009b8:	20000110 	.word	0x20000110
 80009bc:	20000111 	.word	0x20000111
 80009c0:	20000112 	.word	0x20000112
 80009c4:	20000113 	.word	0x20000113

080009c8 <getStatBoton>:


T_INPUT getStatBoton (T_POS_INPUT b){
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]

	if (flag_sinBotones != 0) return HIGH_L;
 80009d2:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <getStatBoton+0x6c>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <getStatBoton+0x16>
 80009da:	2301      	movs	r3, #1
 80009dc:	e024      	b.n	8000a28 <getStatBoton+0x60>

	if ( (fall_input & (1 << b)) != 0)
 80009de:	4b16      	ldr	r3, [pc, #88]	; (8000a38 <getStatBoton+0x70>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	461a      	mov	r2, r3
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	fa42 f303 	asr.w	r3, r2, r3
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <getStatBoton+0x2e>
		return FALL;
 80009f2:	2302      	movs	r3, #2
 80009f4:	e018      	b.n	8000a28 <getStatBoton+0x60>

	if ( (rise_input & (1 << b)) != 0)
 80009f6:	4b11      	ldr	r3, [pc, #68]	; (8000a3c <getStatBoton+0x74>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	461a      	mov	r2, r3
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	fa42 f303 	asr.w	r3, r2, r3
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <getStatBoton+0x46>
		return RISE;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	e00c      	b.n	8000a28 <getStatBoton+0x60>

	if ( (read_input & (1 << b)) != 0)
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <getStatBoton+0x78>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	fa42 f303 	asr.w	r3, r2, r3
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <getStatBoton+0x5e>
		return HIGH_L;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e000      	b.n	8000a28 <getStatBoton+0x60>

	return LOW_L;
 8000a26:	2300      	movs	r3, #0
} //fin getStatBoton()
 8000a28:	4618      	mov	r0, r3
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bc80      	pop	{r7}
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	20000000 	.word	0x20000000
 8000a38:	20000112 	.word	0x20000112
 8000a3c:	20000113 	.word	0x20000113
 8000a40:	20000110 	.word	0x20000110

08000a44 <setOutput>:
uint8_t detectaAlgunBoton (void){
	return 0;
} //fin detectaAgunBoton()


void setOutput (T_POS_OUTPUT s, uint8_t val){
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	460a      	mov	r2, r1
 8000a4e:	71fb      	strb	r3, [r7, #7]
 8000a50:	4613      	mov	r3, r2
 8000a52:	71bb      	strb	r3, [r7, #6]

	if (val != 0){
 8000a54:	79bb      	ldrb	r3, [r7, #6]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d00c      	beq.n	8000a74 <setOutput+0x30>
		write_output |= (uint8_t)(1 << (s + 6));
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	3306      	adds	r3, #6
 8000a5e:	2201      	movs	r2, #1
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	b2da      	uxtb	r2, r3
 8000a66:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <setOutput+0x58>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	b2da      	uxtb	r2, r3
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <setOutput+0x58>)
 8000a70:	701a      	strb	r2, [r3, #0]
		return;
 8000a72:	e00f      	b.n	8000a94 <setOutput+0x50>
	}else{
		write_output &= ~( (uint8_t)(1 << (s + 6)) );
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	3306      	adds	r3, #6
 8000a78:	2201      	movs	r2, #1
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	43db      	mvns	r3, r3
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <setOutput+0x58>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b25b      	sxtb	r3, r3
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	b25b      	sxtb	r3, r3
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <setOutput+0x58>)
 8000a92:	701a      	strb	r2, [r3, #0]
	} //fin if val

} //fin setOutput()
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr
 8000a9c:	20000001 	.word	0x20000001

08000aa0 <update_outputs>:

void update_outputs (void){
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0

	pcf8574_writePort(write_output);
 8000aa4:	4b03      	ldr	r3, [pc, #12]	; (8000ab4 <update_outputs+0x14>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f000 f835 	bl	8000b18 <pcf8574_writePort>

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000001 	.word	0x20000001

08000ab8 <pcf8574_init>:
#include "PCF8574_lfs.h"

static I2C_HandleTypeDef* i2c_handler;  // change your handler here accordingly
uint8_t addressPCF8574; //(0x20)<<1 // change this according to ur setup

void pcf8574_init (I2C_HandleTypeDef* hi2c, uint8_t i2c_address){
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
	i2c_handler = hi2c; //set the i2c handler struct.
 8000ac4:	4a06      	ldr	r2, [pc, #24]	; (8000ae0 <pcf8574_init+0x28>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6013      	str	r3, [r2, #0]
	addressPCF8574 = (i2c_address << 1); //set the lcd i2c address (left alignment).
 8000aca:	78fb      	ldrb	r3, [r7, #3]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	4b04      	ldr	r3, [pc, #16]	; (8000ae4 <pcf8574_init+0x2c>)
 8000ad2:	701a      	strb	r2, [r3, #0]
} //fin pcf8574_init()
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	20000114 	.word	0x20000114
 8000ae4:	20000118 	.word	0x20000118

08000ae8 <pcf8574_readPort>:

uint8_t pcf8574_readPort (void){
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af02      	add	r7, sp, #8
	uint8_t reg;
	HAL_I2C_Master_Receive(i2c_handler, addressPCF8574, &reg, 1, 100);
 8000aee:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <pcf8574_readPort+0x28>)
 8000af0:	6818      	ldr	r0, [r3, #0]
 8000af2:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <pcf8574_readPort+0x2c>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	b299      	uxth	r1, r3
 8000af8:	1dfa      	adds	r2, r7, #7
 8000afa:	2364      	movs	r3, #100	; 0x64
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	2301      	movs	r3, #1
 8000b00:	f002 f9b2 	bl	8002e68 <HAL_I2C_Master_Receive>
	return reg;
 8000b04:	79fb      	ldrb	r3, [r7, #7]
} //fin pcf8574_readInputs()
 8000b06:	4618      	mov	r0, r3
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000114 	.word	0x20000114
 8000b14:	20000118 	.word	0x20000118

08000b18 <pcf8574_writePort>:

void pcf8574_writePort (uint8_t reg){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af02      	add	r7, sp, #8
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(i2c_handler, addressPCF8574, &reg, 1, 100);
 8000b22:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <pcf8574_writePort+0x28>)
 8000b24:	6818      	ldr	r0, [r3, #0]
 8000b26:	4b07      	ldr	r3, [pc, #28]	; (8000b44 <pcf8574_writePort+0x2c>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	b299      	uxth	r1, r3
 8000b2c:	1dfa      	adds	r2, r7, #7
 8000b2e:	2364      	movs	r3, #100	; 0x64
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	2301      	movs	r3, #1
 8000b34:	f002 f89a 	bl	8002c6c <HAL_I2C_Master_Transmit>
} //fin pcf8574_writeOutputs
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20000114 	.word	0x20000114
 8000b44:	20000118 	.word	0x20000118

08000b48 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b58:	4b18      	ldr	r3, [pc, #96]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b5a:	4a19      	ldr	r2, [pc, #100]	; (8000bc0 <MX_ADC1_Init+0x78>)
 8000b5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b64:	4b15      	ldr	r3, [pc, #84]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b6a:	4b14      	ldr	r3, [pc, #80]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b70:	4b12      	ldr	r3, [pc, #72]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b72:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b78:	4b10      	ldr	r3, [pc, #64]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b7e:	4b0f      	ldr	r3, [pc, #60]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b84:	480d      	ldr	r0, [pc, #52]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000b86:	f001 f9ef 	bl	8001f68 <HAL_ADC_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b90:	f000 fbe4 	bl	800135c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	; (8000bbc <MX_ADC1_Init+0x74>)
 8000ba6:	f001 fac3 	bl	8002130 <HAL_ADC_ConfigChannel>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000bb0:	f000 fbd4 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	2000011c 	.word	0x2000011c
 8000bc0:	40012400 	.word	0x40012400

08000bc4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bd4:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bd6:	4a19      	ldr	r2, [pc, #100]	; (8000c3c <MX_ADC2_Init+0x78>)
 8000bd8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bda:	4b17      	ldr	r3, [pc, #92]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000be0:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000be6:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bec:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bee:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000bf2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bf4:	4b10      	ldr	r3, [pc, #64]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c00:	480d      	ldr	r0, [pc, #52]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000c02:	f001 f9b1 	bl	8001f68 <HAL_ADC_Init>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000c0c:	f000 fba6 	bl	800135c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4805      	ldr	r0, [pc, #20]	; (8000c38 <MX_ADC2_Init+0x74>)
 8000c22:	f001 fa85 	bl	8002130 <HAL_ADC_ConfigChannel>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000c2c:	f000 fb96 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	2000014c 	.word	0x2000014c
 8000c3c:	40012800 	.word	0x40012800

08000c40 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	; 0x28
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 0318 	add.w	r3, r7, #24
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a28      	ldr	r2, [pc, #160]	; (8000cfc <HAL_ADC_MspInit+0xbc>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d122      	bne.n	8000ca6 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c60:	4b27      	ldr	r3, [pc, #156]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	4a26      	ldr	r2, [pc, #152]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6a:	6193      	str	r3, [r2, #24]
 8000c6c:	4b24      	ldr	r3, [pc, #144]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c74:	617b      	str	r3, [r7, #20]
 8000c76:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c78:	4b21      	ldr	r3, [pc, #132]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a20      	ldr	r2, [pc, #128]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c7e:	f043 0304 	orr.w	r3, r3, #4
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b1e      	ldr	r3, [pc, #120]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c90:	2301      	movs	r3, #1
 8000c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c94:	2303      	movs	r3, #3
 8000c96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c98:	f107 0318 	add.w	r3, r7, #24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4819      	ldr	r0, [pc, #100]	; (8000d04 <HAL_ADC_MspInit+0xc4>)
 8000ca0:	f001 fcfc 	bl	800269c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000ca4:	e026      	b.n	8000cf4 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a17      	ldr	r2, [pc, #92]	; (8000d08 <HAL_ADC_MspInit+0xc8>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d121      	bne.n	8000cf4 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	4a12      	ldr	r2, [pc, #72]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cba:	6193      	str	r3, [r2, #24]
 8000cbc:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b0d      	ldr	r3, [pc, #52]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a0c      	ldr	r2, [pc, #48]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b0a      	ldr	r3, [pc, #40]	; (8000d00 <HAL_ADC_MspInit+0xc0>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce8:	f107 0318 	add.w	r3, r7, #24
 8000cec:	4619      	mov	r1, r3
 8000cee:	4805      	ldr	r0, [pc, #20]	; (8000d04 <HAL_ADC_MspInit+0xc4>)
 8000cf0:	f001 fcd4 	bl	800269c <HAL_GPIO_Init>
}
 8000cf4:	bf00      	nop
 8000cf6:	3728      	adds	r7, #40	; 0x28
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40012400 	.word	0x40012400
 8000d00:	40021000 	.word	0x40021000
 8000d04:	40010800 	.word	0x40010800
 8000d08:	40012800 	.word	0x40012800

08000d0c <init_sensores>:
static uint32_t umbralMinLDR;
uint8_t modoAuto = 0;
static DHT_sensor sensorDHT = {GPIOB, GPIO_PIN_13, DHT11, GPIO_NOPULL};
DHT_data datosDHT;

void init_sensores (ADC_HandleTypeDef* handler_adc){
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
	hadc = handler_adc;
 8000d14:	4a03      	ldr	r2, [pc, #12]	; (8000d24 <init_sensores+0x18>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6013      	str	r3, [r2, #0]

}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	20000180 	.word	0x20000180

08000d28 <update_DHT>:


void update_DHT (void){
 8000d28:	b590      	push	{r4, r7, lr}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
	datosDHT = DHT_getData(&sensorDHT);
 8000d2e:	4c08      	ldr	r4, [pc, #32]	; (8000d50 <update_DHT+0x28>)
 8000d30:	463b      	mov	r3, r7
 8000d32:	4908      	ldr	r1, [pc, #32]	; (8000d54 <update_DHT+0x2c>)
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fc39 	bl	80005ac <DHT_getData>
 8000d3a:	4622      	mov	r2, r4
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000d42:	e882 0003 	stmia.w	r2, {r0, r1}
} //fin update_temp()
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd90      	pop	{r4, r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000188 	.word	0x20000188
 8000d54:	20000004 	.word	0x20000004

08000d58 <get_datosDHT>:


DHT_data get_datosDHT (void){
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	return datosDHT;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <get_datosDHT+0x20>)
 8000d64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d68:	e883 0003 	stmia.w	r3, {r0, r1}
} //fin get_datosDHT()
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	20000188 	.word	0x20000188

08000d7c <update_ldr>:


void update_ldr (void){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	lecturaLDR = HAL_ADC_GetValue(hadc);
 8000d80:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <update_ldr+0x18>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f001 f9c7 	bl	8002118 <HAL_ADC_GetValue>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4a02      	ldr	r2, [pc, #8]	; (8000d98 <update_ldr+0x1c>)
 8000d8e:	6013      	str	r3, [r2, #0]
} //fin if update_ldr()
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000180 	.word	0x20000180
 8000d98:	2000017c 	.word	0x2000017c

08000d9c <set_modoLuz>:
uint32_t get_ldr (void){
	return lecturaLDR;
} //fin get_ldr()


void set_modoLuz (uint8_t val){
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
	modoAuto = val;
 8000da6:	4a04      	ldr	r2, [pc, #16]	; (8000db8 <set_modoLuz+0x1c>)
 8000da8:	79fb      	ldrb	r3, [r7, #7]
 8000daa:	7013      	strb	r3, [r2, #0]
} //fin set_modoLuz()
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	20000184 	.word	0x20000184

08000dbc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dc2:	4b14      	ldr	r3, [pc, #80]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000dc4:	699b      	ldr	r3, [r3, #24]
 8000dc6:	4a13      	ldr	r2, [pc, #76]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000dc8:	f043 0320 	orr.w	r3, r3, #32
 8000dcc:	6193      	str	r3, [r2, #24]
 8000dce:	4b11      	ldr	r3, [pc, #68]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000dd0:	699b      	ldr	r3, [r3, #24]
 8000dd2:	f003 0320 	and.w	r3, r3, #32
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	4a0d      	ldr	r2, [pc, #52]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000de0:	f043 0304 	orr.w	r3, r3, #4
 8000de4:	6193      	str	r3, [r2, #24]
 8000de6:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000de8:	699b      	ldr	r3, [r3, #24]
 8000dea:	f003 0304 	and.w	r3, r3, #4
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df2:	4b08      	ldr	r3, [pc, #32]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000df4:	699b      	ldr	r3, [r3, #24]
 8000df6:	4a07      	ldr	r2, [pc, #28]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000df8:	f043 0308 	orr.w	r3, r3, #8
 8000dfc:	6193      	str	r3, [r2, #24]
 8000dfe:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <MX_GPIO_Init+0x58>)
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	f003 0308 	and.w	r3, r3, #8
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]

}
 8000e0a:	bf00      	nop
 8000e0c:	3714      	adds	r7, #20
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr
 8000e14:	40021000 	.word	0x40021000

08000e18 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e1c:	4b12      	ldr	r3, [pc, #72]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e1e:	4a13      	ldr	r2, [pc, #76]	; (8000e6c <MX_I2C1_Init+0x54>)
 8000e20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000e22:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e24:	4a12      	ldr	r2, [pc, #72]	; (8000e70 <MX_I2C1_Init+0x58>)
 8000e26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e28:	4b0f      	ldr	r3, [pc, #60]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e2e:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e34:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e3c:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e42:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e48:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e54:	4804      	ldr	r0, [pc, #16]	; (8000e68 <MX_I2C1_Init+0x50>)
 8000e56:	f001 fdd5 	bl	8002a04 <HAL_I2C_Init>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e60:	f000 fa7c 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000190 	.word	0x20000190
 8000e6c:	40005400 	.word	0x40005400
 8000e70:	00061a80 	.word	0x00061a80

08000e74 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 0310 	add.w	r3, r7, #16
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a15      	ldr	r2, [pc, #84]	; (8000ee4 <HAL_I2C_MspInit+0x70>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d123      	bne.n	8000edc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e94:	4b14      	ldr	r3, [pc, #80]	; (8000ee8 <HAL_I2C_MspInit+0x74>)
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	4a13      	ldr	r2, [pc, #76]	; (8000ee8 <HAL_I2C_MspInit+0x74>)
 8000e9a:	f043 0308 	orr.w	r3, r3, #8
 8000e9e:	6193      	str	r3, [r2, #24]
 8000ea0:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <HAL_I2C_MspInit+0x74>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	f003 0308 	and.w	r3, r3, #8
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000eac:	23c0      	movs	r3, #192	; 0xc0
 8000eae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eb0:	2312      	movs	r3, #18
 8000eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb8:	f107 0310 	add.w	r3, r7, #16
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	480b      	ldr	r0, [pc, #44]	; (8000eec <HAL_I2C_MspInit+0x78>)
 8000ec0:	f001 fbec 	bl	800269c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ec4:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <HAL_I2C_MspInit+0x74>)
 8000ec6:	69db      	ldr	r3, [r3, #28]
 8000ec8:	4a07      	ldr	r2, [pc, #28]	; (8000ee8 <HAL_I2C_MspInit+0x74>)
 8000eca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ece:	61d3      	str	r3, [r2, #28]
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <HAL_I2C_MspInit+0x74>)
 8000ed2:	69db      	ldr	r3, [r3, #28]
 8000ed4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ed8:	60bb      	str	r3, [r7, #8]
 8000eda:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000edc:	bf00      	nop
 8000ede:	3720      	adds	r7, #32
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40005400 	.word	0x40005400
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	40010c00 	.word	0x40010c00

08000ef0 <lcd_send_cmd>:

I2C_HandleTypeDef* i2c_handler;  // change your handler here accordingly
uint8_t SLAVE_ADDRESS_LCD; //(0x3F)<<1 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af02      	add	r7, sp, #8
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	f023 030f 	bic.w	r3, r3, #15
 8000f00:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	011b      	lsls	r3, r3, #4
 8000f06:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	f043 030c 	orr.w	r3, r3, #12
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	f043 0308 	orr.w	r3, r3, #8
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000f1c:	7bbb      	ldrb	r3, [r7, #14]
 8000f1e:	f043 030c 	orr.w	r3, r3, #12
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000f26:	7bbb      	ldrb	r3, [r7, #14]
 8000f28:	f043 0308 	orr.w	r3, r3, #8
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (i2c_handler, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f30:	4b07      	ldr	r3, [pc, #28]	; (8000f50 <lcd_send_cmd+0x60>)
 8000f32:	6818      	ldr	r0, [r3, #0]
 8000f34:	4b07      	ldr	r3, [pc, #28]	; (8000f54 <lcd_send_cmd+0x64>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b299      	uxth	r1, r3
 8000f3a:	f107 0208 	add.w	r2, r7, #8
 8000f3e:	2364      	movs	r3, #100	; 0x64
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	2304      	movs	r3, #4
 8000f44:	f001 fe92 	bl	8002c6c <HAL_I2C_Master_Transmit>
}
 8000f48:	bf00      	nop
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	200001e4 	.word	0x200001e4
 8000f54:	200001e8 	.word	0x200001e8

08000f58 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af02      	add	r7, sp, #8
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	f023 030f 	bic.w	r3, r3, #15
 8000f68:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	011b      	lsls	r3, r3, #4
 8000f6e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	f043 030d 	orr.w	r3, r3, #13
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	f043 0309 	orr.w	r3, r3, #9
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000f84:	7bbb      	ldrb	r3, [r7, #14]
 8000f86:	f043 030d 	orr.w	r3, r3, #13
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000f8e:	7bbb      	ldrb	r3, [r7, #14]
 8000f90:	f043 0309 	orr.w	r3, r3, #9
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (i2c_handler, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f98:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <lcd_send_data+0x60>)
 8000f9a:	6818      	ldr	r0, [r3, #0]
 8000f9c:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <lcd_send_data+0x64>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	b299      	uxth	r1, r3
 8000fa2:	f107 0208 	add.w	r2, r7, #8
 8000fa6:	2364      	movs	r3, #100	; 0x64
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2304      	movs	r3, #4
 8000fac:	f001 fe5e 	bl	8002c6c <HAL_I2C_Master_Transmit>
}
 8000fb0:	bf00      	nop
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	200001e4 	.word	0x200001e4
 8000fbc:	200001e8 	.word	0x200001e8

08000fc0 <lcd_clear>:

void lcd_clear (void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8000fc6:	2080      	movs	r0, #128	; 0x80
 8000fc8:	f7ff ff92 	bl	8000ef0 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8000fcc:	2300      	movs	r3, #0
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	e005      	b.n	8000fde <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8000fd2:	2020      	movs	r0, #32
 8000fd4:	f7ff ffc0 	bl	8000f58 <lcd_send_data>
	for (int i=0; i<70; i++)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	607b      	str	r3, [r7, #4]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b45      	cmp	r3, #69	; 0x45
 8000fe2:	ddf6      	ble.n	8000fd2 <lcd_clear+0x12>
	}
}
 8000fe4:	bf00      	nop
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <lcd_put_cur>:

void lcd_put_cur(int x, int y)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
    switch (y){
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	d82b      	bhi.n	8001058 <lcd_put_cur+0x68>
 8001000:	a201      	add	r2, pc, #4	; (adr r2, 8001008 <lcd_put_cur+0x18>)
 8001002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001006:	bf00      	nop
 8001008:	08001019 	.word	0x08001019
 800100c:	08001029 	.word	0x08001029
 8001010:	08001039 	.word	0x08001039
 8001014:	08001049 	.word	0x08001049
    	case 0:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE1 + x);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	3b80      	subs	r3, #128	; 0x80
 800101e:	b2db      	uxtb	r3, r3
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ff65 	bl	8000ef0 <lcd_send_cmd>
    	break;
 8001026:	e017      	b.n	8001058 <lcd_put_cur+0x68>
    	case 1:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE2 + x);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	b2db      	uxtb	r3, r3
 800102c:	3b40      	subs	r3, #64	; 0x40
 800102e:	b2db      	uxtb	r3, r3
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff ff5d 	bl	8000ef0 <lcd_send_cmd>
    	break;
 8001036:	e00f      	b.n	8001058 <lcd_put_cur+0x68>
    	case 2:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE3 + x);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	3b6c      	subs	r3, #108	; 0x6c
 800103e:	b2db      	uxtb	r3, r3
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ff55 	bl	8000ef0 <lcd_send_cmd>
    	break;
 8001046:	e007      	b.n	8001058 <lcd_put_cur+0x68>
    	case 3:
    		lcd_send_cmd(LCD_DDRAM_ADDRESS + LCD_START_LINE4 + x);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	3b2c      	subs	r3, #44	; 0x2c
 800104e:	b2db      	uxtb	r3, r3
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ff4d 	bl	8000ef0 <lcd_send_cmd>
    	break;
 8001056:	bf00      	nop
    }
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <lcd_init>:


void lcd_init (I2C_HandleTypeDef* hi2c, uint8_t i2c_address)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	460b      	mov	r3, r1
 800106a:	70fb      	strb	r3, [r7, #3]
	i2c_handler = hi2c; //set the i2c handler struct.
 800106c:	4a22      	ldr	r2, [pc, #136]	; (80010f8 <lcd_init+0x98>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6013      	str	r3, [r2, #0]
	SLAVE_ADDRESS_LCD = (i2c_address << 1); //set the lcd i2c address (left alignment).
 8001072:	78fb      	ldrb	r3, [r7, #3]
 8001074:	005b      	lsls	r3, r3, #1
 8001076:	b2da      	uxtb	r2, r3
 8001078:	4b20      	ldr	r3, [pc, #128]	; (80010fc <lcd_init+0x9c>)
 800107a:	701a      	strb	r2, [r3, #0]

	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800107c:	2032      	movs	r0, #50	; 0x32
 800107e:	f000 ff4f 	bl	8001f20 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001082:	2030      	movs	r0, #48	; 0x30
 8001084:	f7ff ff34 	bl	8000ef0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001088:	2005      	movs	r0, #5
 800108a:	f000 ff49 	bl	8001f20 <HAL_Delay>
	lcd_send_cmd (0x30);
 800108e:	2030      	movs	r0, #48	; 0x30
 8001090:	f7ff ff2e 	bl	8000ef0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001094:	2001      	movs	r0, #1
 8001096:	f000 ff43 	bl	8001f20 <HAL_Delay>
	lcd_send_cmd (0x30);
 800109a:	2030      	movs	r0, #48	; 0x30
 800109c:	f7ff ff28 	bl	8000ef0 <lcd_send_cmd>
	HAL_Delay(10);
 80010a0:	200a      	movs	r0, #10
 80010a2:	f000 ff3d 	bl	8001f20 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80010a6:	2020      	movs	r0, #32
 80010a8:	f7ff ff22 	bl	8000ef0 <lcd_send_cmd>
	HAL_Delay(10);
 80010ac:	200a      	movs	r0, #10
 80010ae:	f000 ff37 	bl	8001f20 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80010b2:	2028      	movs	r0, #40	; 0x28
 80010b4:	f7ff ff1c 	bl	8000ef0 <lcd_send_cmd>
	HAL_Delay(1);
 80010b8:	2001      	movs	r0, #1
 80010ba:	f000 ff31 	bl	8001f20 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80010be:	2008      	movs	r0, #8
 80010c0:	f7ff ff16 	bl	8000ef0 <lcd_send_cmd>
	HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f000 ff2b 	bl	8001f20 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80010ca:	2001      	movs	r0, #1
 80010cc:	f7ff ff10 	bl	8000ef0 <lcd_send_cmd>
	HAL_Delay(1);
 80010d0:	2001      	movs	r0, #1
 80010d2:	f000 ff25 	bl	8001f20 <HAL_Delay>
	HAL_Delay(1);
 80010d6:	2001      	movs	r0, #1
 80010d8:	f000 ff22 	bl	8001f20 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80010dc:	2006      	movs	r0, #6
 80010de:	f7ff ff07 	bl	8000ef0 <lcd_send_cmd>
	HAL_Delay(1);
 80010e2:	2001      	movs	r0, #1
 80010e4:	f000 ff1c 	bl	8001f20 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80010e8:	200c      	movs	r0, #12
 80010ea:	f7ff ff01 	bl	8000ef0 <lcd_send_cmd>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001e4 	.word	0x200001e4
 80010fc:	200001e8 	.word	0x200001e8

08001100 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001108:	e006      	b.n	8001118 <lcd_send_string+0x18>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	1c5a      	adds	r2, r3, #1
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff20 	bl	8000f58 <lcd_send_data>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d1f4      	bne.n	800110a <lcd_send_string+0xa>
}
 8001120:	bf00      	nop
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <lcd_CustomChar_create>:


void lcd_CustomChar_create(uint8_t location, uint8_t charmap[]) {
 800112a:	b580      	push	{r7, lr}
 800112c:	b084      	sub	sp, #16
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	6039      	str	r1, [r7, #0]
 8001134:	71fb      	strb	r3, [r7, #7]
	location <<= 3;
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	71fb      	strb	r3, [r7, #7]

	lcd_send_cmd (0x40 | (location & 0x38) );
 800113c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001140:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001144:	b25b      	sxtb	r3, r3
 8001146:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800114a:	b25b      	sxtb	r3, r3
 800114c:	b2db      	uxtb	r3, r3
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff fece 	bl	8000ef0 <lcd_send_cmd>
	for (int i=0; i<8; i++) {
 8001154:	2300      	movs	r3, #0
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	e009      	b.n	800116e <lcd_CustomChar_create+0x44>
		lcd_send_data(charmap[i]);
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	683a      	ldr	r2, [r7, #0]
 800115e:	4413      	add	r3, r2
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff fef8 	bl	8000f58 <lcd_send_data>
	for (int i=0; i<8; i++) {
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	3301      	adds	r3, #1
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	2b07      	cmp	r3, #7
 8001172:	ddf2      	ble.n	800115a <lcd_CustomChar_create+0x30>
	}
} //fin lcd_CustomChar_create ()
 8001174:	bf00      	nop
 8001176:	bf00      	nop
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
	...

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001186:	f000 fe69 	bl	8001e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118a:	f000 f877 	bl	800127c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800118e:	f7ff fe15 	bl	8000dbc <MX_GPIO_Init>
  MX_ADC1_Init();
 8001192:	f7ff fcd9 	bl	8000b48 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001196:	f7ff fd15 	bl	8000bc4 <MX_ADC2_Init>
  MX_I2C1_Init();
 800119a:	f7ff fe3d 	bl	8000e18 <MX_I2C1_Init>
  MX_SPI1_Init();
 800119e:	f000 fbef 	bl	8001980 <MX_SPI1_Init>
  MX_TIM2_Init();
 80011a2:	f000 fd45 	bl	8001c30 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80011a6:	f000 fdb5 	bl	8001d14 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_I2C_Init(&hi2c1);
  HAL_TIM_Base_Start_IT(&htim2);
 80011aa:	482e      	ldr	r0, [pc, #184]	; (8001264 <main+0xe4>)
 80011ac:	f003 fa16 	bl	80045dc <HAL_TIM_Base_Start_IT>
//  HAL_ADC_Start(&hadc1);

  HAL_StatusTypeDef i2c_status;

  for (uint8_t i = 0; i < 128; i++){
 80011b0:	2300      	movs	r3, #0
 80011b2:	71fb      	strb	r3, [r7, #7]
 80011b4:	e011      	b.n	80011da <main+0x5a>
	  i2c_status = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 1, 10);
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	b299      	uxth	r1, r3
 80011be:	230a      	movs	r3, #10
 80011c0:	2201      	movs	r2, #1
 80011c2:	4829      	ldr	r0, [pc, #164]	; (8001268 <main+0xe8>)
 80011c4:	f002 f884 	bl	80032d0 <HAL_I2C_IsDeviceReady>
 80011c8:	4603      	mov	r3, r0
 80011ca:	71bb      	strb	r3, [r7, #6]
	  if(i2c_status == HAL_OK){
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d100      	bne.n	80011d4 <main+0x54>
		  __NOP();
 80011d2:	bf00      	nop
  for (uint8_t i = 0; i < 128; i++){
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	3301      	adds	r3, #1
 80011d8:	71fb      	strb	r3, [r7, #7]
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	dae9      	bge.n	80011b6 <main+0x36>
	  }
  }

  lcd_init(&hi2c1, 0x27);
 80011e2:	2127      	movs	r1, #39	; 0x27
 80011e4:	4820      	ldr	r0, [pc, #128]	; (8001268 <main+0xe8>)
 80011e6:	f7ff ff3b 	bl	8001060 <lcd_init>
  init_botonera(&hi2c1, 0x20);
 80011ea:	2120      	movs	r1, #32
 80011ec:	481e      	ldr	r0, [pc, #120]	; (8001268 <main+0xe8>)
 80011ee:	f7ff fb7f 	bl	80008f0 <init_botonera>
  init_sensores(&hadc1);
 80011f2:	481e      	ldr	r0, [pc, #120]	; (800126c <main+0xec>)
 80011f4:	f7ff fd8a 	bl	8000d0c <init_sensores>
  start_menu(0);
 80011f8:	2000      	movs	r0, #0
 80011fa:	f000 f8b5 	bl	8001368 <start_menu>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_tim2 != 0){
 80011fe:	4b1c      	ldr	r3, [pc, #112]	; (8001270 <main+0xf0>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d028      	beq.n	8001258 <main+0xd8>

		  if (periodo_IOport != 0){
 8001206:	4b1b      	ldr	r3, [pc, #108]	; (8001274 <main+0xf4>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d006      	beq.n	800121c <main+0x9c>
			  periodo_IOport--;
 800120e:	4b19      	ldr	r3, [pc, #100]	; (8001274 <main+0xf4>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	3b01      	subs	r3, #1
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b17      	ldr	r3, [pc, #92]	; (8001274 <main+0xf4>)
 8001218:	701a      	strb	r2, [r3, #0]
 800121a:	e006      	b.n	800122a <main+0xaa>
		  }else{
			  lecturaTeclas(); //cada 20 ms.
 800121c:	f7ff fb94 	bl	8000948 <lecturaTeclas>
			  update_outputs(); //cada 20 ms.
 8001220:	f7ff fc3e 	bl	8000aa0 <update_outputs>
			  periodo_IOport = 1;
 8001224:	4b13      	ldr	r3, [pc, #76]	; (8001274 <main+0xf4>)
 8001226:	2201      	movs	r2, #1
 8001228:	701a      	strb	r2, [r3, #0]
		  } //fin if periodo_IOport

		  if (periodo_temp != 0){
 800122a:	4b13      	ldr	r3, [pc, #76]	; (8001278 <main+0xf8>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d006      	beq.n	8001240 <main+0xc0>
			  periodo_temp--;
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <main+0xf8>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	3b01      	subs	r3, #1
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <main+0xf8>)
 800123c:	701a      	strb	r2, [r3, #0]
 800123e:	e008      	b.n	8001252 <main+0xd2>
		  }else{
			  update_DHT();
 8001240:	f7ff fd72 	bl	8000d28 <update_DHT>
			  update_ldr();
 8001244:	f7ff fd9a 	bl	8000d7c <update_ldr>
			  refresh_infoDHT();
 8001248:	f000 fb8e 	bl	8001968 <refresh_infoDHT>
			  periodo_temp = 99;
 800124c:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <main+0xf8>)
 800124e:	2263      	movs	r2, #99	; 0x63
 8001250:	701a      	strb	r2, [r3, #0]
		  }

		  flag_tim2 = 0;
 8001252:	4b07      	ldr	r3, [pc, #28]	; (8001270 <main+0xf0>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
	  } //fin if flag_tim2

	  check_menu();
 8001258:	f000 f8ac 	bl	80013b4 <check_menu>
	  update_teclas();
 800125c:	f7ff fb88 	bl	8000970 <update_teclas>
	  if (flag_tim2 != 0){
 8001260:	e7cd      	b.n	80011fe <main+0x7e>
 8001262:	bf00      	nop
 8001264:	20000290 	.word	0x20000290
 8001268:	20000190 	.word	0x20000190
 800126c:	2000011c 	.word	0x2000011c
 8001270:	200001e9 	.word	0x200001e9
 8001274:	20000018 	.word	0x20000018
 8001278:	20000019 	.word	0x20000019

0800127c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b094      	sub	sp, #80	; 0x50
 8001280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001282:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001286:	2228      	movs	r2, #40	; 0x28
 8001288:	2100      	movs	r1, #0
 800128a:	4618      	mov	r0, r3
 800128c:	f004 f88e 	bl	80053ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012ac:	2301      	movs	r3, #1
 80012ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012b6:	2300      	movs	r3, #0
 80012b8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ba:	2301      	movs	r3, #1
 80012bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012be:	2302      	movs	r3, #2
 80012c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012c8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d2:	4618      	mov	r0, r3
 80012d4:	f002 fc26 	bl	8003b24 <HAL_RCC_OscConfig>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80012de:	f000 f83d 	bl	800135c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e2:	230f      	movs	r3, #15
 80012e4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e6:	2302      	movs	r3, #2
 80012e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012f2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f4:	2300      	movs	r3, #0
 80012f6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012f8:	f107 0314 	add.w	r3, r7, #20
 80012fc:	2102      	movs	r1, #2
 80012fe:	4618      	mov	r0, r3
 8001300:	f002 fe92 	bl	8004028 <HAL_RCC_ClockConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800130a:	f000 f827 	bl	800135c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800130e:	2302      	movs	r3, #2
 8001310:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001312:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001316:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	4618      	mov	r0, r3
 800131c:	f003 f81c 	bl	8004358 <HAL_RCCEx_PeriphCLKConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001326:	f000 f819 	bl	800135c <Error_Handler>
  }
}
 800132a:	bf00      	nop
 800132c:	3750      	adds	r7, #80	; 0x50
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001344:	d102      	bne.n	800134c <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_tim2 = 1;
 8001346:	4b04      	ldr	r3, [pc, #16]	; (8001358 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001348:	2201      	movs	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
	}
} //fin HAL_TIM_PeriodElapsedCallback()
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	200001e9 	.word	0x200001e9

0800135c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001360:	b672      	cpsid	i
}
 8001362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001364:	e7fe      	b.n	8001364 <Error_Handler+0x8>
	...

08001368 <start_menu>:
};

/////////////////////////////////////////
//         FUNCIONES PUBLICAS          //
/////////////////////////////////////////
void start_menu (uint8_t service){
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
	lcd_CustomChar_create(0, arriba);
 8001372:	490b      	ldr	r1, [pc, #44]	; (80013a0 <start_menu+0x38>)
 8001374:	2000      	movs	r0, #0
 8001376:	f7ff fed8 	bl	800112a <lcd_CustomChar_create>
	lcd_CustomChar_create(1, abajo);
 800137a:	490a      	ldr	r1, [pc, #40]	; (80013a4 <start_menu+0x3c>)
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff fed4 	bl	800112a <lcd_CustomChar_create>
	lcd_CustomChar_create(2, grados);
 8001382:	4909      	ldr	r1, [pc, #36]	; (80013a8 <start_menu+0x40>)
 8001384:	2002      	movs	r0, #2
 8001386:	f7ff fed0 	bl	800112a <lcd_CustomChar_create>
	menuActual = &menu[MENU_INFO];
 800138a:	4b08      	ldr	r3, [pc, #32]	; (80013ac <start_menu+0x44>)
 800138c:	4a08      	ldr	r2, [pc, #32]	; (80013b0 <start_menu+0x48>)
 800138e:	601a      	str	r2, [r3, #0]
	menuActual->inicia_menu();
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <start_menu+0x44>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	4798      	blx	r3
} //fin start_menu()
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	2000001c 	.word	0x2000001c
 80013a4:	20000024 	.word	0x20000024
 80013a8:	2000002c 	.word	0x2000002c
 80013ac:	200001ec 	.word	0x200001ec
 80013b0:	20000034 	.word	0x20000034

080013b4 <check_menu>:


void check_menu (void){
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	menuActual->accion();
 80013b8:	4b02      	ldr	r3, [pc, #8]	; (80013c4 <check_menu+0x10>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	4798      	blx	r3
} //fin check_menu()
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	200001ec 	.word	0x200001ec

080013c8 <init_Info>:

/////////////////////////////////////////
//          INICIALIZADORES            //
/////////////////////////////////////////

void init_Info (void){
 80013c8:	b590      	push	{r4, r7, lr}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0

	sensorDHT = get_datosDHT();
 80013ce:	4c24      	ldr	r4, [pc, #144]	; (8001460 <init_Info+0x98>)
 80013d0:	463b      	mov	r3, r7
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff fcc0 	bl	8000d58 <get_datosDHT>
 80013d8:	4622      	mov	r2, r4
 80013da:	463b      	mov	r3, r7
 80013dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80013e0:	e882 0003 	stmia.w	r2, {r0, r1}
	temperatura = sensorDHT.temp;
 80013e4:	4b1e      	ldr	r3, [pc, #120]	; (8001460 <init_Info+0x98>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff f871 	bl	80004d0 <__aeabi_f2iz>
 80013ee:	4603      	mov	r3, r0
 80013f0:	b25a      	sxtb	r2, r3
 80013f2:	4b1c      	ldr	r3, [pc, #112]	; (8001464 <init_Info+0x9c>)
 80013f4:	701a      	strb	r2, [r3, #0]
	humedad = sensorDHT.hum;
 80013f6:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <init_Info+0x98>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff f868 	bl	80004d0 <__aeabi_f2iz>
 8001400:	4603      	mov	r3, r0
 8001402:	b25a      	sxtb	r2, r3
 8001404:	4b18      	ldr	r3, [pc, #96]	; (8001468 <init_Info+0xa0>)
 8001406:	701a      	strb	r2, [r3, #0]

	lcd_clear();
 8001408:	f7ff fdda 	bl	8000fc0 <lcd_clear>
	lcd_put_cur(0, 0);
 800140c:	2100      	movs	r1, #0
 800140e:	2000      	movs	r0, #0
 8001410:	f7ff fdee 	bl	8000ff0 <lcd_put_cur>
	sprintf(texto, "Temp: %02d C", temperatura);
 8001414:	4b13      	ldr	r3, [pc, #76]	; (8001464 <init_Info+0x9c>)
 8001416:	f993 3000 	ldrsb.w	r3, [r3]
 800141a:	461a      	mov	r2, r3
 800141c:	4913      	ldr	r1, [pc, #76]	; (800146c <init_Info+0xa4>)
 800141e:	4814      	ldr	r0, [pc, #80]	; (8001470 <init_Info+0xa8>)
 8001420:	f003 ffcc 	bl	80053bc <siprintf>
	lcd_send_string(texto);
 8001424:	4812      	ldr	r0, [pc, #72]	; (8001470 <init_Info+0xa8>)
 8001426:	f7ff fe6b 	bl	8001100 <lcd_send_string>
	lcd_put_cur(8, 0);
 800142a:	2100      	movs	r1, #0
 800142c:	2008      	movs	r0, #8
 800142e:	f7ff fddf 	bl	8000ff0 <lcd_put_cur>
	lcd_send_customChar(2); //grados
 8001432:	2002      	movs	r0, #2
 8001434:	f7ff fd90 	bl	8000f58 <lcd_send_data>
	lcd_put_cur(0, 1);
 8001438:	2101      	movs	r1, #1
 800143a:	2000      	movs	r0, #0
 800143c:	f7ff fdd8 	bl	8000ff0 <lcd_put_cur>
	sprintf(texto, "Humedad: %02d%%", humedad);
 8001440:	4b09      	ldr	r3, [pc, #36]	; (8001468 <init_Info+0xa0>)
 8001442:	f993 3000 	ldrsb.w	r3, [r3]
 8001446:	461a      	mov	r2, r3
 8001448:	490a      	ldr	r1, [pc, #40]	; (8001474 <init_Info+0xac>)
 800144a:	4809      	ldr	r0, [pc, #36]	; (8001470 <init_Info+0xa8>)
 800144c:	f003 ffb6 	bl	80053bc <siprintf>
	lcd_send_string(texto);
 8001450:	4807      	ldr	r0, [pc, #28]	; (8001470 <init_Info+0xa8>)
 8001452:	f7ff fe55 	bl	8001100 <lcd_send_string>
} //fin init_Info()
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	bd90      	pop	{r4, r7, pc}
 800145e:	bf00      	nop
 8001460:	20000224 	.word	0x20000224
 8001464:	2000022c 	.word	0x2000022c
 8001468:	2000022d 	.word	0x2000022d
 800146c:	08005cd8 	.word	0x08005cd8
 8001470:	200001f0 	.word	0x200001f0
 8001474:	08005ce8 	.word	0x08005ce8

08001478 <init_Seleccion>:


void init_Seleccion (void){
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	lcd_clear();
 800147c:	f7ff fda0 	bl	8000fc0 <lcd_clear>
	lcd_put_cur(6, 0);
 8001480:	2100      	movs	r1, #0
 8001482:	2006      	movs	r0, #6
 8001484:	f7ff fdb4 	bl	8000ff0 <lcd_put_cur>
	lcd_send_string("MENU");
 8001488:	481b      	ldr	r0, [pc, #108]	; (80014f8 <init_Seleccion+0x80>)
 800148a:	f7ff fe39 	bl	8001100 <lcd_send_string>
	lcd_put_cur(0, 1);
 800148e:	2101      	movs	r1, #1
 8001490:	2000      	movs	r0, #0
 8001492:	f7ff fdad 	bl	8000ff0 <lcd_put_cur>
	lcd_send_data(0x7F); //<-
 8001496:	207f      	movs	r0, #127	; 0x7f
 8001498:	f7ff fd5e 	bl	8000f58 <lcd_send_data>
	switch (cursor){
 800149c:	4b17      	ldr	r3, [pc, #92]	; (80014fc <init_Seleccion+0x84>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d016      	beq.n	80014d2 <init_Seleccion+0x5a>
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	dc1c      	bgt.n	80014e2 <init_Seleccion+0x6a>
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d002      	beq.n	80014b2 <init_Seleccion+0x3a>
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d008      	beq.n	80014c2 <init_Seleccion+0x4a>
		case 2:
			lcd_put_cur(2, 1);
			lcd_send_string("UMBRAL NOCHE");
		break;
		default:
		break;
 80014b0:	e017      	b.n	80014e2 <init_Seleccion+0x6a>
			lcd_put_cur(2, 1);
 80014b2:	2101      	movs	r1, #1
 80014b4:	2002      	movs	r0, #2
 80014b6:	f7ff fd9b 	bl	8000ff0 <lcd_put_cur>
			lcd_send_string("MODO DE LUZ");
 80014ba:	4811      	ldr	r0, [pc, #68]	; (8001500 <init_Seleccion+0x88>)
 80014bc:	f7ff fe20 	bl	8001100 <lcd_send_string>
		break;
 80014c0:	e010      	b.n	80014e4 <init_Seleccion+0x6c>
			lcd_put_cur(3, 1);
 80014c2:	2101      	movs	r1, #1
 80014c4:	2003      	movs	r0, #3
 80014c6:	f7ff fd93 	bl	8000ff0 <lcd_put_cur>
			lcd_send_string("UMBRAL DIA");
 80014ca:	480e      	ldr	r0, [pc, #56]	; (8001504 <init_Seleccion+0x8c>)
 80014cc:	f7ff fe18 	bl	8001100 <lcd_send_string>
		break;
 80014d0:	e008      	b.n	80014e4 <init_Seleccion+0x6c>
			lcd_put_cur(2, 1);
 80014d2:	2101      	movs	r1, #1
 80014d4:	2002      	movs	r0, #2
 80014d6:	f7ff fd8b 	bl	8000ff0 <lcd_put_cur>
			lcd_send_string("UMBRAL NOCHE");
 80014da:	480b      	ldr	r0, [pc, #44]	; (8001508 <init_Seleccion+0x90>)
 80014dc:	f7ff fe10 	bl	8001100 <lcd_send_string>
		break;
 80014e0:	e000      	b.n	80014e4 <init_Seleccion+0x6c>
		break;
 80014e2:	bf00      	nop
	} //fin switch cursor
	lcd_put_cur(15, 1);
 80014e4:	2101      	movs	r1, #1
 80014e6:	200f      	movs	r0, #15
 80014e8:	f7ff fd82 	bl	8000ff0 <lcd_put_cur>
	lcd_send_data(0x7E); //->
 80014ec:	207e      	movs	r0, #126	; 0x7e
 80014ee:	f7ff fd33 	bl	8000f58 <lcd_send_data>
} //fin init_Seleccion()
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	08005cf8 	.word	0x08005cf8
 80014fc:	2000022f 	.word	0x2000022f
 8001500:	08005d00 	.word	0x08005d00
 8001504:	08005d0c 	.word	0x08005d0c
 8001508:	08005d18 	.word	0x08005d18

0800150c <init_ModoLuz>:


void init_ModoLuz (void){
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	lcd_clear();
 8001510:	f7ff fd56 	bl	8000fc0 <lcd_clear>
	lcd_put_cur(2, 0);
 8001514:	2100      	movs	r1, #0
 8001516:	2002      	movs	r0, #2
 8001518:	f7ff fd6a 	bl	8000ff0 <lcd_put_cur>
	lcd_send_string("MODO DE LUZ");
 800151c:	4814      	ldr	r0, [pc, #80]	; (8001570 <init_ModoLuz+0x64>)
 800151e:	f7ff fdef 	bl	8001100 <lcd_send_string>
	lcd_put_cur(2, 1);
 8001522:	2101      	movs	r1, #1
 8001524:	2002      	movs	r0, #2
 8001526:	f7ff fd63 	bl	8000ff0 <lcd_put_cur>
	lcd_send_data(0x7F); //<-
 800152a:	207f      	movs	r0, #127	; 0x7f
 800152c:	f7ff fd14 	bl	8000f58 <lcd_send_data>
	lcd_put_cur(7, 1);
 8001530:	2101      	movs	r1, #1
 8001532:	2007      	movs	r0, #7
 8001534:	f7ff fd5c 	bl	8000ff0 <lcd_put_cur>
	aux_modoLuz = modoLuz;
 8001538:	4b0e      	ldr	r3, [pc, #56]	; (8001574 <init_ModoLuz+0x68>)
 800153a:	781a      	ldrb	r2, [r3, #0]
 800153c:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <init_ModoLuz+0x6c>)
 800153e:	701a      	strb	r2, [r3, #0]
	switch (aux_modoLuz) {
 8001540:	4b0d      	ldr	r3, [pc, #52]	; (8001578 <init_ModoLuz+0x6c>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d002      	beq.n	800154e <init_ModoLuz+0x42>
 8001548:	2b01      	cmp	r3, #1
 800154a:	d004      	beq.n	8001556 <init_ModoLuz+0x4a>
		break;
		case 1:
			lcd_send_string("ON");
		break;
		default:
		break;
 800154c:	e007      	b.n	800155e <init_ModoLuz+0x52>
			lcd_send_string("OFF");
 800154e:	480b      	ldr	r0, [pc, #44]	; (800157c <init_ModoLuz+0x70>)
 8001550:	f7ff fdd6 	bl	8001100 <lcd_send_string>
		break;
 8001554:	e003      	b.n	800155e <init_ModoLuz+0x52>
			lcd_send_string("ON");
 8001556:	480a      	ldr	r0, [pc, #40]	; (8001580 <init_ModoLuz+0x74>)
 8001558:	f7ff fdd2 	bl	8001100 <lcd_send_string>
		break;
 800155c:	bf00      	nop
	} //fin switch modoLuz
	lcd_put_cur(13, 1);
 800155e:	2101      	movs	r1, #1
 8001560:	200d      	movs	r0, #13
 8001562:	f7ff fd45 	bl	8000ff0 <lcd_put_cur>
	lcd_send_data(0x7E); //->
 8001566:	207e      	movs	r0, #126	; 0x7e
 8001568:	f7ff fcf6 	bl	8000f58 <lcd_send_data>
} //fin init_ModoLuz()
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}
 8001570:	08005d00 	.word	0x08005d00
 8001574:	20000230 	.word	0x20000230
 8001578:	20000231 	.word	0x20000231
 800157c:	08005d28 	.word	0x08005d28
 8001580:	08005d2c 	.word	0x08005d2c

08001584 <init_LdrPrende>:


void init_LdrPrende (void){
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

} //fin init_LdrPrende()
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <init_LdrApaga>:


void init_LdrApaga (void){
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0

} //fin init_LdrApaga()
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr

0800159c <acc_Info>:

/////////////////////////////////////////
//            ACCIONES                 //
/////////////////////////////////////////

void acc_Info (void){
 800159c:	b590      	push	{r4, r7, lr}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0

	if (flag_infoDHT != 0){
 80015a2:	4b30      	ldr	r3, [pc, #192]	; (8001664 <acc_Info+0xc8>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d04b      	beq.n	8001642 <acc_Info+0xa6>
		sensorDHT = get_datosDHT();
 80015aa:	4c2f      	ldr	r4, [pc, #188]	; (8001668 <acc_Info+0xcc>)
 80015ac:	463b      	mov	r3, r7
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff fbd2 	bl	8000d58 <get_datosDHT>
 80015b4:	4622      	mov	r2, r4
 80015b6:	463b      	mov	r3, r7
 80015b8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015bc:	e882 0003 	stmia.w	r2, {r0, r1}
		temperatura = sensorDHT.temp;
 80015c0:	4b29      	ldr	r3, [pc, #164]	; (8001668 <acc_Info+0xcc>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7fe ff83 	bl	80004d0 <__aeabi_f2iz>
 80015ca:	4603      	mov	r3, r0
 80015cc:	b25a      	sxtb	r2, r3
 80015ce:	4b27      	ldr	r3, [pc, #156]	; (800166c <acc_Info+0xd0>)
 80015d0:	701a      	strb	r2, [r3, #0]
		humedad = sensorDHT.hum;
 80015d2:	4b25      	ldr	r3, [pc, #148]	; (8001668 <acc_Info+0xcc>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7fe ff7a 	bl	80004d0 <__aeabi_f2iz>
 80015dc:	4603      	mov	r3, r0
 80015de:	b25a      	sxtb	r2, r3
 80015e0:	4b23      	ldr	r3, [pc, #140]	; (8001670 <acc_Info+0xd4>)
 80015e2:	701a      	strb	r2, [r3, #0]

		lcd_put_cur(6, 0);
 80015e4:	2100      	movs	r1, #0
 80015e6:	2006      	movs	r0, #6
 80015e8:	f7ff fd02 	bl	8000ff0 <lcd_put_cur>
		sprintf(texto, "%02d", temperatura);
 80015ec:	4b1f      	ldr	r3, [pc, #124]	; (800166c <acc_Info+0xd0>)
 80015ee:	f993 3000 	ldrsb.w	r3, [r3]
 80015f2:	461a      	mov	r2, r3
 80015f4:	491f      	ldr	r1, [pc, #124]	; (8001674 <acc_Info+0xd8>)
 80015f6:	4820      	ldr	r0, [pc, #128]	; (8001678 <acc_Info+0xdc>)
 80015f8:	f003 fee0 	bl	80053bc <siprintf>
		lcd_send_string(texto);
 80015fc:	481e      	ldr	r0, [pc, #120]	; (8001678 <acc_Info+0xdc>)
 80015fe:	f7ff fd7f 	bl	8001100 <lcd_send_string>
		lcd_put_cur(8, 0);
 8001602:	2100      	movs	r1, #0
 8001604:	2008      	movs	r0, #8
 8001606:	f7ff fcf3 	bl	8000ff0 <lcd_put_cur>
		lcd_send_customChar(2); //grados
 800160a:	2002      	movs	r0, #2
 800160c:	f7ff fca4 	bl	8000f58 <lcd_send_data>
		lcd_put_cur(9, 0);
 8001610:	2100      	movs	r1, #0
 8001612:	2009      	movs	r0, #9
 8001614:	f7ff fcec 	bl	8000ff0 <lcd_put_cur>
		lcd_send_string("C");
 8001618:	4818      	ldr	r0, [pc, #96]	; (800167c <acc_Info+0xe0>)
 800161a:	f7ff fd71 	bl	8001100 <lcd_send_string>

		lcd_put_cur(9, 1);
 800161e:	2101      	movs	r1, #1
 8001620:	2009      	movs	r0, #9
 8001622:	f7ff fce5 	bl	8000ff0 <lcd_put_cur>
		sprintf(texto, "%02d%% ", humedad);
 8001626:	4b12      	ldr	r3, [pc, #72]	; (8001670 <acc_Info+0xd4>)
 8001628:	f993 3000 	ldrsb.w	r3, [r3]
 800162c:	461a      	mov	r2, r3
 800162e:	4914      	ldr	r1, [pc, #80]	; (8001680 <acc_Info+0xe4>)
 8001630:	4811      	ldr	r0, [pc, #68]	; (8001678 <acc_Info+0xdc>)
 8001632:	f003 fec3 	bl	80053bc <siprintf>
		lcd_send_string(texto);
 8001636:	4810      	ldr	r0, [pc, #64]	; (8001678 <acc_Info+0xdc>)
 8001638:	f7ff fd62 	bl	8001100 <lcd_send_string>

		flag_infoDHT = 0;
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <acc_Info+0xc8>)
 800163e:	2200      	movs	r2, #0
 8001640:	701a      	strb	r2, [r3, #0]
	} //fin if flag_infoDHT

	if (getStatBoton(IN_OK) == FALL){
 8001642:	2003      	movs	r0, #3
 8001644:	f7ff f9c0 	bl	80009c8 <getStatBoton>
 8001648:	4603      	mov	r3, r0
 800164a:	2b02      	cmp	r3, #2
 800164c:	d106      	bne.n	800165c <acc_Info+0xc0>
		menuActual = &menu[MENU_SELECCION];
 800164e:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <acc_Info+0xe8>)
 8001650:	4a0d      	ldr	r2, [pc, #52]	; (8001688 <acc_Info+0xec>)
 8001652:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8001654:	4b0b      	ldr	r3, [pc, #44]	; (8001684 <acc_Info+0xe8>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	4798      	blx	r3
	} //fin if IN_OK
} //fin acc_Info()
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	bd90      	pop	{r4, r7, pc}
 8001664:	2000022e 	.word	0x2000022e
 8001668:	20000224 	.word	0x20000224
 800166c:	2000022c 	.word	0x2000022c
 8001670:	2000022d 	.word	0x2000022d
 8001674:	08005d30 	.word	0x08005d30
 8001678:	200001f0 	.word	0x200001f0
 800167c:	08005d38 	.word	0x08005d38
 8001680:	08005d3c 	.word	0x08005d3c
 8001684:	200001ec 	.word	0x200001ec
 8001688:	20000044 	.word	0x20000044

0800168c <acc_Seleccion>:


void acc_Seleccion (void){
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0

	if (getStatBoton(IN_BACK) == FALL){
 8001690:	2002      	movs	r0, #2
 8001692:	f7ff f999 	bl	80009c8 <getStatBoton>
 8001696:	4603      	mov	r3, r0
 8001698:	2b02      	cmp	r3, #2
 800169a:	d106      	bne.n	80016aa <acc_Seleccion+0x1e>
		menuActual = &menu[MENU_INFO];
 800169c:	4b46      	ldr	r3, [pc, #280]	; (80017b8 <acc_Seleccion+0x12c>)
 800169e:	4a47      	ldr	r2, [pc, #284]	; (80017bc <acc_Seleccion+0x130>)
 80016a0:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 80016a2:	4b45      	ldr	r3, [pc, #276]	; (80017b8 <acc_Seleccion+0x12c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	4798      	blx	r3
	} //fin if IN_BACK

	if (getStatBoton(IN_LEFT) == FALL){
 80016aa:	2000      	movs	r0, #0
 80016ac:	f7ff f98c 	bl	80009c8 <getStatBoton>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d127      	bne.n	8001706 <acc_Seleccion+0x7a>
		cursor--;
 80016b6:	4b42      	ldr	r3, [pc, #264]	; (80017c0 <acc_Seleccion+0x134>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	3b01      	subs	r3, #1
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4b40      	ldr	r3, [pc, #256]	; (80017c0 <acc_Seleccion+0x134>)
 80016c0:	701a      	strb	r2, [r3, #0]
		if (cursor > 2) cursor = 2;
 80016c2:	4b3f      	ldr	r3, [pc, #252]	; (80017c0 <acc_Seleccion+0x134>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d902      	bls.n	80016d0 <acc_Seleccion+0x44>
 80016ca:	4b3d      	ldr	r3, [pc, #244]	; (80017c0 <acc_Seleccion+0x134>)
 80016cc:	2202      	movs	r2, #2
 80016ce:	701a      	strb	r2, [r3, #0]

		lcd_put_cur(1, 1);
 80016d0:	2101      	movs	r1, #1
 80016d2:	2001      	movs	r0, #1
 80016d4:	f7ff fc8c 	bl	8000ff0 <lcd_put_cur>
		switch (cursor){
 80016d8:	4b39      	ldr	r3, [pc, #228]	; (80017c0 <acc_Seleccion+0x134>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d00e      	beq.n	80016fe <acc_Seleccion+0x72>
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	dc12      	bgt.n	800170a <acc_Seleccion+0x7e>
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d002      	beq.n	80016ee <acc_Seleccion+0x62>
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d004      	beq.n	80016f6 <acc_Seleccion+0x6a>
			break;
			case 2:
				lcd_send_string(" UMBRAL NOCHE ");
			break;
			default:
			break;
 80016ec:	e00d      	b.n	800170a <acc_Seleccion+0x7e>
				lcd_send_string(" MODO DE LUZ  ");
 80016ee:	4835      	ldr	r0, [pc, #212]	; (80017c4 <acc_Seleccion+0x138>)
 80016f0:	f7ff fd06 	bl	8001100 <lcd_send_string>
			break;
 80016f4:	e00a      	b.n	800170c <acc_Seleccion+0x80>
				lcd_send_string("  UMBRAL DIA  ");
 80016f6:	4834      	ldr	r0, [pc, #208]	; (80017c8 <acc_Seleccion+0x13c>)
 80016f8:	f7ff fd02 	bl	8001100 <lcd_send_string>
			break;
 80016fc:	e006      	b.n	800170c <acc_Seleccion+0x80>
				lcd_send_string(" UMBRAL NOCHE ");
 80016fe:	4833      	ldr	r0, [pc, #204]	; (80017cc <acc_Seleccion+0x140>)
 8001700:	f7ff fcfe 	bl	8001100 <lcd_send_string>
			break;
 8001704:	e002      	b.n	800170c <acc_Seleccion+0x80>
		} //fin switch cursor
	} //fin if IN_LEFT
 8001706:	bf00      	nop
 8001708:	e000      	b.n	800170c <acc_Seleccion+0x80>
			break;
 800170a:	bf00      	nop

	if (getStatBoton(IN_RIGHT) == FALL){
 800170c:	2001      	movs	r0, #1
 800170e:	f7ff f95b 	bl	80009c8 <getStatBoton>
 8001712:	4603      	mov	r3, r0
 8001714:	2b02      	cmp	r3, #2
 8001716:	d127      	bne.n	8001768 <acc_Seleccion+0xdc>
		cursor++;
 8001718:	4b29      	ldr	r3, [pc, #164]	; (80017c0 <acc_Seleccion+0x134>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	3301      	adds	r3, #1
 800171e:	b2da      	uxtb	r2, r3
 8001720:	4b27      	ldr	r3, [pc, #156]	; (80017c0 <acc_Seleccion+0x134>)
 8001722:	701a      	strb	r2, [r3, #0]
		if (cursor > 2) cursor = 0;
 8001724:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <acc_Seleccion+0x134>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b02      	cmp	r3, #2
 800172a:	d902      	bls.n	8001732 <acc_Seleccion+0xa6>
 800172c:	4b24      	ldr	r3, [pc, #144]	; (80017c0 <acc_Seleccion+0x134>)
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]

		lcd_put_cur(1, 1);
 8001732:	2101      	movs	r1, #1
 8001734:	2001      	movs	r0, #1
 8001736:	f7ff fc5b 	bl	8000ff0 <lcd_put_cur>
		switch (cursor){
 800173a:	4b21      	ldr	r3, [pc, #132]	; (80017c0 <acc_Seleccion+0x134>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	2b02      	cmp	r3, #2
 8001740:	d00e      	beq.n	8001760 <acc_Seleccion+0xd4>
 8001742:	2b02      	cmp	r3, #2
 8001744:	dc12      	bgt.n	800176c <acc_Seleccion+0xe0>
 8001746:	2b00      	cmp	r3, #0
 8001748:	d002      	beq.n	8001750 <acc_Seleccion+0xc4>
 800174a:	2b01      	cmp	r3, #1
 800174c:	d004      	beq.n	8001758 <acc_Seleccion+0xcc>
			break;
			case 2:
				lcd_send_string(" UMBRAL NOCHE ");
			break;
			default:
			break;
 800174e:	e00d      	b.n	800176c <acc_Seleccion+0xe0>
				lcd_send_string(" MODO DE LUZ  ");
 8001750:	481c      	ldr	r0, [pc, #112]	; (80017c4 <acc_Seleccion+0x138>)
 8001752:	f7ff fcd5 	bl	8001100 <lcd_send_string>
			break;
 8001756:	e00a      	b.n	800176e <acc_Seleccion+0xe2>
				lcd_send_string("  UMBRAL DIA  ");
 8001758:	481b      	ldr	r0, [pc, #108]	; (80017c8 <acc_Seleccion+0x13c>)
 800175a:	f7ff fcd1 	bl	8001100 <lcd_send_string>
			break;
 800175e:	e006      	b.n	800176e <acc_Seleccion+0xe2>
				lcd_send_string(" UMBRAL NOCHE ");
 8001760:	481a      	ldr	r0, [pc, #104]	; (80017cc <acc_Seleccion+0x140>)
 8001762:	f7ff fccd 	bl	8001100 <lcd_send_string>
			break;
 8001766:	e002      	b.n	800176e <acc_Seleccion+0xe2>
		} //fin switch cursor
	} //fin if IN_RIGHT
 8001768:	bf00      	nop
 800176a:	e000      	b.n	800176e <acc_Seleccion+0xe2>
			break;
 800176c:	bf00      	nop

	if (getStatBoton(IN_OK) == FALL){
 800176e:	2003      	movs	r0, #3
 8001770:	f7ff f92a 	bl	80009c8 <getStatBoton>
 8001774:	4603      	mov	r3, r0
 8001776:	2b02      	cmp	r3, #2
 8001778:	d11b      	bne.n	80017b2 <acc_Seleccion+0x126>
		switch (cursor){
 800177a:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <acc_Seleccion+0x134>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d00e      	beq.n	80017a0 <acc_Seleccion+0x114>
 8001782:	2b02      	cmp	r3, #2
 8001784:	dc10      	bgt.n	80017a8 <acc_Seleccion+0x11c>
 8001786:	2b00      	cmp	r3, #0
 8001788:	d002      	beq.n	8001790 <acc_Seleccion+0x104>
 800178a:	2b01      	cmp	r3, #1
 800178c:	d004      	beq.n	8001798 <acc_Seleccion+0x10c>
			break;
			case 2:
				menuActual = &menu[MENU_LDR_PRENDE];
			break;
			default:
			break;
 800178e:	e00b      	b.n	80017a8 <acc_Seleccion+0x11c>
				menuActual = &menu[MENU_MODO_LUZ];
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <acc_Seleccion+0x12c>)
 8001792:	4a0f      	ldr	r2, [pc, #60]	; (80017d0 <acc_Seleccion+0x144>)
 8001794:	601a      	str	r2, [r3, #0]
			break;
 8001796:	e008      	b.n	80017aa <acc_Seleccion+0x11e>
				menuActual = &menu[MENU_LDR_APAGA];
 8001798:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <acc_Seleccion+0x12c>)
 800179a:	4a0e      	ldr	r2, [pc, #56]	; (80017d4 <acc_Seleccion+0x148>)
 800179c:	601a      	str	r2, [r3, #0]
			break;
 800179e:	e004      	b.n	80017aa <acc_Seleccion+0x11e>
				menuActual = &menu[MENU_LDR_PRENDE];
 80017a0:	4b05      	ldr	r3, [pc, #20]	; (80017b8 <acc_Seleccion+0x12c>)
 80017a2:	4a0d      	ldr	r2, [pc, #52]	; (80017d8 <acc_Seleccion+0x14c>)
 80017a4:	601a      	str	r2, [r3, #0]
			break;
 80017a6:	e000      	b.n	80017aa <acc_Seleccion+0x11e>
			break;
 80017a8:	bf00      	nop
		} //fin switch cursor
		menuActual->inicia_menu();
 80017aa:	4b03      	ldr	r3, [pc, #12]	; (80017b8 <acc_Seleccion+0x12c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	4798      	blx	r3
	} //fin if IN_OK

} //fin acc_Seleccion()
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	200001ec 	.word	0x200001ec
 80017bc:	20000034 	.word	0x20000034
 80017c0:	2000022f 	.word	0x2000022f
 80017c4:	08005d44 	.word	0x08005d44
 80017c8:	08005d54 	.word	0x08005d54
 80017cc:	08005d64 	.word	0x08005d64
 80017d0:	20000054 	.word	0x20000054
 80017d4:	20000074 	.word	0x20000074
 80017d8:	20000064 	.word	0x20000064

080017dc <acc_ModoLuz>:


void acc_ModoLuz (void){
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	if (getStatBoton(IN_BACK) == FALL){
 80017e0:	2002      	movs	r0, #2
 80017e2:	f7ff f8f1 	bl	80009c8 <getStatBoton>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b02      	cmp	r3, #2
 80017ea:	d106      	bne.n	80017fa <acc_ModoLuz+0x1e>
		menuActual = &menu[MENU_SELECCION];
 80017ec:	4b3a      	ldr	r3, [pc, #232]	; (80018d8 <acc_ModoLuz+0xfc>)
 80017ee:	4a3b      	ldr	r2, [pc, #236]	; (80018dc <acc_ModoLuz+0x100>)
 80017f0:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 80017f2:	4b39      	ldr	r3, [pc, #228]	; (80018d8 <acc_ModoLuz+0xfc>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	4798      	blx	r3
	} //fin if IN_BACK

	if (getStatBoton(IN_LEFT) == FALL){
 80017fa:	2000      	movs	r0, #0
 80017fc:	f7ff f8e4 	bl	80009c8 <getStatBoton>
 8001800:	4603      	mov	r3, r0
 8001802:	2b02      	cmp	r3, #2
 8001804:	d11d      	bne.n	8001842 <acc_ModoLuz+0x66>
		if (aux_modoLuz != 0){
 8001806:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <acc_ModoLuz+0x104>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <acc_ModoLuz+0x3a>
			aux_modoLuz = 0;
 800180e:	4b34      	ldr	r3, [pc, #208]	; (80018e0 <acc_ModoLuz+0x104>)
 8001810:	2200      	movs	r2, #0
 8001812:	701a      	strb	r2, [r3, #0]
 8001814:	e002      	b.n	800181c <acc_ModoLuz+0x40>
		}else{
			aux_modoLuz = 1;
 8001816:	4b32      	ldr	r3, [pc, #200]	; (80018e0 <acc_ModoLuz+0x104>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
		}

		lcd_put_cur(7, 1);
 800181c:	2101      	movs	r1, #1
 800181e:	2007      	movs	r0, #7
 8001820:	f7ff fbe6 	bl	8000ff0 <lcd_put_cur>
		switch (aux_modoLuz) {
 8001824:	4b2e      	ldr	r3, [pc, #184]	; (80018e0 <acc_ModoLuz+0x104>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <acc_ModoLuz+0x56>
 800182c:	2b01      	cmp	r3, #1
 800182e:	d004      	beq.n	800183a <acc_ModoLuz+0x5e>
			break;
			case 1:
				lcd_send_string("ON ");
			break;
			default:
			break;
 8001830:	e008      	b.n	8001844 <acc_ModoLuz+0x68>
				lcd_send_string("OFF");
 8001832:	482c      	ldr	r0, [pc, #176]	; (80018e4 <acc_ModoLuz+0x108>)
 8001834:	f7ff fc64 	bl	8001100 <lcd_send_string>
			break;
 8001838:	e004      	b.n	8001844 <acc_ModoLuz+0x68>
				lcd_send_string("ON ");
 800183a:	482b      	ldr	r0, [pc, #172]	; (80018e8 <acc_ModoLuz+0x10c>)
 800183c:	f7ff fc60 	bl	8001100 <lcd_send_string>
			break;
 8001840:	e000      	b.n	8001844 <acc_ModoLuz+0x68>
		} //fin switch modoLuz
	} //fin if IN_LEFT
 8001842:	bf00      	nop

	if (getStatBoton(IN_RIGHT) == FALL){
 8001844:	2001      	movs	r0, #1
 8001846:	f7ff f8bf 	bl	80009c8 <getStatBoton>
 800184a:	4603      	mov	r3, r0
 800184c:	2b02      	cmp	r3, #2
 800184e:	d11d      	bne.n	800188c <acc_ModoLuz+0xb0>
		if (aux_modoLuz != 0){
 8001850:	4b23      	ldr	r3, [pc, #140]	; (80018e0 <acc_ModoLuz+0x104>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d003      	beq.n	8001860 <acc_ModoLuz+0x84>
			aux_modoLuz = 0;
 8001858:	4b21      	ldr	r3, [pc, #132]	; (80018e0 <acc_ModoLuz+0x104>)
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
 800185e:	e002      	b.n	8001866 <acc_ModoLuz+0x8a>
		}else{
			aux_modoLuz = 1;
 8001860:	4b1f      	ldr	r3, [pc, #124]	; (80018e0 <acc_ModoLuz+0x104>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
		}

		lcd_put_cur(7, 1);
 8001866:	2101      	movs	r1, #1
 8001868:	2007      	movs	r0, #7
 800186a:	f7ff fbc1 	bl	8000ff0 <lcd_put_cur>
		switch (aux_modoLuz) {
 800186e:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <acc_ModoLuz+0x104>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d002      	beq.n	800187c <acc_ModoLuz+0xa0>
 8001876:	2b01      	cmp	r3, #1
 8001878:	d004      	beq.n	8001884 <acc_ModoLuz+0xa8>
			break;
			case 1:
				lcd_send_string("ON ");
			break;
			default:
			break;
 800187a:	e008      	b.n	800188e <acc_ModoLuz+0xb2>
				lcd_send_string("OFF");
 800187c:	4819      	ldr	r0, [pc, #100]	; (80018e4 <acc_ModoLuz+0x108>)
 800187e:	f7ff fc3f 	bl	8001100 <lcd_send_string>
			break;
 8001882:	e004      	b.n	800188e <acc_ModoLuz+0xb2>
				lcd_send_string("ON ");
 8001884:	4818      	ldr	r0, [pc, #96]	; (80018e8 <acc_ModoLuz+0x10c>)
 8001886:	f7ff fc3b 	bl	8001100 <lcd_send_string>
			break;
 800188a:	e000      	b.n	800188e <acc_ModoLuz+0xb2>
		} //fin switch modoLuz
	} //fin if IN_RIGHT
 800188c:	bf00      	nop

	if (getStatBoton(IN_OK) == FALL){
 800188e:	2003      	movs	r0, #3
 8001890:	f7ff f89a 	bl	80009c8 <getStatBoton>
 8001894:	4603      	mov	r3, r0
 8001896:	2b02      	cmp	r3, #2
 8001898:	d11c      	bne.n	80018d4 <acc_ModoLuz+0xf8>
		modoLuz = aux_modoLuz;
 800189a:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <acc_ModoLuz+0x104>)
 800189c:	781a      	ldrb	r2, [r3, #0]
 800189e:	4b13      	ldr	r3, [pc, #76]	; (80018ec <acc_ModoLuz+0x110>)
 80018a0:	701a      	strb	r2, [r3, #0]
		if (modoLuz != 0){
 80018a2:	4b12      	ldr	r3, [pc, #72]	; (80018ec <acc_ModoLuz+0x110>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d004      	beq.n	80018b4 <acc_ModoLuz+0xd8>
			setOutput(OUT_MODO, 0); //logica negativa
 80018aa:	2100      	movs	r1, #0
 80018ac:	2001      	movs	r0, #1
 80018ae:	f7ff f8c9 	bl	8000a44 <setOutput>
 80018b2:	e003      	b.n	80018bc <acc_ModoLuz+0xe0>
		}else{
			setOutput(OUT_MODO, 1); //logica negativa
 80018b4:	2101      	movs	r1, #1
 80018b6:	2001      	movs	r0, #1
 80018b8:	f7ff f8c4 	bl	8000a44 <setOutput>
		}
		set_modoLuz(modoLuz);
 80018bc:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <acc_ModoLuz+0x110>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff fa6b 	bl	8000d9c <set_modoLuz>

		menuActual = &menu[MENU_SELECCION];
 80018c6:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <acc_ModoLuz+0xfc>)
 80018c8:	4a04      	ldr	r2, [pc, #16]	; (80018dc <acc_ModoLuz+0x100>)
 80018ca:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 80018cc:	4b02      	ldr	r3, [pc, #8]	; (80018d8 <acc_ModoLuz+0xfc>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	4798      	blx	r3
	} //fin if IN_OK
} //fin acc_ModoLuz()
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200001ec 	.word	0x200001ec
 80018dc:	20000044 	.word	0x20000044
 80018e0:	20000231 	.word	0x20000231
 80018e4:	08005d28 	.word	0x08005d28
 80018e8:	08005d74 	.word	0x08005d74
 80018ec:	20000230 	.word	0x20000230

080018f0 <acc_LdrPrende>:


void acc_LdrPrende (void){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	if (getStatBoton(IN_BACK) == FALL){
 80018f4:	2002      	movs	r0, #2
 80018f6:	f7ff f867 	bl	80009c8 <getStatBoton>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d106      	bne.n	800190e <acc_LdrPrende+0x1e>
		menuActual = &menu[MENU_SELECCION];
 8001900:	4b08      	ldr	r3, [pc, #32]	; (8001924 <acc_LdrPrende+0x34>)
 8001902:	4a09      	ldr	r2, [pc, #36]	; (8001928 <acc_LdrPrende+0x38>)
 8001904:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8001906:	4b07      	ldr	r3, [pc, #28]	; (8001924 <acc_LdrPrende+0x34>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	4798      	blx	r3
	} //fin if IN_BACK

	if (getStatBoton(IN_LEFT) == FALL){
 800190e:	2000      	movs	r0, #0
 8001910:	f7ff f85a 	bl	80009c8 <getStatBoton>

	} //fin if IN_LEFT

	if (getStatBoton(IN_RIGHT) == FALL){
 8001914:	2001      	movs	r0, #1
 8001916:	f7ff f857 	bl	80009c8 <getStatBoton>

	} //fin if IN_RIGHT

	if (getStatBoton(IN_OK) == FALL){
 800191a:	2003      	movs	r0, #3
 800191c:	f7ff f854 	bl	80009c8 <getStatBoton>

	} //fin if IN_OK
} //fin acc_LdrPrende()
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}
 8001924:	200001ec 	.word	0x200001ec
 8001928:	20000044 	.word	0x20000044

0800192c <acc_LdrApaga>:


void acc_LdrApaga (void){
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	if (getStatBoton(IN_BACK) == FALL){
 8001930:	2002      	movs	r0, #2
 8001932:	f7ff f849 	bl	80009c8 <getStatBoton>
 8001936:	4603      	mov	r3, r0
 8001938:	2b02      	cmp	r3, #2
 800193a:	d106      	bne.n	800194a <acc_LdrApaga+0x1e>
		menuActual = &menu[MENU_SELECCION];
 800193c:	4b08      	ldr	r3, [pc, #32]	; (8001960 <acc_LdrApaga+0x34>)
 800193e:	4a09      	ldr	r2, [pc, #36]	; (8001964 <acc_LdrApaga+0x38>)
 8001940:	601a      	str	r2, [r3, #0]
		menuActual->inicia_menu();
 8001942:	4b07      	ldr	r3, [pc, #28]	; (8001960 <acc_LdrApaga+0x34>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	4798      	blx	r3
	} //fin if IN_BACK

	if (getStatBoton(IN_LEFT) == FALL){
 800194a:	2000      	movs	r0, #0
 800194c:	f7ff f83c 	bl	80009c8 <getStatBoton>

	} //fin if IN_LEFT

	if (getStatBoton(IN_RIGHT) == FALL){
 8001950:	2001      	movs	r0, #1
 8001952:	f7ff f839 	bl	80009c8 <getStatBoton>

	} //fin if IN_RIGHT

	if (getStatBoton(IN_OK) == FALL){
 8001956:	2003      	movs	r0, #3
 8001958:	f7ff f836 	bl	80009c8 <getStatBoton>

	} //fin if IN_OK
} //fin acc_LdrApaga()
 800195c:	bf00      	nop
 800195e:	bd80      	pop	{r7, pc}
 8001960:	200001ec 	.word	0x200001ec
 8001964:	20000044 	.word	0x20000044

08001968 <refresh_infoDHT>:


void refresh_infoDHT (void){
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
	flag_infoDHT = 1;
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <refresh_infoDHT+0x14>)
 800196e:	2201      	movs	r2, #1
 8001970:	701a      	strb	r2, [r3, #0]
} //fin refresh_infoDHT()
 8001972:	bf00      	nop
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	2000022e 	.word	0x2000022e

08001980 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001984:	4b17      	ldr	r3, [pc, #92]	; (80019e4 <MX_SPI1_Init+0x64>)
 8001986:	4a18      	ldr	r2, [pc, #96]	; (80019e8 <MX_SPI1_Init+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <MX_SPI1_Init+0x64>)
 800198c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001990:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001992:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <MX_SPI1_Init+0x64>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001998:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <MX_SPI1_Init+0x64>)
 800199a:	2200      	movs	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80019b2:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019b4:	2230      	movs	r2, #48	; 0x30
 80019b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019cc:	220a      	movs	r2, #10
 80019ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019d2:	f002 fd77 	bl	80044c4 <HAL_SPI_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019dc:	f7ff fcbe 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20000234 	.word	0x20000234
 80019e8:	40013000 	.word	0x40013000

080019ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b088      	sub	sp, #32
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 0310 	add.w	r3, r7, #16
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a1b      	ldr	r2, [pc, #108]	; (8001a74 <HAL_SPI_MspInit+0x88>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d12f      	bne.n	8001a6c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	; (8001a78 <HAL_SPI_MspInit+0x8c>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	4a19      	ldr	r2, [pc, #100]	; (8001a78 <HAL_SPI_MspInit+0x8c>)
 8001a12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a16:	6193      	str	r3, [r2, #24]
 8001a18:	4b17      	ldr	r3, [pc, #92]	; (8001a78 <HAL_SPI_MspInit+0x8c>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a24:	4b14      	ldr	r3, [pc, #80]	; (8001a78 <HAL_SPI_MspInit+0x8c>)
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	4a13      	ldr	r2, [pc, #76]	; (8001a78 <HAL_SPI_MspInit+0x8c>)
 8001a2a:	f043 0304 	orr.w	r3, r3, #4
 8001a2e:	6193      	str	r3, [r2, #24]
 8001a30:	4b11      	ldr	r3, [pc, #68]	; (8001a78 <HAL_SPI_MspInit+0x8c>)
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	f003 0304 	and.w	r3, r3, #4
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a3c:	23a0      	movs	r3, #160	; 0xa0
 8001a3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a48:	f107 0310 	add.w	r3, r7, #16
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	480b      	ldr	r0, [pc, #44]	; (8001a7c <HAL_SPI_MspInit+0x90>)
 8001a50:	f000 fe24 	bl	800269c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a54:	2340      	movs	r3, #64	; 0x40
 8001a56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a60:	f107 0310 	add.w	r3, r7, #16
 8001a64:	4619      	mov	r1, r3
 8001a66:	4805      	ldr	r0, [pc, #20]	; (8001a7c <HAL_SPI_MspInit+0x90>)
 8001a68:	f000 fe18 	bl	800269c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	3720      	adds	r7, #32
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40013000 	.word	0x40013000
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40010800 	.word	0x40010800

08001a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_MspInit+0x5c>)
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	4a14      	ldr	r2, [pc, #80]	; (8001adc <HAL_MspInit+0x5c>)
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	6193      	str	r3, [r2, #24]
 8001a92:	4b12      	ldr	r3, [pc, #72]	; (8001adc <HAL_MspInit+0x5c>)
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	60bb      	str	r3, [r7, #8]
 8001a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <HAL_MspInit+0x5c>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	4a0e      	ldr	r2, [pc, #56]	; (8001adc <HAL_MspInit+0x5c>)
 8001aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa8:	61d3      	str	r3, [r2, #28]
 8001aaa:	4b0c      	ldr	r3, [pc, #48]	; (8001adc <HAL_MspInit+0x5c>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ab6:	4b0a      	ldr	r3, [pc, #40]	; (8001ae0 <HAL_MspInit+0x60>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	4a04      	ldr	r2, [pc, #16]	; (8001ae0 <HAL_MspInit+0x60>)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	40010000 	.word	0x40010000

08001ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <NMI_Handler+0x4>

08001aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aee:	e7fe      	b.n	8001aee <HardFault_Handler+0x4>

08001af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <MemManage_Handler+0x4>

08001af6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001afa:	e7fe      	b.n	8001afa <BusFault_Handler+0x4>

08001afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b00:	e7fe      	b.n	8001b00 <UsageFault_Handler+0x4>

08001b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b02:	b480      	push	{r7}
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr

08001b26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b2a:	f000 f9dd 	bl	8001ee8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <TIM2_IRQHandler+0x10>)
 8001b3a:	f002 fd72 	bl	8004622 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000290 	.word	0x20000290

08001b48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b4c:	4802      	ldr	r0, [pc, #8]	; (8001b58 <USART1_IRQHandler+0x10>)
 8001b4e:	f003 f8f5 	bl	8004d3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200002d0 	.word	0x200002d0

08001b5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b64:	4a14      	ldr	r2, [pc, #80]	; (8001bb8 <_sbrk+0x5c>)
 8001b66:	4b15      	ldr	r3, [pc, #84]	; (8001bbc <_sbrk+0x60>)
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b70:	4b13      	ldr	r3, [pc, #76]	; (8001bc0 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d102      	bne.n	8001b7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b78:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <_sbrk+0x64>)
 8001b7a:	4a12      	ldr	r2, [pc, #72]	; (8001bc4 <_sbrk+0x68>)
 8001b7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b7e:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d207      	bcs.n	8001b9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b8c:	f003 fbe4 	bl	8005358 <__errno>
 8001b90:	4603      	mov	r3, r0
 8001b92:	220c      	movs	r2, #12
 8001b94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b9a:	e009      	b.n	8001bb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b9c:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <_sbrk+0x64>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4413      	add	r3, r2
 8001baa:	4a05      	ldr	r2, [pc, #20]	; (8001bc0 <_sbrk+0x64>)
 8001bac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bae:	68fb      	ldr	r3, [r7, #12]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20005000 	.word	0x20005000
 8001bbc:	00000400 	.word	0x00000400
 8001bc0:	2000028c 	.word	0x2000028c
 8001bc4:	20000328 	.word	0x20000328

08001bc8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001bcc:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <SystemInit+0x5c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a14      	ldr	r2, [pc, #80]	; (8001c24 <SystemInit+0x5c>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001bd8:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <SystemInit+0x5c>)
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	4911      	ldr	r1, [pc, #68]	; (8001c24 <SystemInit+0x5c>)
 8001bde:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <SystemInit+0x60>)
 8001be0:	4013      	ands	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001be4:	4b0f      	ldr	r3, [pc, #60]	; (8001c24 <SystemInit+0x5c>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a0e      	ldr	r2, [pc, #56]	; (8001c24 <SystemInit+0x5c>)
 8001bea:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001bee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bf2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <SystemInit+0x5c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a0a      	ldr	r2, [pc, #40]	; (8001c24 <SystemInit+0x5c>)
 8001bfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bfe:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <SystemInit+0x5c>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	4a07      	ldr	r2, [pc, #28]	; (8001c24 <SystemInit+0x5c>)
 8001c06:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001c0a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <SystemInit+0x5c>)
 8001c0e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001c12:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001c14:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <SystemInit+0x64>)
 8001c16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c1a:	609a      	str	r2, [r3, #8]
#endif 
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr
 8001c24:	40021000 	.word	0x40021000
 8001c28:	f8ff0000 	.word	0xf8ff0000
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	609a      	str	r2, [r3, #8]
 8001c42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c44:	463b      	mov	r3, r7
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c4c:	4b1e      	ldr	r3, [pc, #120]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001c4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c52:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 720-1;
 8001c54:	4b1c      	ldr	r3, [pc, #112]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001c56:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001c5a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5c:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001c62:	4b19      	ldr	r3, [pc, #100]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001c64:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c68:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6a:	4b17      	ldr	r3, [pc, #92]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c70:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c76:	4814      	ldr	r0, [pc, #80]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001c78:	f002 fc85 	bl	8004586 <HAL_TIM_Base_Init>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c82:	f7ff fb6b 	bl	800135c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c8c:	f107 0308 	add.w	r3, r7, #8
 8001c90:	4619      	mov	r1, r3
 8001c92:	480d      	ldr	r0, [pc, #52]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001c94:	f002 fdcd 	bl	8004832 <HAL_TIM_ConfigClockSource>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c9e:	f7ff fb5d 	bl	800135c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001caa:	463b      	mov	r3, r7
 8001cac:	4619      	mov	r1, r3
 8001cae:	4806      	ldr	r0, [pc, #24]	; (8001cc8 <MX_TIM2_Init+0x98>)
 8001cb0:	f002 ffa0 	bl	8004bf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001cba:	f7ff fb4f 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cbe:	bf00      	nop
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000290 	.word	0x20000290

08001ccc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cdc:	d113      	bne.n	8001d06 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cde:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <HAL_TIM_Base_MspInit+0x44>)
 8001ce0:	69db      	ldr	r3, [r3, #28]
 8001ce2:	4a0b      	ldr	r2, [pc, #44]	; (8001d10 <HAL_TIM_Base_MspInit+0x44>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	61d3      	str	r3, [r2, #28]
 8001cea:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <HAL_TIM_Base_MspInit+0x44>)
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	201c      	movs	r0, #28
 8001cfc:	f000 fc21 	bl	8002542 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d00:	201c      	movs	r0, #28
 8001d02:	f000 fc3a 	bl	800257a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40021000 	.word	0x40021000

08001d14 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d18:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d1a:	4a12      	ldr	r2, [pc, #72]	; (8001d64 <MX_USART1_UART_Init+0x50>)
 8001d1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d1e:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d26:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d32:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3e:	4b08      	ldr	r3, [pc, #32]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d4a:	4805      	ldr	r0, [pc, #20]	; (8001d60 <MX_USART1_UART_Init+0x4c>)
 8001d4c:	f002 ffa8 	bl	8004ca0 <HAL_UART_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d56:	f7ff fb01 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200002d0 	.word	0x200002d0
 8001d64:	40013800 	.word	0x40013800

08001d68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b088      	sub	sp, #32
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	f107 0310 	add.w	r3, r7, #16
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a20      	ldr	r2, [pc, #128]	; (8001e04 <HAL_UART_MspInit+0x9c>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d139      	bne.n	8001dfc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d88:	4b1f      	ldr	r3, [pc, #124]	; (8001e08 <HAL_UART_MspInit+0xa0>)
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	4a1e      	ldr	r2, [pc, #120]	; (8001e08 <HAL_UART_MspInit+0xa0>)
 8001d8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d92:	6193      	str	r3, [r2, #24]
 8001d94:	4b1c      	ldr	r3, [pc, #112]	; (8001e08 <HAL_UART_MspInit+0xa0>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da0:	4b19      	ldr	r3, [pc, #100]	; (8001e08 <HAL_UART_MspInit+0xa0>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	4a18      	ldr	r2, [pc, #96]	; (8001e08 <HAL_UART_MspInit+0xa0>)
 8001da6:	f043 0304 	orr.w	r3, r3, #4
 8001daa:	6193      	str	r3, [r2, #24]
 8001dac:	4b16      	ldr	r3, [pc, #88]	; (8001e08 <HAL_UART_MspInit+0xa0>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001db8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc6:	f107 0310 	add.w	r3, r7, #16
 8001dca:	4619      	mov	r1, r3
 8001dcc:	480f      	ldr	r0, [pc, #60]	; (8001e0c <HAL_UART_MspInit+0xa4>)
 8001dce:	f000 fc65 	bl	800269c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001dd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de0:	f107 0310 	add.w	r3, r7, #16
 8001de4:	4619      	mov	r1, r3
 8001de6:	4809      	ldr	r0, [pc, #36]	; (8001e0c <HAL_UART_MspInit+0xa4>)
 8001de8:	f000 fc58 	bl	800269c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001dec:	2200      	movs	r2, #0
 8001dee:	2100      	movs	r1, #0
 8001df0:	2025      	movs	r0, #37	; 0x25
 8001df2:	f000 fba6 	bl	8002542 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001df6:	2025      	movs	r0, #37	; 0x25
 8001df8:	f000 fbbf 	bl	800257a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001dfc:	bf00      	nop
 8001dfe:	3720      	adds	r7, #32
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40013800 	.word	0x40013800
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40010800 	.word	0x40010800

08001e10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e10:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e12:	e003      	b.n	8001e1c <LoopCopyDataInit>

08001e14 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e14:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e16:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e18:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e1a:	3104      	adds	r1, #4

08001e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e1c:	480a      	ldr	r0, [pc, #40]	; (8001e48 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	; (8001e4c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e20:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e22:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e24:	d3f6      	bcc.n	8001e14 <CopyDataInit>
  ldr r2, =_sbss
 8001e26:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e28:	e002      	b.n	8001e30 <LoopFillZerobss>

08001e2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e2a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e2c:	f842 3b04 	str.w	r3, [r2], #4

08001e30 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e30:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e32:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e34:	d3f9      	bcc.n	8001e2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e36:	f7ff fec7 	bl	8001bc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e3a:	f003 fa93 	bl	8005364 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e3e:	f7ff f99f 	bl	8001180 <main>
  bx lr
 8001e42:	4770      	bx	lr
  ldr r3, =_sidata
 8001e44:	08005ddc 	.word	0x08005ddc
  ldr r0, =_sdata
 8001e48:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e4c:	200000f4 	.word	0x200000f4
  ldr r2, =_sbss
 8001e50:	200000f4 	.word	0x200000f4
  ldr r3, = _ebss
 8001e54:	20000324 	.word	0x20000324

08001e58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e58:	e7fe      	b.n	8001e58 <ADC1_2_IRQHandler>
	...

08001e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e60:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <HAL_Init+0x28>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a07      	ldr	r2, [pc, #28]	; (8001e84 <HAL_Init+0x28>)
 8001e66:	f043 0310 	orr.w	r3, r3, #16
 8001e6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e6c:	2003      	movs	r0, #3
 8001e6e:	f000 fb5d 	bl	800252c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e72:	200f      	movs	r0, #15
 8001e74:	f000 f808 	bl	8001e88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e78:	f7ff fe02 	bl	8001a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40022000 	.word	0x40022000

08001e88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e90:	4b12      	ldr	r3, [pc, #72]	; (8001edc <HAL_InitTick+0x54>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <HAL_InitTick+0x58>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	4619      	mov	r1, r3
 8001e9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f000 fb75 	bl	8002596 <HAL_SYSTICK_Config>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e00e      	b.n	8001ed4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b0f      	cmp	r3, #15
 8001eba:	d80a      	bhi.n	8001ed2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	6879      	ldr	r1, [r7, #4]
 8001ec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ec4:	f000 fb3d 	bl	8002542 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ec8:	4a06      	ldr	r2, [pc, #24]	; (8001ee4 <HAL_InitTick+0x5c>)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	e000      	b.n	8001ed4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20000084 	.word	0x20000084
 8001ee0:	2000008c 	.word	0x2000008c
 8001ee4:	20000088 	.word	0x20000088

08001ee8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001eec:	4b05      	ldr	r3, [pc, #20]	; (8001f04 <HAL_IncTick+0x1c>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4b05      	ldr	r3, [pc, #20]	; (8001f08 <HAL_IncTick+0x20>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	4a03      	ldr	r2, [pc, #12]	; (8001f08 <HAL_IncTick+0x20>)
 8001efa:	6013      	str	r3, [r2, #0]
}
 8001efc:	bf00      	nop
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bc80      	pop	{r7}
 8001f02:	4770      	bx	lr
 8001f04:	2000008c 	.word	0x2000008c
 8001f08:	20000310 	.word	0x20000310

08001f0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f10:	4b02      	ldr	r3, [pc, #8]	; (8001f1c <HAL_GetTick+0x10>)
 8001f12:	681b      	ldr	r3, [r3, #0]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr
 8001f1c:	20000310 	.word	0x20000310

08001f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f28:	f7ff fff0 	bl	8001f0c <HAL_GetTick>
 8001f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f38:	d005      	beq.n	8001f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f3a:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <HAL_Delay+0x44>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4413      	add	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f46:	bf00      	nop
 8001f48:	f7ff ffe0 	bl	8001f0c <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d8f7      	bhi.n	8001f48 <HAL_Delay+0x28>
  {
  }
}
 8001f58:	bf00      	nop
 8001f5a:	bf00      	nop
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	2000008c 	.word	0x2000008c

08001f68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e0be      	b.n	8002108 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d109      	bne.n	8001fac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7fe fe4a 	bl	8000c40 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f000 f9b7 	bl	8002320 <ADC_ConversionStop_Disable>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fba:	f003 0310 	and.w	r3, r3, #16
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f040 8099 	bne.w	80020f6 <HAL_ADC_Init+0x18e>
 8001fc4:	7dfb      	ldrb	r3, [r7, #23]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f040 8095 	bne.w	80020f6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fd4:	f023 0302 	bic.w	r3, r3, #2
 8001fd8:	f043 0202 	orr.w	r2, r3, #2
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fe8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	7b1b      	ldrb	r3, [r3, #12]
 8001fee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ff0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ff2:	68ba      	ldr	r2, [r7, #8]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002000:	d003      	beq.n	800200a <HAL_ADC_Init+0xa2>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d102      	bne.n	8002010 <HAL_ADC_Init+0xa8>
 800200a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800200e:	e000      	b.n	8002012 <HAL_ADC_Init+0xaa>
 8002010:	2300      	movs	r3, #0
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	7d1b      	ldrb	r3, [r3, #20]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d119      	bne.n	8002054 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	7b1b      	ldrb	r3, [r3, #12]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d109      	bne.n	800203c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	3b01      	subs	r3, #1
 800202e:	035a      	lsls	r2, r3, #13
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	4313      	orrs	r3, r2
 8002034:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002038:	613b      	str	r3, [r7, #16]
 800203a:	e00b      	b.n	8002054 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002040:	f043 0220 	orr.w	r2, r3, #32
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204c:	f043 0201 	orr.w	r2, r3, #1
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	430a      	orrs	r2, r1
 8002066:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	4b28      	ldr	r3, [pc, #160]	; (8002110 <HAL_ADC_Init+0x1a8>)
 8002070:	4013      	ands	r3, r2
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6812      	ldr	r2, [r2, #0]
 8002076:	68b9      	ldr	r1, [r7, #8]
 8002078:	430b      	orrs	r3, r1
 800207a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002084:	d003      	beq.n	800208e <HAL_ADC_Init+0x126>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d104      	bne.n	8002098 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	3b01      	subs	r3, #1
 8002094:	051b      	lsls	r3, r3, #20
 8002096:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	4b18      	ldr	r3, [pc, #96]	; (8002114 <HAL_ADC_Init+0x1ac>)
 80020b4:	4013      	ands	r3, r2
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d10b      	bne.n	80020d4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c6:	f023 0303 	bic.w	r3, r3, #3
 80020ca:	f043 0201 	orr.w	r2, r3, #1
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020d2:	e018      	b.n	8002106 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d8:	f023 0312 	bic.w	r3, r3, #18
 80020dc:	f043 0210 	orr.w	r2, r3, #16
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e8:	f043 0201 	orr.w	r2, r3, #1
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020f4:	e007      	b.n	8002106 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fa:	f043 0210 	orr.w	r2, r3, #16
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002106:	7dfb      	ldrb	r3, [r7, #23]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	ffe1f7fd 	.word	0xffe1f7fd
 8002114:	ff1f0efe 	.word	0xff1f0efe

08002118 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213a:	2300      	movs	r3, #0
 800213c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002148:	2b01      	cmp	r3, #1
 800214a:	d101      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x20>
 800214c:	2302      	movs	r3, #2
 800214e:	e0dc      	b.n	800230a <HAL_ADC_ConfigChannel+0x1da>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b06      	cmp	r3, #6
 800215e:	d81c      	bhi.n	800219a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	3b05      	subs	r3, #5
 8002172:	221f      	movs	r2, #31
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	4019      	ands	r1, r3
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6818      	ldr	r0, [r3, #0]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	3b05      	subs	r3, #5
 800218c:	fa00 f203 	lsl.w	r2, r0, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	635a      	str	r2, [r3, #52]	; 0x34
 8002198:	e03c      	b.n	8002214 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b0c      	cmp	r3, #12
 80021a0:	d81c      	bhi.n	80021dc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685a      	ldr	r2, [r3, #4]
 80021ac:	4613      	mov	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	3b23      	subs	r3, #35	; 0x23
 80021b4:	221f      	movs	r2, #31
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43db      	mvns	r3, r3
 80021bc:	4019      	ands	r1, r3
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	6818      	ldr	r0, [r3, #0]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	3b23      	subs	r3, #35	; 0x23
 80021ce:	fa00 f203 	lsl.w	r2, r0, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	430a      	orrs	r2, r1
 80021d8:	631a      	str	r2, [r3, #48]	; 0x30
 80021da:	e01b      	b.n	8002214 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	3b41      	subs	r3, #65	; 0x41
 80021ee:	221f      	movs	r2, #31
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	43db      	mvns	r3, r3
 80021f6:	4019      	ands	r1, r3
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	6818      	ldr	r0, [r3, #0]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	3b41      	subs	r3, #65	; 0x41
 8002208:	fa00 f203 	lsl.w	r2, r0, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2b09      	cmp	r3, #9
 800221a:	d91c      	bls.n	8002256 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68d9      	ldr	r1, [r3, #12]
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	4613      	mov	r3, r2
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	4413      	add	r3, r2
 800222c:	3b1e      	subs	r3, #30
 800222e:	2207      	movs	r2, #7
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	4019      	ands	r1, r3
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	6898      	ldr	r0, [r3, #8]
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4613      	mov	r3, r2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	4413      	add	r3, r2
 8002246:	3b1e      	subs	r3, #30
 8002248:	fa00 f203 	lsl.w	r2, r0, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	430a      	orrs	r2, r1
 8002252:	60da      	str	r2, [r3, #12]
 8002254:	e019      	b.n	800228a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6919      	ldr	r1, [r3, #16]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4613      	mov	r3, r2
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	4413      	add	r3, r2
 8002266:	2207      	movs	r2, #7
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	4019      	ands	r1, r3
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	6898      	ldr	r0, [r3, #8]
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4613      	mov	r3, r2
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	4413      	add	r3, r2
 800227e:	fa00 f203 	lsl.w	r2, r0, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2b10      	cmp	r3, #16
 8002290:	d003      	beq.n	800229a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002296:	2b11      	cmp	r3, #17
 8002298:	d132      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a1d      	ldr	r2, [pc, #116]	; (8002314 <HAL_ADC_ConfigChannel+0x1e4>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d125      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d126      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689a      	ldr	r2, [r3, #8]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022c0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b10      	cmp	r3, #16
 80022c8:	d11a      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022ca:	4b13      	ldr	r3, [pc, #76]	; (8002318 <HAL_ADC_ConfigChannel+0x1e8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a13      	ldr	r2, [pc, #76]	; (800231c <HAL_ADC_ConfigChannel+0x1ec>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	0c9a      	lsrs	r2, r3, #18
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022e0:	e002      	b.n	80022e8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	3b01      	subs	r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f9      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x1b2>
 80022ee:	e007      	b.n	8002300 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f4:	f043 0220 	orr.w	r2, r3, #32
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002308:	7bfb      	ldrb	r3, [r7, #15]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	40012400 	.word	0x40012400
 8002318:	20000084 	.word	0x20000084
 800231c:	431bde83 	.word	0x431bde83

08002320 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002328:	2300      	movs	r3, #0
 800232a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b01      	cmp	r3, #1
 8002338:	d127      	bne.n	800238a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 0201 	bic.w	r2, r2, #1
 8002348:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800234a:	f7ff fddf 	bl	8001f0c <HAL_GetTick>
 800234e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002350:	e014      	b.n	800237c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002352:	f7ff fddb 	bl	8001f0c <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d90d      	bls.n	800237c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002364:	f043 0210 	orr.w	r2, r3, #16
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002370:	f043 0201 	orr.w	r2, r3, #1
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e007      	b.n	800238c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b01      	cmp	r3, #1
 8002388:	d0e3      	beq.n	8002352 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023a4:	4b0c      	ldr	r3, [pc, #48]	; (80023d8 <__NVIC_SetPriorityGrouping+0x44>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023b0:	4013      	ands	r3, r2
 80023b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023c6:	4a04      	ldr	r2, [pc, #16]	; (80023d8 <__NVIC_SetPriorityGrouping+0x44>)
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	60d3      	str	r3, [r2, #12]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bc80      	pop	{r7}
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	e000ed00 	.word	0xe000ed00

080023dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023e0:	4b04      	ldr	r3, [pc, #16]	; (80023f4 <__NVIC_GetPriorityGrouping+0x18>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	0a1b      	lsrs	r3, r3, #8
 80023e6:	f003 0307 	and.w	r3, r3, #7
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002406:	2b00      	cmp	r3, #0
 8002408:	db0b      	blt.n	8002422 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	f003 021f 	and.w	r2, r3, #31
 8002410:	4906      	ldr	r1, [pc, #24]	; (800242c <__NVIC_EnableIRQ+0x34>)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	095b      	lsrs	r3, r3, #5
 8002418:	2001      	movs	r0, #1
 800241a:	fa00 f202 	lsl.w	r2, r0, r2
 800241e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002422:	bf00      	nop
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr
 800242c:	e000e100 	.word	0xe000e100

08002430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	6039      	str	r1, [r7, #0]
 800243a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800243c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002440:	2b00      	cmp	r3, #0
 8002442:	db0a      	blt.n	800245a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	b2da      	uxtb	r2, r3
 8002448:	490c      	ldr	r1, [pc, #48]	; (800247c <__NVIC_SetPriority+0x4c>)
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	0112      	lsls	r2, r2, #4
 8002450:	b2d2      	uxtb	r2, r2
 8002452:	440b      	add	r3, r1
 8002454:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002458:	e00a      	b.n	8002470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	b2da      	uxtb	r2, r3
 800245e:	4908      	ldr	r1, [pc, #32]	; (8002480 <__NVIC_SetPriority+0x50>)
 8002460:	79fb      	ldrb	r3, [r7, #7]
 8002462:	f003 030f 	and.w	r3, r3, #15
 8002466:	3b04      	subs	r3, #4
 8002468:	0112      	lsls	r2, r2, #4
 800246a:	b2d2      	uxtb	r2, r2
 800246c:	440b      	add	r3, r1
 800246e:	761a      	strb	r2, [r3, #24]
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	bc80      	pop	{r7}
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000e100 	.word	0xe000e100
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002484:	b480      	push	{r7}
 8002486:	b089      	sub	sp, #36	; 0x24
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	f1c3 0307 	rsb	r3, r3, #7
 800249e:	2b04      	cmp	r3, #4
 80024a0:	bf28      	it	cs
 80024a2:	2304      	movcs	r3, #4
 80024a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	3304      	adds	r3, #4
 80024aa:	2b06      	cmp	r3, #6
 80024ac:	d902      	bls.n	80024b4 <NVIC_EncodePriority+0x30>
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	3b03      	subs	r3, #3
 80024b2:	e000      	b.n	80024b6 <NVIC_EncodePriority+0x32>
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43da      	mvns	r2, r3
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	401a      	ands	r2, r3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	fa01 f303 	lsl.w	r3, r1, r3
 80024d6:	43d9      	mvns	r1, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024dc:	4313      	orrs	r3, r2
         );
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3724      	adds	r7, #36	; 0x24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr

080024e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3b01      	subs	r3, #1
 80024f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024f8:	d301      	bcc.n	80024fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00f      	b.n	800251e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024fe:	4a0a      	ldr	r2, [pc, #40]	; (8002528 <SysTick_Config+0x40>)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3b01      	subs	r3, #1
 8002504:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002506:	210f      	movs	r1, #15
 8002508:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800250c:	f7ff ff90 	bl	8002430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002510:	4b05      	ldr	r3, [pc, #20]	; (8002528 <SysTick_Config+0x40>)
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002516:	4b04      	ldr	r3, [pc, #16]	; (8002528 <SysTick_Config+0x40>)
 8002518:	2207      	movs	r2, #7
 800251a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	e000e010 	.word	0xe000e010

0800252c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f7ff ff2d 	bl	8002394 <__NVIC_SetPriorityGrouping>
}
 800253a:	bf00      	nop
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002542:	b580      	push	{r7, lr}
 8002544:	b086      	sub	sp, #24
 8002546:	af00      	add	r7, sp, #0
 8002548:	4603      	mov	r3, r0
 800254a:	60b9      	str	r1, [r7, #8]
 800254c:	607a      	str	r2, [r7, #4]
 800254e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002554:	f7ff ff42 	bl	80023dc <__NVIC_GetPriorityGrouping>
 8002558:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	68b9      	ldr	r1, [r7, #8]
 800255e:	6978      	ldr	r0, [r7, #20]
 8002560:	f7ff ff90 	bl	8002484 <NVIC_EncodePriority>
 8002564:	4602      	mov	r2, r0
 8002566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256a:	4611      	mov	r1, r2
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff ff5f 	bl	8002430 <__NVIC_SetPriority>
}
 8002572:	bf00      	nop
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b082      	sub	sp, #8
 800257e:	af00      	add	r7, sp, #0
 8002580:	4603      	mov	r3, r0
 8002582:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff ff35 	bl	80023f8 <__NVIC_EnableIRQ>
}
 800258e:	bf00      	nop
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b082      	sub	sp, #8
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff ffa2 	bl	80024e8 <SysTick_Config>
 80025a4:	4603      	mov	r3, r0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
	...

080025b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025b8:	2300      	movs	r3, #0
 80025ba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d005      	beq.n	80025d2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2204      	movs	r2, #4
 80025ca:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	73fb      	strb	r3, [r7, #15]
 80025d0:	e051      	b.n	8002676 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f022 020e 	bic.w	r2, r2, #14
 80025e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f022 0201 	bic.w	r2, r2, #1
 80025f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a22      	ldr	r2, [pc, #136]	; (8002680 <HAL_DMA_Abort_IT+0xd0>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d029      	beq.n	8002650 <HAL_DMA_Abort_IT+0xa0>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a20      	ldr	r2, [pc, #128]	; (8002684 <HAL_DMA_Abort_IT+0xd4>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d022      	beq.n	800264c <HAL_DMA_Abort_IT+0x9c>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a1f      	ldr	r2, [pc, #124]	; (8002688 <HAL_DMA_Abort_IT+0xd8>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d01a      	beq.n	8002646 <HAL_DMA_Abort_IT+0x96>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a1d      	ldr	r2, [pc, #116]	; (800268c <HAL_DMA_Abort_IT+0xdc>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d012      	beq.n	8002640 <HAL_DMA_Abort_IT+0x90>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a1c      	ldr	r2, [pc, #112]	; (8002690 <HAL_DMA_Abort_IT+0xe0>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d00a      	beq.n	800263a <HAL_DMA_Abort_IT+0x8a>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a1a      	ldr	r2, [pc, #104]	; (8002694 <HAL_DMA_Abort_IT+0xe4>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d102      	bne.n	8002634 <HAL_DMA_Abort_IT+0x84>
 800262e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002632:	e00e      	b.n	8002652 <HAL_DMA_Abort_IT+0xa2>
 8002634:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002638:	e00b      	b.n	8002652 <HAL_DMA_Abort_IT+0xa2>
 800263a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800263e:	e008      	b.n	8002652 <HAL_DMA_Abort_IT+0xa2>
 8002640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002644:	e005      	b.n	8002652 <HAL_DMA_Abort_IT+0xa2>
 8002646:	f44f 7380 	mov.w	r3, #256	; 0x100
 800264a:	e002      	b.n	8002652 <HAL_DMA_Abort_IT+0xa2>
 800264c:	2310      	movs	r3, #16
 800264e:	e000      	b.n	8002652 <HAL_DMA_Abort_IT+0xa2>
 8002650:	2301      	movs	r3, #1
 8002652:	4a11      	ldr	r2, [pc, #68]	; (8002698 <HAL_DMA_Abort_IT+0xe8>)
 8002654:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	4798      	blx	r3
    } 
  }
  return status;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40020008 	.word	0x40020008
 8002684:	4002001c 	.word	0x4002001c
 8002688:	40020030 	.word	0x40020030
 800268c:	40020044 	.word	0x40020044
 8002690:	40020058 	.word	0x40020058
 8002694:	4002006c 	.word	0x4002006c
 8002698:	40020000 	.word	0x40020000

0800269c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800269c:	b480      	push	{r7}
 800269e:	b08b      	sub	sp, #44	; 0x2c
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026a6:	2300      	movs	r3, #0
 80026a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026aa:	2300      	movs	r3, #0
 80026ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ae:	e169      	b.n	8002984 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026b0:	2201      	movs	r2, #1
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	69fa      	ldr	r2, [r7, #28]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	f040 8158 	bne.w	800297e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	4a9a      	ldr	r2, [pc, #616]	; (800293c <HAL_GPIO_Init+0x2a0>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d05e      	beq.n	8002796 <HAL_GPIO_Init+0xfa>
 80026d8:	4a98      	ldr	r2, [pc, #608]	; (800293c <HAL_GPIO_Init+0x2a0>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d875      	bhi.n	80027ca <HAL_GPIO_Init+0x12e>
 80026de:	4a98      	ldr	r2, [pc, #608]	; (8002940 <HAL_GPIO_Init+0x2a4>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d058      	beq.n	8002796 <HAL_GPIO_Init+0xfa>
 80026e4:	4a96      	ldr	r2, [pc, #600]	; (8002940 <HAL_GPIO_Init+0x2a4>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d86f      	bhi.n	80027ca <HAL_GPIO_Init+0x12e>
 80026ea:	4a96      	ldr	r2, [pc, #600]	; (8002944 <HAL_GPIO_Init+0x2a8>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d052      	beq.n	8002796 <HAL_GPIO_Init+0xfa>
 80026f0:	4a94      	ldr	r2, [pc, #592]	; (8002944 <HAL_GPIO_Init+0x2a8>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d869      	bhi.n	80027ca <HAL_GPIO_Init+0x12e>
 80026f6:	4a94      	ldr	r2, [pc, #592]	; (8002948 <HAL_GPIO_Init+0x2ac>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d04c      	beq.n	8002796 <HAL_GPIO_Init+0xfa>
 80026fc:	4a92      	ldr	r2, [pc, #584]	; (8002948 <HAL_GPIO_Init+0x2ac>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d863      	bhi.n	80027ca <HAL_GPIO_Init+0x12e>
 8002702:	4a92      	ldr	r2, [pc, #584]	; (800294c <HAL_GPIO_Init+0x2b0>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d046      	beq.n	8002796 <HAL_GPIO_Init+0xfa>
 8002708:	4a90      	ldr	r2, [pc, #576]	; (800294c <HAL_GPIO_Init+0x2b0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d85d      	bhi.n	80027ca <HAL_GPIO_Init+0x12e>
 800270e:	2b12      	cmp	r3, #18
 8002710:	d82a      	bhi.n	8002768 <HAL_GPIO_Init+0xcc>
 8002712:	2b12      	cmp	r3, #18
 8002714:	d859      	bhi.n	80027ca <HAL_GPIO_Init+0x12e>
 8002716:	a201      	add	r2, pc, #4	; (adr r2, 800271c <HAL_GPIO_Init+0x80>)
 8002718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800271c:	08002797 	.word	0x08002797
 8002720:	08002771 	.word	0x08002771
 8002724:	08002783 	.word	0x08002783
 8002728:	080027c5 	.word	0x080027c5
 800272c:	080027cb 	.word	0x080027cb
 8002730:	080027cb 	.word	0x080027cb
 8002734:	080027cb 	.word	0x080027cb
 8002738:	080027cb 	.word	0x080027cb
 800273c:	080027cb 	.word	0x080027cb
 8002740:	080027cb 	.word	0x080027cb
 8002744:	080027cb 	.word	0x080027cb
 8002748:	080027cb 	.word	0x080027cb
 800274c:	080027cb 	.word	0x080027cb
 8002750:	080027cb 	.word	0x080027cb
 8002754:	080027cb 	.word	0x080027cb
 8002758:	080027cb 	.word	0x080027cb
 800275c:	080027cb 	.word	0x080027cb
 8002760:	08002779 	.word	0x08002779
 8002764:	0800278d 	.word	0x0800278d
 8002768:	4a79      	ldr	r2, [pc, #484]	; (8002950 <HAL_GPIO_Init+0x2b4>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d013      	beq.n	8002796 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800276e:	e02c      	b.n	80027ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	623b      	str	r3, [r7, #32]
          break;
 8002776:	e029      	b.n	80027cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	3304      	adds	r3, #4
 800277e:	623b      	str	r3, [r7, #32]
          break;
 8002780:	e024      	b.n	80027cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	3308      	adds	r3, #8
 8002788:	623b      	str	r3, [r7, #32]
          break;
 800278a:	e01f      	b.n	80027cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	330c      	adds	r3, #12
 8002792:	623b      	str	r3, [r7, #32]
          break;
 8002794:	e01a      	b.n	80027cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d102      	bne.n	80027a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800279e:	2304      	movs	r3, #4
 80027a0:	623b      	str	r3, [r7, #32]
          break;
 80027a2:	e013      	b.n	80027cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d105      	bne.n	80027b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027ac:	2308      	movs	r3, #8
 80027ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	69fa      	ldr	r2, [r7, #28]
 80027b4:	611a      	str	r2, [r3, #16]
          break;
 80027b6:	e009      	b.n	80027cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027b8:	2308      	movs	r3, #8
 80027ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69fa      	ldr	r2, [r7, #28]
 80027c0:	615a      	str	r2, [r3, #20]
          break;
 80027c2:	e003      	b.n	80027cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027c4:	2300      	movs	r3, #0
 80027c6:	623b      	str	r3, [r7, #32]
          break;
 80027c8:	e000      	b.n	80027cc <HAL_GPIO_Init+0x130>
          break;
 80027ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	2bff      	cmp	r3, #255	; 0xff
 80027d0:	d801      	bhi.n	80027d6 <HAL_GPIO_Init+0x13a>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	e001      	b.n	80027da <HAL_GPIO_Init+0x13e>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	3304      	adds	r3, #4
 80027da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	2bff      	cmp	r3, #255	; 0xff
 80027e0:	d802      	bhi.n	80027e8 <HAL_GPIO_Init+0x14c>
 80027e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	e002      	b.n	80027ee <HAL_GPIO_Init+0x152>
 80027e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ea:	3b08      	subs	r3, #8
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	210f      	movs	r1, #15
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	fa01 f303 	lsl.w	r3, r1, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	401a      	ands	r2, r3
 8002800:	6a39      	ldr	r1, [r7, #32]
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	fa01 f303 	lsl.w	r3, r1, r3
 8002808:	431a      	orrs	r2, r3
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 80b1 	beq.w	800297e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800281c:	4b4d      	ldr	r3, [pc, #308]	; (8002954 <HAL_GPIO_Init+0x2b8>)
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	4a4c      	ldr	r2, [pc, #304]	; (8002954 <HAL_GPIO_Init+0x2b8>)
 8002822:	f043 0301 	orr.w	r3, r3, #1
 8002826:	6193      	str	r3, [r2, #24]
 8002828:	4b4a      	ldr	r3, [pc, #296]	; (8002954 <HAL_GPIO_Init+0x2b8>)
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002834:	4a48      	ldr	r2, [pc, #288]	; (8002958 <HAL_GPIO_Init+0x2bc>)
 8002836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002838:	089b      	lsrs	r3, r3, #2
 800283a:	3302      	adds	r3, #2
 800283c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002840:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002844:	f003 0303 	and.w	r3, r3, #3
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	220f      	movs	r2, #15
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	43db      	mvns	r3, r3
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	4013      	ands	r3, r2
 8002856:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a40      	ldr	r2, [pc, #256]	; (800295c <HAL_GPIO_Init+0x2c0>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d013      	beq.n	8002888 <HAL_GPIO_Init+0x1ec>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a3f      	ldr	r2, [pc, #252]	; (8002960 <HAL_GPIO_Init+0x2c4>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d00d      	beq.n	8002884 <HAL_GPIO_Init+0x1e8>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a3e      	ldr	r2, [pc, #248]	; (8002964 <HAL_GPIO_Init+0x2c8>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d007      	beq.n	8002880 <HAL_GPIO_Init+0x1e4>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a3d      	ldr	r2, [pc, #244]	; (8002968 <HAL_GPIO_Init+0x2cc>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d101      	bne.n	800287c <HAL_GPIO_Init+0x1e0>
 8002878:	2303      	movs	r3, #3
 800287a:	e006      	b.n	800288a <HAL_GPIO_Init+0x1ee>
 800287c:	2304      	movs	r3, #4
 800287e:	e004      	b.n	800288a <HAL_GPIO_Init+0x1ee>
 8002880:	2302      	movs	r3, #2
 8002882:	e002      	b.n	800288a <HAL_GPIO_Init+0x1ee>
 8002884:	2301      	movs	r3, #1
 8002886:	e000      	b.n	800288a <HAL_GPIO_Init+0x1ee>
 8002888:	2300      	movs	r3, #0
 800288a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800288c:	f002 0203 	and.w	r2, r2, #3
 8002890:	0092      	lsls	r2, r2, #2
 8002892:	4093      	lsls	r3, r2
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800289a:	492f      	ldr	r1, [pc, #188]	; (8002958 <HAL_GPIO_Init+0x2bc>)
 800289c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289e:	089b      	lsrs	r3, r3, #2
 80028a0:	3302      	adds	r3, #2
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d006      	beq.n	80028c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028b4:	4b2d      	ldr	r3, [pc, #180]	; (800296c <HAL_GPIO_Init+0x2d0>)
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	492c      	ldr	r1, [pc, #176]	; (800296c <HAL_GPIO_Init+0x2d0>)
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	4313      	orrs	r3, r2
 80028be:	600b      	str	r3, [r1, #0]
 80028c0:	e006      	b.n	80028d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028c2:	4b2a      	ldr	r3, [pc, #168]	; (800296c <HAL_GPIO_Init+0x2d0>)
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	43db      	mvns	r3, r3
 80028ca:	4928      	ldr	r1, [pc, #160]	; (800296c <HAL_GPIO_Init+0x2d0>)
 80028cc:	4013      	ands	r3, r2
 80028ce:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d006      	beq.n	80028ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028dc:	4b23      	ldr	r3, [pc, #140]	; (800296c <HAL_GPIO_Init+0x2d0>)
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	4922      	ldr	r1, [pc, #136]	; (800296c <HAL_GPIO_Init+0x2d0>)
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	604b      	str	r3, [r1, #4]
 80028e8:	e006      	b.n	80028f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028ea:	4b20      	ldr	r3, [pc, #128]	; (800296c <HAL_GPIO_Init+0x2d0>)
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	43db      	mvns	r3, r3
 80028f2:	491e      	ldr	r1, [pc, #120]	; (800296c <HAL_GPIO_Init+0x2d0>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d006      	beq.n	8002912 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002904:	4b19      	ldr	r3, [pc, #100]	; (800296c <HAL_GPIO_Init+0x2d0>)
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	4918      	ldr	r1, [pc, #96]	; (800296c <HAL_GPIO_Init+0x2d0>)
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	608b      	str	r3, [r1, #8]
 8002910:	e006      	b.n	8002920 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002912:	4b16      	ldr	r3, [pc, #88]	; (800296c <HAL_GPIO_Init+0x2d0>)
 8002914:	689a      	ldr	r2, [r3, #8]
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	43db      	mvns	r3, r3
 800291a:	4914      	ldr	r1, [pc, #80]	; (800296c <HAL_GPIO_Init+0x2d0>)
 800291c:	4013      	ands	r3, r2
 800291e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d021      	beq.n	8002970 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800292c:	4b0f      	ldr	r3, [pc, #60]	; (800296c <HAL_GPIO_Init+0x2d0>)
 800292e:	68da      	ldr	r2, [r3, #12]
 8002930:	490e      	ldr	r1, [pc, #56]	; (800296c <HAL_GPIO_Init+0x2d0>)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	4313      	orrs	r3, r2
 8002936:	60cb      	str	r3, [r1, #12]
 8002938:	e021      	b.n	800297e <HAL_GPIO_Init+0x2e2>
 800293a:	bf00      	nop
 800293c:	10320000 	.word	0x10320000
 8002940:	10310000 	.word	0x10310000
 8002944:	10220000 	.word	0x10220000
 8002948:	10210000 	.word	0x10210000
 800294c:	10120000 	.word	0x10120000
 8002950:	10110000 	.word	0x10110000
 8002954:	40021000 	.word	0x40021000
 8002958:	40010000 	.word	0x40010000
 800295c:	40010800 	.word	0x40010800
 8002960:	40010c00 	.word	0x40010c00
 8002964:	40011000 	.word	0x40011000
 8002968:	40011400 	.word	0x40011400
 800296c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002970:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <HAL_GPIO_Init+0x304>)
 8002972:	68da      	ldr	r2, [r3, #12]
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	43db      	mvns	r3, r3
 8002978:	4909      	ldr	r1, [pc, #36]	; (80029a0 <HAL_GPIO_Init+0x304>)
 800297a:	4013      	ands	r3, r2
 800297c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800297e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002980:	3301      	adds	r3, #1
 8002982:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298a:	fa22 f303 	lsr.w	r3, r2, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	f47f ae8e 	bne.w	80026b0 <HAL_GPIO_Init+0x14>
  }
}
 8002994:	bf00      	nop
 8002996:	bf00      	nop
 8002998:	372c      	adds	r7, #44	; 0x2c
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr
 80029a0:	40010400 	.word	0x40010400

080029a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	460b      	mov	r3, r1
 80029ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	887b      	ldrh	r3, [r7, #2]
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d002      	beq.n	80029c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029bc:	2301      	movs	r3, #1
 80029be:	73fb      	strb	r3, [r7, #15]
 80029c0:	e001      	b.n	80029c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr

080029d2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	460b      	mov	r3, r1
 80029dc:	807b      	strh	r3, [r7, #2]
 80029de:	4613      	mov	r3, r2
 80029e0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029e2:	787b      	ldrb	r3, [r7, #1]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029e8:	887a      	ldrh	r2, [r7, #2]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029ee:	e003      	b.n	80029f8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029f0:	887b      	ldrh	r3, [r7, #2]
 80029f2:	041a      	lsls	r2, r3, #16
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	611a      	str	r2, [r3, #16]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bc80      	pop	{r7}
 8002a00:	4770      	bx	lr
	...

08002a04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e11b      	b.n	8002c4e <HAL_I2C_Init+0x24a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d106      	bne.n	8002a30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fe fa22 	bl	8000e74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2224      	movs	r2, #36	; 0x24
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0201 	bic.w	r2, r2, #1
 8002a46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a48:	f001 fc40 	bl	80042cc <HAL_RCC_GetPCLK1Freq>
 8002a4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	4a81      	ldr	r2, [pc, #516]	; (8002c58 <HAL_I2C_Init+0x254>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d807      	bhi.n	8002a68 <HAL_I2C_Init+0x64>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4a80      	ldr	r2, [pc, #512]	; (8002c5c <HAL_I2C_Init+0x258>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	bf94      	ite	ls
 8002a60:	2301      	movls	r3, #1
 8002a62:	2300      	movhi	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	e006      	b.n	8002a76 <HAL_I2C_Init+0x72>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	4a7d      	ldr	r2, [pc, #500]	; (8002c60 <HAL_I2C_Init+0x25c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	bf94      	ite	ls
 8002a70:	2301      	movls	r3, #1
 8002a72:	2300      	movhi	r3, #0
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e0e7      	b.n	8002c4e <HAL_I2C_Init+0x24a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	4a78      	ldr	r2, [pc, #480]	; (8002c64 <HAL_I2C_Init+0x260>)
 8002a82:	fba2 2303 	umull	r2, r3, r2, r3
 8002a86:	0c9b      	lsrs	r3, r3, #18
 8002a88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	4a6a      	ldr	r2, [pc, #424]	; (8002c58 <HAL_I2C_Init+0x254>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d802      	bhi.n	8002ab8 <HAL_I2C_Init+0xb4>
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	e009      	b.n	8002acc <HAL_I2C_Init+0xc8>
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002abe:	fb02 f303 	mul.w	r3, r2, r3
 8002ac2:	4a69      	ldr	r2, [pc, #420]	; (8002c68 <HAL_I2C_Init+0x264>)
 8002ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac8:	099b      	lsrs	r3, r3, #6
 8002aca:	3301      	adds	r3, #1
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	6812      	ldr	r2, [r2, #0]
 8002ad0:	430b      	orrs	r3, r1
 8002ad2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002ade:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	495c      	ldr	r1, [pc, #368]	; (8002c58 <HAL_I2C_Init+0x254>)
 8002ae8:	428b      	cmp	r3, r1
 8002aea:	d819      	bhi.n	8002b20 <HAL_I2C_Init+0x11c>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	1e59      	subs	r1, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002afa:	1c59      	adds	r1, r3, #1
 8002afc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b00:	400b      	ands	r3, r1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00a      	beq.n	8002b1c <HAL_I2C_Init+0x118>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1e59      	subs	r1, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b14:	3301      	adds	r3, #1
 8002b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b1a:	e051      	b.n	8002bc0 <HAL_I2C_Init+0x1bc>
 8002b1c:	2304      	movs	r3, #4
 8002b1e:	e04f      	b.n	8002bc0 <HAL_I2C_Init+0x1bc>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d111      	bne.n	8002b4c <HAL_I2C_Init+0x148>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	1e58      	subs	r0, r3, #1
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6859      	ldr	r1, [r3, #4]
 8002b30:	460b      	mov	r3, r1
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	440b      	add	r3, r1
 8002b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	bf0c      	ite	eq
 8002b44:	2301      	moveq	r3, #1
 8002b46:	2300      	movne	r3, #0
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	e012      	b.n	8002b72 <HAL_I2C_Init+0x16e>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	1e58      	subs	r0, r3, #1
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6859      	ldr	r1, [r3, #4]
 8002b54:	460b      	mov	r3, r1
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	0099      	lsls	r1, r3, #2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b62:	3301      	adds	r3, #1
 8002b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2301      	moveq	r3, #1
 8002b6e:	2300      	movne	r3, #0
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_I2C_Init+0x176>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e022      	b.n	8002bc0 <HAL_I2C_Init+0x1bc>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10e      	bne.n	8002ba0 <HAL_I2C_Init+0x19c>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	1e58      	subs	r0, r3, #1
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6859      	ldr	r1, [r3, #4]
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	440b      	add	r3, r1
 8002b90:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b94:	3301      	adds	r3, #1
 8002b96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b9e:	e00f      	b.n	8002bc0 <HAL_I2C_Init+0x1bc>
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	1e58      	subs	r0, r3, #1
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6859      	ldr	r1, [r3, #4]
 8002ba8:	460b      	mov	r3, r1
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	440b      	add	r3, r1
 8002bae:	0099      	lsls	r1, r3, #2
 8002bb0:	440b      	add	r3, r1
 8002bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	6809      	ldr	r1, [r1, #0]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	69da      	ldr	r2, [r3, #28]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002bee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6911      	ldr	r1, [r2, #16]
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	68d2      	ldr	r2, [r2, #12]
 8002bfa:	4311      	orrs	r1, r2
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	6812      	ldr	r2, [r2, #0]
 8002c00:	430b      	orrs	r3, r1
 8002c02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	695a      	ldr	r2, [r3, #20]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f042 0201 	orr.w	r2, r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2220      	movs	r2, #32
 8002c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	000186a0 	.word	0x000186a0
 8002c5c:	001e847f 	.word	0x001e847f
 8002c60:	003d08ff 	.word	0x003d08ff
 8002c64:	431bde83 	.word	0x431bde83
 8002c68:	10624dd3 	.word	0x10624dd3

08002c6c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b088      	sub	sp, #32
 8002c70:	af02      	add	r7, sp, #8
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	607a      	str	r2, [r7, #4]
 8002c76:	461a      	mov	r2, r3
 8002c78:	460b      	mov	r3, r1
 8002c7a:	817b      	strh	r3, [r7, #10]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c80:	f7ff f944 	bl	8001f0c <HAL_GetTick>
 8002c84:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b20      	cmp	r3, #32
 8002c90:	f040 80e0 	bne.w	8002e54 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	9300      	str	r3, [sp, #0]
 8002c98:	2319      	movs	r3, #25
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	4970      	ldr	r1, [pc, #448]	; (8002e60 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f000 fd64 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002caa:	2302      	movs	r3, #2
 8002cac:	e0d3      	b.n	8002e56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d101      	bne.n	8002cbc <HAL_I2C_Master_Transmit+0x50>
 8002cb8:	2302      	movs	r3, #2
 8002cba:	e0cc      	b.n	8002e56 <HAL_I2C_Master_Transmit+0x1ea>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d007      	beq.n	8002ce2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f042 0201 	orr.w	r2, r2, #1
 8002ce0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cf0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2221      	movs	r2, #33	; 0x21
 8002cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2210      	movs	r2, #16
 8002cfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	893a      	ldrh	r2, [r7, #8]
 8002d12:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	4a50      	ldr	r2, [pc, #320]	; (8002e64 <HAL_I2C_Master_Transmit+0x1f8>)
 8002d22:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d24:	8979      	ldrh	r1, [r7, #10]
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	6a3a      	ldr	r2, [r7, #32]
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	f000 fbf2 	bl	8003514 <I2C_MasterRequestWrite>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e08d      	b.n	8002e56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d50:	e066      	b.n	8002e20 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	6a39      	ldr	r1, [r7, #32]
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 fdde 	bl	8003918 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00d      	beq.n	8002d7e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	d107      	bne.n	8002d7a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e06b      	b.n	8002e56 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d82:	781a      	ldrb	r2, [r3, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8e:	1c5a      	adds	r2, r3, #1
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da6:	3b01      	subs	r3, #1
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	f003 0304 	and.w	r3, r3, #4
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d11b      	bne.n	8002df4 <HAL_I2C_Master_Transmit+0x188>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d017      	beq.n	8002df4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc8:	781a      	ldrb	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd4:	1c5a      	adds	r2, r3, #1
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	3b01      	subs	r3, #1
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dec:	3b01      	subs	r3, #1
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	6a39      	ldr	r1, [r7, #32]
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 fdce 	bl	800399a <I2C_WaitOnBTFFlagUntilTimeout>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00d      	beq.n	8002e20 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e08:	2b04      	cmp	r3, #4
 8002e0a:	d107      	bne.n	8002e1c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e1a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e01a      	b.n	8002e56 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d194      	bne.n	8002d52 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e50:	2300      	movs	r3, #0
 8002e52:	e000      	b.n	8002e56 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e54:	2302      	movs	r3, #2
  }
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	00100002 	.word	0x00100002
 8002e64:	ffff0000 	.word	0xffff0000

08002e68 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b08c      	sub	sp, #48	; 0x30
 8002e6c:	af02      	add	r7, sp, #8
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	607a      	str	r2, [r7, #4]
 8002e72:	461a      	mov	r2, r3
 8002e74:	460b      	mov	r3, r1
 8002e76:	817b      	strh	r3, [r7, #10]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e7c:	f7ff f846 	bl	8001f0c <HAL_GetTick>
 8002e80:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b20      	cmp	r3, #32
 8002e8c:	f040 8219 	bne.w	80032c2 <HAL_I2C_Master_Receive+0x45a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e92:	9300      	str	r3, [sp, #0]
 8002e94:	2319      	movs	r3, #25
 8002e96:	2201      	movs	r2, #1
 8002e98:	497f      	ldr	r1, [pc, #508]	; (8003098 <HAL_I2C_Master_Receive+0x230>)
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 fc66 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e20c      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d101      	bne.n	8002eb8 <HAL_I2C_Master_Receive+0x50>
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e205      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d007      	beq.n	8002ede <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0201 	orr.w	r2, r2, #1
 8002edc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002eec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2222      	movs	r2, #34	; 0x22
 8002ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2210      	movs	r2, #16
 8002efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	893a      	ldrh	r2, [r7, #8]
 8002f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	4a5f      	ldr	r2, [pc, #380]	; (800309c <HAL_I2C_Master_Receive+0x234>)
 8002f1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f20:	8979      	ldrh	r1, [r7, #10]
 8002f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 fb6a 	bl	8003600 <I2C_MasterRequestRead>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e1c6      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
    }

    if (hi2c->XferSize == 0U)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d113      	bne.n	8002f66 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f3e:	2300      	movs	r3, #0
 8002f40:	623b      	str	r3, [r7, #32]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	695b      	ldr	r3, [r3, #20]
 8002f48:	623b      	str	r3, [r7, #32]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	623b      	str	r3, [r7, #32]
 8002f52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	e19a      	b.n	800329c <HAL_I2C_Master_Receive+0x434>
    }
    else if (hi2c->XferSize == 1U)
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d11e      	bne.n	8002fac <HAL_I2C_Master_Receive+0x144>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f7c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f7e:	b672      	cpsid	i
}
 8002f80:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f82:	2300      	movs	r3, #0
 8002f84:	61fb      	str	r3, [r7, #28]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	695b      	ldr	r3, [r3, #20]
 8002f8c:	61fb      	str	r3, [r7, #28]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fa6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002fa8:	b662      	cpsie	i
}
 8002faa:	e035      	b.n	8003018 <HAL_I2C_Master_Receive+0x1b0>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d11e      	bne.n	8002ff2 <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fc2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fc4:	b672      	cpsid	i
}
 8002fc6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61bb      	str	r3, [r7, #24]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	61bb      	str	r3, [r7, #24]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	61bb      	str	r3, [r7, #24]
 8002fdc:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002fee:	b662      	cpsie	i
}
 8002ff0:	e012      	b.n	8003018 <HAL_I2C_Master_Receive+0x1b0>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003000:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003002:	2300      	movs	r3, #0
 8003004:	617b      	str	r3, [r7, #20]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	617b      	str	r3, [r7, #20]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003018:	e140      	b.n	800329c <HAL_I2C_Master_Receive+0x434>
    {
      if (hi2c->XferSize <= 3U)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800301e:	2b03      	cmp	r3, #3
 8003020:	f200 80f9 	bhi.w	8003216 <HAL_I2C_Master_Receive+0x3ae>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003028:	2b01      	cmp	r3, #1
 800302a:	d123      	bne.n	8003074 <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800302c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800302e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f000 fcf3 	bl	8003a1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e141      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	691a      	ldr	r2, [r3, #16]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800305c:	3b01      	subs	r3, #1
 800305e:	b29a      	uxth	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003068:	b29b      	uxth	r3, r3
 800306a:	3b01      	subs	r3, #1
 800306c:	b29a      	uxth	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003072:	e113      	b.n	800329c <HAL_I2C_Master_Receive+0x434>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003078:	2b02      	cmp	r3, #2
 800307a:	d152      	bne.n	8003122 <HAL_I2C_Master_Receive+0x2ba>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003082:	2200      	movs	r2, #0
 8003084:	4906      	ldr	r1, [pc, #24]	; (80030a0 <HAL_I2C_Master_Receive+0x238>)
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fb70 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d008      	beq.n	80030a4 <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e116      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
 8003096:	bf00      	nop
 8003098:	00100002 	.word	0x00100002
 800309c:	ffff0000 	.word	0xffff0000
 80030a0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80030a4:	b672      	cpsid	i
}
 80030a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	691a      	ldr	r2, [r3, #16]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c2:	b2d2      	uxtb	r2, r2
 80030c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d4:	3b01      	subs	r3, #1
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80030ea:	b662      	cpsie	i
}
 80030ec:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f8:	b2d2      	uxtb	r2, r2
 80030fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003100:	1c5a      	adds	r2, r3, #1
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310a:	3b01      	subs	r3, #1
 800310c:	b29a      	uxth	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003116:	b29b      	uxth	r3, r3
 8003118:	3b01      	subs	r3, #1
 800311a:	b29a      	uxth	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003120:	e0bc      	b.n	800329c <HAL_I2C_Master_Receive+0x434>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003128:	2200      	movs	r2, #0
 800312a:	4968      	ldr	r1, [pc, #416]	; (80032cc <HAL_I2C_Master_Receive+0x464>)
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 fb1d 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d001      	beq.n	800313c <HAL_I2C_Master_Receive+0x2d4>
          {
            return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0c3      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800314a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800314c:	b672      	cpsid	i
}
 800314e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	691a      	ldr	r2, [r3, #16]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315a:	b2d2      	uxtb	r2, r2
 800315c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003162:	1c5a      	adds	r2, r3, #1
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800316c:	3b01      	subs	r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003178:	b29b      	uxth	r3, r3
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003188:	2200      	movs	r2, #0
 800318a:	4950      	ldr	r1, [pc, #320]	; (80032cc <HAL_I2C_Master_Receive+0x464>)
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 faed 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_I2C_Master_Receive+0x334>
          {
            return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e093      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	691a      	ldr	r2, [r3, #16]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031be:	1c5a      	adds	r2, r3, #1
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	3b01      	subs	r3, #1
 80031d8:	b29a      	uxth	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80031de:	b662      	cpsie	i
}
 80031e0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	691a      	ldr	r2, [r3, #16]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ec:	b2d2      	uxtb	r2, r2
 80031ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	1c5a      	adds	r2, r3, #1
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031fe:	3b01      	subs	r3, #1
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320a:	b29b      	uxth	r3, r3
 800320c:	3b01      	subs	r3, #1
 800320e:	b29a      	uxth	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003214:	e042      	b.n	800329c <HAL_I2C_Master_Receive+0x434>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003218:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f000 fbfe 	bl	8003a1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_I2C_Master_Receive+0x3c2>
        {
          return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e04c      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	691a      	ldr	r2, [r3, #16]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003234:	b2d2      	uxtb	r2, r2
 8003236:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003246:	3b01      	subs	r3, #1
 8003248:	b29a      	uxth	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003252:	b29b      	uxth	r3, r3
 8003254:	3b01      	subs	r3, #1
 8003256:	b29a      	uxth	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	f003 0304 	and.w	r3, r3, #4
 8003266:	2b04      	cmp	r3, #4
 8003268:	d118      	bne.n	800329c <HAL_I2C_Master_Receive+0x434>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	691a      	ldr	r2, [r3, #16]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003274:	b2d2      	uxtb	r2, r2
 8003276:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003286:	3b01      	subs	r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003292:	b29b      	uxth	r3, r3
 8003294:	3b01      	subs	r3, #1
 8003296:	b29a      	uxth	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f47f aeba 	bne.w	800301a <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2220      	movs	r2, #32
 80032aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	e000      	b.n	80032c4 <HAL_I2C_Master_Receive+0x45c>
  }
  else
  {
    return HAL_BUSY;
 80032c2:	2302      	movs	r3, #2
  }
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3728      	adds	r7, #40	; 0x28
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	00010004 	.word	0x00010004

080032d0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b08a      	sub	sp, #40	; 0x28
 80032d4:	af02      	add	r7, sp, #8
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	607a      	str	r2, [r7, #4]
 80032da:	603b      	str	r3, [r7, #0]
 80032dc:	460b      	mov	r3, r1
 80032de:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80032e0:	f7fe fe14 	bl	8001f0c <HAL_GetTick>
 80032e4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80032e6:	2301      	movs	r3, #1
 80032e8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b20      	cmp	r3, #32
 80032f4:	f040 8105 	bne.w	8003502 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	2319      	movs	r3, #25
 80032fe:	2201      	movs	r2, #1
 8003300:	4982      	ldr	r1, [pc, #520]	; (800350c <HAL_I2C_IsDeviceReady+0x23c>)
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fa32 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800330e:	2302      	movs	r3, #2
 8003310:	e0f8      	b.n	8003504 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003318:	2b01      	cmp	r3, #1
 800331a:	d101      	bne.n	8003320 <HAL_I2C_IsDeviceReady+0x50>
 800331c:	2302      	movs	r3, #2
 800331e:	e0f1      	b.n	8003504 <HAL_I2C_IsDeviceReady+0x234>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b01      	cmp	r3, #1
 8003334:	d007      	beq.n	8003346 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f042 0201 	orr.w	r2, r2, #1
 8003344:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003354:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2224      	movs	r2, #36	; 0x24
 800335a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4a6a      	ldr	r2, [pc, #424]	; (8003510 <HAL_I2C_IsDeviceReady+0x240>)
 8003368:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003378:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	2200      	movs	r2, #0
 8003382:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003386:	68f8      	ldr	r0, [r7, #12]
 8003388:	f000 f9f0 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e0b6      	b.n	8003504 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003396:	897b      	ldrh	r3, [r7, #10]
 8003398:	b2db      	uxtb	r3, r3
 800339a:	461a      	mov	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033a4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80033a6:	f7fe fdb1 	bl	8001f0c <HAL_GetTick>
 80033aa:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	bf0c      	ite	eq
 80033ba:	2301      	moveq	r3, #1
 80033bc:	2300      	movne	r3, #0
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033d0:	bf0c      	ite	eq
 80033d2:	2301      	moveq	r3, #1
 80033d4:	2300      	movne	r3, #0
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80033da:	e025      	b.n	8003428 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80033dc:	f7fe fd96 	bl	8001f0c <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d302      	bcc.n	80033f2 <HAL_I2C_IsDeviceReady+0x122>
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d103      	bne.n	80033fa <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	22a0      	movs	r2, #160	; 0xa0
 80033f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b02      	cmp	r3, #2
 8003406:	bf0c      	ite	eq
 8003408:	2301      	moveq	r3, #1
 800340a:	2300      	movne	r3, #0
 800340c:	b2db      	uxtb	r3, r3
 800340e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800341a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800341e:	bf0c      	ite	eq
 8003420:	2301      	moveq	r3, #1
 8003422:	2300      	movne	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2ba0      	cmp	r3, #160	; 0xa0
 8003432:	d005      	beq.n	8003440 <HAL_I2C_IsDeviceReady+0x170>
 8003434:	7dfb      	ldrb	r3, [r7, #23]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d102      	bne.n	8003440 <HAL_I2C_IsDeviceReady+0x170>
 800343a:	7dbb      	ldrb	r3, [r7, #22]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d0cd      	beq.n	80033dc <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2220      	movs	r2, #32
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	f003 0302 	and.w	r3, r3, #2
 8003452:	2b02      	cmp	r3, #2
 8003454:	d129      	bne.n	80034aa <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003464:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003466:	2300      	movs	r3, #0
 8003468:	613b      	str	r3, [r7, #16]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	613b      	str	r3, [r7, #16]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	2319      	movs	r3, #25
 8003482:	2201      	movs	r2, #1
 8003484:	4921      	ldr	r1, [pc, #132]	; (800350c <HAL_I2C_IsDeviceReady+0x23c>)
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	f000 f970 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e036      	b.n	8003504 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2220      	movs	r2, #32
 800349a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	e02c      	b.n	8003504 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034c2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	2319      	movs	r3, #25
 80034ca:	2201      	movs	r2, #1
 80034cc:	490f      	ldr	r1, [pc, #60]	; (800350c <HAL_I2C_IsDeviceReady+0x23c>)
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 f94c 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e012      	b.n	8003504 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	3301      	adds	r3, #1
 80034e2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	f4ff af3e 	bcc.w	800336a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2220      	movs	r2, #32
 80034f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e000      	b.n	8003504 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8003502:	2302      	movs	r3, #2
  }
}
 8003504:	4618      	mov	r0, r3
 8003506:	3720      	adds	r7, #32
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	00100002 	.word	0x00100002
 8003510:	ffff0000 	.word	0xffff0000

08003514 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b088      	sub	sp, #32
 8003518:	af02      	add	r7, sp, #8
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	607a      	str	r2, [r7, #4]
 800351e:	603b      	str	r3, [r7, #0]
 8003520:	460b      	mov	r3, r1
 8003522:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003528:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	2b08      	cmp	r3, #8
 800352e:	d006      	beq.n	800353e <I2C_MasterRequestWrite+0x2a>
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d003      	beq.n	800353e <I2C_MasterRequestWrite+0x2a>
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800353c:	d108      	bne.n	8003550 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	e00b      	b.n	8003568 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003554:	2b12      	cmp	r3, #18
 8003556:	d107      	bne.n	8003568 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003566:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	9300      	str	r3, [sp, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f000 f8f9 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e035      	b.n	80035f0 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800358c:	d108      	bne.n	80035a0 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800358e:	897b      	ldrh	r3, [r7, #10]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	461a      	mov	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800359c:	611a      	str	r2, [r3, #16]
 800359e:	e01b      	b.n	80035d8 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035a0:	897b      	ldrh	r3, [r7, #10]
 80035a2:	11db      	asrs	r3, r3, #7
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f003 0306 	and.w	r3, r3, #6
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	f063 030f 	orn	r3, r3, #15
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	490e      	ldr	r1, [pc, #56]	; (80035f8 <I2C_MasterRequestWrite+0xe4>)
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f000 f92b 	bl	800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e010      	b.n	80035f0 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035ce:	897b      	ldrh	r3, [r7, #10]
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	4907      	ldr	r1, [pc, #28]	; (80035fc <I2C_MasterRequestWrite+0xe8>)
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f000 f91b 	bl	800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e000      	b.n	80035f0 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	00010008 	.word	0x00010008
 80035fc:	00010002 	.word	0x00010002

08003600 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b088      	sub	sp, #32
 8003604:	af02      	add	r7, sp, #8
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	607a      	str	r2, [r7, #4]
 800360a:	603b      	str	r3, [r7, #0]
 800360c:	460b      	mov	r3, r1
 800360e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003614:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003624:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	2b08      	cmp	r3, #8
 800362a:	d006      	beq.n	800363a <I2C_MasterRequestRead+0x3a>
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d003      	beq.n	800363a <I2C_MasterRequestRead+0x3a>
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003638:	d108      	bne.n	800364c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	e00b      	b.n	8003664 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003650:	2b11      	cmp	r3, #17
 8003652:	d107      	bne.n	8003664 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003662:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 f87b 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e06d      	b.n	800375c <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	691b      	ldr	r3, [r3, #16]
 8003684:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003688:	d108      	bne.n	800369c <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800368a:	897b      	ldrh	r3, [r7, #10]
 800368c:	b2db      	uxtb	r3, r3
 800368e:	f043 0301 	orr.w	r3, r3, #1
 8003692:	b2da      	uxtb	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	611a      	str	r2, [r3, #16]
 800369a:	e053      	b.n	8003744 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800369c:	897b      	ldrh	r3, [r7, #10]
 800369e:	11db      	asrs	r3, r3, #7
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	f003 0306 	and.w	r3, r3, #6
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	f063 030f 	orn	r3, r3, #15
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	492a      	ldr	r1, [pc, #168]	; (8003764 <I2C_MasterRequestRead+0x164>)
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f8ad 	bl	800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e048      	b.n	800375c <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036ca:	897b      	ldrh	r3, [r7, #10]
 80036cc:	b2da      	uxtb	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	4923      	ldr	r1, [pc, #140]	; (8003768 <I2C_MasterRequestRead+0x168>)
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 f89d 	bl	800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e038      	b.n	800375c <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ea:	2300      	movs	r3, #0
 80036ec:	613b      	str	r3, [r7, #16]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695b      	ldr	r3, [r3, #20]
 80036f4:	613b      	str	r3, [r7, #16]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	613b      	str	r3, [r7, #16]
 80036fe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800370e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	9300      	str	r3, [sp, #0]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 f825 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d001      	beq.n	800372c <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e017      	b.n	800375c <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800372c:	897b      	ldrh	r3, [r7, #10]
 800372e:	11db      	asrs	r3, r3, #7
 8003730:	b2db      	uxtb	r3, r3
 8003732:	f003 0306 	and.w	r3, r3, #6
 8003736:	b2db      	uxtb	r3, r3
 8003738:	f063 030e 	orn	r3, r3, #14
 800373c:	b2da      	uxtb	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	4907      	ldr	r1, [pc, #28]	; (8003768 <I2C_MasterRequestRead+0x168>)
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f865 	bl	800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3718      	adds	r7, #24
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	00010008 	.word	0x00010008
 8003768:	00010002 	.word	0x00010002

0800376c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	603b      	str	r3, [r7, #0]
 8003778:	4613      	mov	r3, r2
 800377a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377c:	e025      	b.n	80037ca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003784:	d021      	beq.n	80037ca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003786:	f7fe fbc1 	bl	8001f0c <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	683a      	ldr	r2, [r7, #0]
 8003792:	429a      	cmp	r2, r3
 8003794:	d302      	bcc.n	800379c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d116      	bne.n	80037ca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	f043 0220 	orr.w	r2, r3, #32
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e023      	b.n	8003812 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	0c1b      	lsrs	r3, r3, #16
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d10d      	bne.n	80037f0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	43da      	mvns	r2, r3
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	4013      	ands	r3, r2
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	bf0c      	ite	eq
 80037e6:	2301      	moveq	r3, #1
 80037e8:	2300      	movne	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	461a      	mov	r2, r3
 80037ee:	e00c      	b.n	800380a <I2C_WaitOnFlagUntilTimeout+0x9e>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	43da      	mvns	r2, r3
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	4013      	ands	r3, r2
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	bf0c      	ite	eq
 8003802:	2301      	moveq	r3, #1
 8003804:	2300      	movne	r3, #0
 8003806:	b2db      	uxtb	r3, r3
 8003808:	461a      	mov	r2, r3
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	429a      	cmp	r2, r3
 800380e:	d0b6      	beq.n	800377e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b084      	sub	sp, #16
 800381e:	af00      	add	r7, sp, #0
 8003820:	60f8      	str	r0, [r7, #12]
 8003822:	60b9      	str	r1, [r7, #8]
 8003824:	607a      	str	r2, [r7, #4]
 8003826:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003828:	e051      	b.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003834:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003838:	d123      	bne.n	8003882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003848:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003852:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386e:	f043 0204 	orr.w	r2, r3, #4
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e046      	b.n	8003910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003888:	d021      	beq.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388a:	f7fe fb3f 	bl	8001f0c <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	429a      	cmp	r2, r3
 8003898:	d302      	bcc.n	80038a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d116      	bne.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	f043 0220 	orr.w	r2, r3, #32
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e020      	b.n	8003910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	0c1b      	lsrs	r3, r3, #16
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d10c      	bne.n	80038f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	43da      	mvns	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4013      	ands	r3, r2
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	bf14      	ite	ne
 80038ea:	2301      	movne	r3, #1
 80038ec:	2300      	moveq	r3, #0
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	e00b      	b.n	800390a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	43da      	mvns	r2, r3
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	4013      	ands	r3, r2
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf14      	ite	ne
 8003904:	2301      	movne	r3, #1
 8003906:	2300      	moveq	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d18d      	bne.n	800382a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003924:	e02d      	b.n	8003982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 f8ce 	bl	8003ac8 <I2C_IsAcknowledgeFailed>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e02d      	b.n	8003992 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800393c:	d021      	beq.n	8003982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800393e:	f7fe fae5 	bl	8001f0c <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	429a      	cmp	r2, r3
 800394c:	d302      	bcc.n	8003954 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d116      	bne.n	8003982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2220      	movs	r2, #32
 800395e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396e:	f043 0220 	orr.w	r2, r3, #32
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e007      	b.n	8003992 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398c:	2b80      	cmp	r3, #128	; 0x80
 800398e:	d1ca      	bne.n	8003926 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	60f8      	str	r0, [r7, #12]
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039a6:	e02d      	b.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 f88d 	bl	8003ac8 <I2C_IsAcknowledgeFailed>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e02d      	b.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039be:	d021      	beq.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039c0:	f7fe faa4 	bl	8001f0c <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d302      	bcc.n	80039d6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d116      	bne.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2220      	movs	r2, #32
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f0:	f043 0220 	orr.w	r2, r3, #32
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e007      	b.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d1ca      	bne.n	80039a8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a28:	e042      	b.n	8003ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	f003 0310 	and.w	r3, r3, #16
 8003a34:	2b10      	cmp	r3, #16
 8003a36:	d119      	bne.n	8003a6c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f06f 0210 	mvn.w	r2, #16
 8003a40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e029      	b.n	8003ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a6c:	f7fe fa4e 	bl	8001f0c <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d302      	bcc.n	8003a82 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d116      	bne.n	8003ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9c:	f043 0220 	orr.w	r2, r3, #32
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e007      	b.n	8003ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aba:	2b40      	cmp	r3, #64	; 0x40
 8003abc:	d1b5      	bne.n	8003a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ada:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ade:	d11b      	bne.n	8003b18 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ae8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b04:	f043 0204 	orr.w	r2, r3, #4
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e000      	b.n	8003b1a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bc80      	pop	{r7}
 8003b22:	4770      	bx	lr

08003b24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e272      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f000 8087 	beq.w	8003c52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b44:	4b92      	ldr	r3, [pc, #584]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f003 030c 	and.w	r3, r3, #12
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d00c      	beq.n	8003b6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b50:	4b8f      	ldr	r3, [pc, #572]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f003 030c 	and.w	r3, r3, #12
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d112      	bne.n	8003b82 <HAL_RCC_OscConfig+0x5e>
 8003b5c:	4b8c      	ldr	r3, [pc, #560]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b68:	d10b      	bne.n	8003b82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b6a:	4b89      	ldr	r3, [pc, #548]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d06c      	beq.n	8003c50 <HAL_RCC_OscConfig+0x12c>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d168      	bne.n	8003c50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e24c      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b8a:	d106      	bne.n	8003b9a <HAL_RCC_OscConfig+0x76>
 8003b8c:	4b80      	ldr	r3, [pc, #512]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a7f      	ldr	r2, [pc, #508]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003b92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b96:	6013      	str	r3, [r2, #0]
 8003b98:	e02e      	b.n	8003bf8 <HAL_RCC_OscConfig+0xd4>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10c      	bne.n	8003bbc <HAL_RCC_OscConfig+0x98>
 8003ba2:	4b7b      	ldr	r3, [pc, #492]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a7a      	ldr	r2, [pc, #488]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	4b78      	ldr	r3, [pc, #480]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a77      	ldr	r2, [pc, #476]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003bb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	e01d      	b.n	8003bf8 <HAL_RCC_OscConfig+0xd4>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bc4:	d10c      	bne.n	8003be0 <HAL_RCC_OscConfig+0xbc>
 8003bc6:	4b72      	ldr	r3, [pc, #456]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a71      	ldr	r2, [pc, #452]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	4b6f      	ldr	r3, [pc, #444]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a6e      	ldr	r2, [pc, #440]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	e00b      	b.n	8003bf8 <HAL_RCC_OscConfig+0xd4>
 8003be0:	4b6b      	ldr	r3, [pc, #428]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a6a      	ldr	r2, [pc, #424]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bea:	6013      	str	r3, [r2, #0]
 8003bec:	4b68      	ldr	r3, [pc, #416]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a67      	ldr	r2, [pc, #412]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003bf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bf6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d013      	beq.n	8003c28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c00:	f7fe f984 	bl	8001f0c <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c08:	f7fe f980 	bl	8001f0c <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b64      	cmp	r3, #100	; 0x64
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e200      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c1a:	4b5d      	ldr	r3, [pc, #372]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0xe4>
 8003c26:	e014      	b.n	8003c52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c28:	f7fe f970 	bl	8001f0c <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c30:	f7fe f96c 	bl	8001f0c <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b64      	cmp	r3, #100	; 0x64
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e1ec      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c42:	4b53      	ldr	r3, [pc, #332]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f0      	bne.n	8003c30 <HAL_RCC_OscConfig+0x10c>
 8003c4e:	e000      	b.n	8003c52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d063      	beq.n	8003d26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c5e:	4b4c      	ldr	r3, [pc, #304]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f003 030c 	and.w	r3, r3, #12
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00b      	beq.n	8003c82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c6a:	4b49      	ldr	r3, [pc, #292]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f003 030c 	and.w	r3, r3, #12
 8003c72:	2b08      	cmp	r3, #8
 8003c74:	d11c      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x18c>
 8003c76:	4b46      	ldr	r3, [pc, #280]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d116      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c82:	4b43      	ldr	r3, [pc, #268]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d005      	beq.n	8003c9a <HAL_RCC_OscConfig+0x176>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d001      	beq.n	8003c9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e1c0      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c9a:	4b3d      	ldr	r3, [pc, #244]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	4939      	ldr	r1, [pc, #228]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cae:	e03a      	b.n	8003d26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d020      	beq.n	8003cfa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cb8:	4b36      	ldr	r3, [pc, #216]	; (8003d94 <HAL_RCC_OscConfig+0x270>)
 8003cba:	2201      	movs	r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cbe:	f7fe f925 	bl	8001f0c <HAL_GetTick>
 8003cc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc6:	f7fe f921 	bl	8001f0c <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e1a1      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd8:	4b2d      	ldr	r3, [pc, #180]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0f0      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce4:	4b2a      	ldr	r3, [pc, #168]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	00db      	lsls	r3, r3, #3
 8003cf2:	4927      	ldr	r1, [pc, #156]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	600b      	str	r3, [r1, #0]
 8003cf8:	e015      	b.n	8003d26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cfa:	4b26      	ldr	r3, [pc, #152]	; (8003d94 <HAL_RCC_OscConfig+0x270>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d00:	f7fe f904 	bl	8001f0c <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d08:	f7fe f900 	bl	8001f0c <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e180      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1a:	4b1d      	ldr	r3, [pc, #116]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1f0      	bne.n	8003d08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0308 	and.w	r3, r3, #8
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d03a      	beq.n	8003da8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d019      	beq.n	8003d6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d3a:	4b17      	ldr	r3, [pc, #92]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d40:	f7fe f8e4 	bl	8001f0c <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d48:	f7fe f8e0 	bl	8001f0c <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e160      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d5a:	4b0d      	ldr	r3, [pc, #52]	; (8003d90 <HAL_RCC_OscConfig+0x26c>)
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0f0      	beq.n	8003d48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d66:	2001      	movs	r0, #1
 8003d68:	f000 fad8 	bl	800431c <RCC_Delay>
 8003d6c:	e01c      	b.n	8003da8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <HAL_RCC_OscConfig+0x274>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d74:	f7fe f8ca 	bl	8001f0c <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d7a:	e00f      	b.n	8003d9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d7c:	f7fe f8c6 	bl	8001f0c <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d908      	bls.n	8003d9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e146      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
 8003d8e:	bf00      	nop
 8003d90:	40021000 	.word	0x40021000
 8003d94:	42420000 	.word	0x42420000
 8003d98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d9c:	4b92      	ldr	r3, [pc, #584]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1e9      	bne.n	8003d7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0304 	and.w	r3, r3, #4
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f000 80a6 	beq.w	8003f02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003db6:	2300      	movs	r3, #0
 8003db8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dba:	4b8b      	ldr	r3, [pc, #556]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003dbc:	69db      	ldr	r3, [r3, #28]
 8003dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10d      	bne.n	8003de2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dc6:	4b88      	ldr	r3, [pc, #544]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	4a87      	ldr	r2, [pc, #540]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dd0:	61d3      	str	r3, [r2, #28]
 8003dd2:	4b85      	ldr	r3, [pc, #532]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dda:	60bb      	str	r3, [r7, #8]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dde:	2301      	movs	r3, #1
 8003de0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de2:	4b82      	ldr	r3, [pc, #520]	; (8003fec <HAL_RCC_OscConfig+0x4c8>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d118      	bne.n	8003e20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dee:	4b7f      	ldr	r3, [pc, #508]	; (8003fec <HAL_RCC_OscConfig+0x4c8>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a7e      	ldr	r2, [pc, #504]	; (8003fec <HAL_RCC_OscConfig+0x4c8>)
 8003df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dfa:	f7fe f887 	bl	8001f0c <HAL_GetTick>
 8003dfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e00:	e008      	b.n	8003e14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e02:	f7fe f883 	bl	8001f0c <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	2b64      	cmp	r3, #100	; 0x64
 8003e0e:	d901      	bls.n	8003e14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e10:	2303      	movs	r3, #3
 8003e12:	e103      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e14:	4b75      	ldr	r3, [pc, #468]	; (8003fec <HAL_RCC_OscConfig+0x4c8>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0f0      	beq.n	8003e02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d106      	bne.n	8003e36 <HAL_RCC_OscConfig+0x312>
 8003e28:	4b6f      	ldr	r3, [pc, #444]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	4a6e      	ldr	r2, [pc, #440]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e2e:	f043 0301 	orr.w	r3, r3, #1
 8003e32:	6213      	str	r3, [r2, #32]
 8003e34:	e02d      	b.n	8003e92 <HAL_RCC_OscConfig+0x36e>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10c      	bne.n	8003e58 <HAL_RCC_OscConfig+0x334>
 8003e3e:	4b6a      	ldr	r3, [pc, #424]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	6a1b      	ldr	r3, [r3, #32]
 8003e42:	4a69      	ldr	r2, [pc, #420]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e44:	f023 0301 	bic.w	r3, r3, #1
 8003e48:	6213      	str	r3, [r2, #32]
 8003e4a:	4b67      	ldr	r3, [pc, #412]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	4a66      	ldr	r2, [pc, #408]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e50:	f023 0304 	bic.w	r3, r3, #4
 8003e54:	6213      	str	r3, [r2, #32]
 8003e56:	e01c      	b.n	8003e92 <HAL_RCC_OscConfig+0x36e>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	2b05      	cmp	r3, #5
 8003e5e:	d10c      	bne.n	8003e7a <HAL_RCC_OscConfig+0x356>
 8003e60:	4b61      	ldr	r3, [pc, #388]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	4a60      	ldr	r2, [pc, #384]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e66:	f043 0304 	orr.w	r3, r3, #4
 8003e6a:	6213      	str	r3, [r2, #32]
 8003e6c:	4b5e      	ldr	r3, [pc, #376]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	4a5d      	ldr	r2, [pc, #372]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e72:	f043 0301 	orr.w	r3, r3, #1
 8003e76:	6213      	str	r3, [r2, #32]
 8003e78:	e00b      	b.n	8003e92 <HAL_RCC_OscConfig+0x36e>
 8003e7a:	4b5b      	ldr	r3, [pc, #364]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	4a5a      	ldr	r2, [pc, #360]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e80:	f023 0301 	bic.w	r3, r3, #1
 8003e84:	6213      	str	r3, [r2, #32]
 8003e86:	4b58      	ldr	r3, [pc, #352]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	4a57      	ldr	r2, [pc, #348]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003e8c:	f023 0304 	bic.w	r3, r3, #4
 8003e90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d015      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e9a:	f7fe f837 	bl	8001f0c <HAL_GetTick>
 8003e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea0:	e00a      	b.n	8003eb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ea2:	f7fe f833 	bl	8001f0c <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e0b1      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb8:	4b4b      	ldr	r3, [pc, #300]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0ee      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x37e>
 8003ec4:	e014      	b.n	8003ef0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ec6:	f7fe f821 	bl	8001f0c <HAL_GetTick>
 8003eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ecc:	e00a      	b.n	8003ee4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ece:	f7fe f81d 	bl	8001f0c <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e09b      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ee4:	4b40      	ldr	r3, [pc, #256]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1ee      	bne.n	8003ece <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ef0:	7dfb      	ldrb	r3, [r7, #23]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d105      	bne.n	8003f02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef6:	4b3c      	ldr	r3, [pc, #240]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003ef8:	69db      	ldr	r3, [r3, #28]
 8003efa:	4a3b      	ldr	r2, [pc, #236]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003efc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69db      	ldr	r3, [r3, #28]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 8087 	beq.w	800401a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f0c:	4b36      	ldr	r3, [pc, #216]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f003 030c 	and.w	r3, r3, #12
 8003f14:	2b08      	cmp	r3, #8
 8003f16:	d061      	beq.n	8003fdc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d146      	bne.n	8003fae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f20:	4b33      	ldr	r3, [pc, #204]	; (8003ff0 <HAL_RCC_OscConfig+0x4cc>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f26:	f7fd fff1 	bl	8001f0c <HAL_GetTick>
 8003f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f2c:	e008      	b.n	8003f40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f2e:	f7fd ffed 	bl	8001f0c <HAL_GetTick>
 8003f32:	4602      	mov	r2, r0
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	1ad3      	subs	r3, r2, r3
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e06d      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f40:	4b29      	ldr	r3, [pc, #164]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1f0      	bne.n	8003f2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f54:	d108      	bne.n	8003f68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f56:	4b24      	ldr	r3, [pc, #144]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	4921      	ldr	r1, [pc, #132]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f68:	4b1f      	ldr	r3, [pc, #124]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a19      	ldr	r1, [r3, #32]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	430b      	orrs	r3, r1
 8003f7a:	491b      	ldr	r1, [pc, #108]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f80:	4b1b      	ldr	r3, [pc, #108]	; (8003ff0 <HAL_RCC_OscConfig+0x4cc>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f86:	f7fd ffc1 	bl	8001f0c <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f8e:	f7fd ffbd 	bl	8001f0c <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e03d      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fa0:	4b11      	ldr	r3, [pc, #68]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x46a>
 8003fac:	e035      	b.n	800401a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fae:	4b10      	ldr	r3, [pc, #64]	; (8003ff0 <HAL_RCC_OscConfig+0x4cc>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb4:	f7fd ffaa 	bl	8001f0c <HAL_GetTick>
 8003fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fba:	e008      	b.n	8003fce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fbc:	f7fd ffa6 	bl	8001f0c <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e026      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fce:	4b06      	ldr	r3, [pc, #24]	; (8003fe8 <HAL_RCC_OscConfig+0x4c4>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1f0      	bne.n	8003fbc <HAL_RCC_OscConfig+0x498>
 8003fda:	e01e      	b.n	800401a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	69db      	ldr	r3, [r3, #28]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d107      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e019      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40007000 	.word	0x40007000
 8003ff0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	; (8004024 <HAL_RCC_OscConfig+0x500>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	429a      	cmp	r2, r3
 8004006:	d106      	bne.n	8004016 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004012:	429a      	cmp	r2, r3
 8004014:	d001      	beq.n	800401a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3718      	adds	r7, #24
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	40021000 	.word	0x40021000

08004028 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e0d0      	b.n	80041de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800403c:	4b6a      	ldr	r3, [pc, #424]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0307 	and.w	r3, r3, #7
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	429a      	cmp	r2, r3
 8004048:	d910      	bls.n	800406c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800404a:	4b67      	ldr	r3, [pc, #412]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f023 0207 	bic.w	r2, r3, #7
 8004052:	4965      	ldr	r1, [pc, #404]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	4313      	orrs	r3, r2
 8004058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800405a:	4b63      	ldr	r3, [pc, #396]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	683a      	ldr	r2, [r7, #0]
 8004064:	429a      	cmp	r2, r3
 8004066:	d001      	beq.n	800406c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e0b8      	b.n	80041de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0302 	and.w	r3, r3, #2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d020      	beq.n	80040ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0304 	and.w	r3, r3, #4
 8004080:	2b00      	cmp	r3, #0
 8004082:	d005      	beq.n	8004090 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004084:	4b59      	ldr	r3, [pc, #356]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	4a58      	ldr	r2, [pc, #352]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 800408a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800408e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0308 	and.w	r3, r3, #8
 8004098:	2b00      	cmp	r3, #0
 800409a:	d005      	beq.n	80040a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800409c:	4b53      	ldr	r3, [pc, #332]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	4a52      	ldr	r2, [pc, #328]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80040a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040a8:	4b50      	ldr	r3, [pc, #320]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	494d      	ldr	r1, [pc, #308]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d040      	beq.n	8004148 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d107      	bne.n	80040de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ce:	4b47      	ldr	r3, [pc, #284]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d115      	bne.n	8004106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e07f      	b.n	80041de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d107      	bne.n	80040f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040e6:	4b41      	ldr	r3, [pc, #260]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d109      	bne.n	8004106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e073      	b.n	80041de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040f6:	4b3d      	ldr	r3, [pc, #244]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e06b      	b.n	80041de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004106:	4b39      	ldr	r3, [pc, #228]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f023 0203 	bic.w	r2, r3, #3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	4936      	ldr	r1, [pc, #216]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 8004114:	4313      	orrs	r3, r2
 8004116:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004118:	f7fd fef8 	bl	8001f0c <HAL_GetTick>
 800411c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800411e:	e00a      	b.n	8004136 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004120:	f7fd fef4 	bl	8001f0c <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	f241 3288 	movw	r2, #5000	; 0x1388
 800412e:	4293      	cmp	r3, r2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e053      	b.n	80041de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004136:	4b2d      	ldr	r3, [pc, #180]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f003 020c 	and.w	r2, r3, #12
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	429a      	cmp	r2, r3
 8004146:	d1eb      	bne.n	8004120 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004148:	4b27      	ldr	r3, [pc, #156]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0307 	and.w	r3, r3, #7
 8004150:	683a      	ldr	r2, [r7, #0]
 8004152:	429a      	cmp	r2, r3
 8004154:	d210      	bcs.n	8004178 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004156:	4b24      	ldr	r3, [pc, #144]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f023 0207 	bic.w	r2, r3, #7
 800415e:	4922      	ldr	r1, [pc, #136]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	4313      	orrs	r3, r2
 8004164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004166:	4b20      	ldr	r3, [pc, #128]	; (80041e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0307 	and.w	r3, r3, #7
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	429a      	cmp	r2, r3
 8004172:	d001      	beq.n	8004178 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e032      	b.n	80041de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b00      	cmp	r3, #0
 8004182:	d008      	beq.n	8004196 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004184:	4b19      	ldr	r3, [pc, #100]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	4916      	ldr	r1, [pc, #88]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 8004192:	4313      	orrs	r3, r2
 8004194:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0308 	and.w	r3, r3, #8
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d009      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041a2:	4b12      	ldr	r3, [pc, #72]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	490e      	ldr	r1, [pc, #56]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041b6:	f000 f821 	bl	80041fc <HAL_RCC_GetSysClockFreq>
 80041ba:	4602      	mov	r2, r0
 80041bc:	4b0b      	ldr	r3, [pc, #44]	; (80041ec <HAL_RCC_ClockConfig+0x1c4>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	091b      	lsrs	r3, r3, #4
 80041c2:	f003 030f 	and.w	r3, r3, #15
 80041c6:	490a      	ldr	r1, [pc, #40]	; (80041f0 <HAL_RCC_ClockConfig+0x1c8>)
 80041c8:	5ccb      	ldrb	r3, [r1, r3]
 80041ca:	fa22 f303 	lsr.w	r3, r2, r3
 80041ce:	4a09      	ldr	r2, [pc, #36]	; (80041f4 <HAL_RCC_ClockConfig+0x1cc>)
 80041d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041d2:	4b09      	ldr	r3, [pc, #36]	; (80041f8 <HAL_RCC_ClockConfig+0x1d0>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fd fe56 	bl	8001e88 <HAL_InitTick>

  return HAL_OK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	40022000 	.word	0x40022000
 80041ec:	40021000 	.word	0x40021000
 80041f0:	08005d88 	.word	0x08005d88
 80041f4:	20000084 	.word	0x20000084
 80041f8:	20000088 	.word	0x20000088

080041fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041fc:	b490      	push	{r4, r7}
 80041fe:	b08a      	sub	sp, #40	; 0x28
 8004200:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004202:	4b29      	ldr	r3, [pc, #164]	; (80042a8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004204:	1d3c      	adds	r4, r7, #4
 8004206:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004208:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800420c:	f240 2301 	movw	r3, #513	; 0x201
 8004210:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004212:	2300      	movs	r3, #0
 8004214:	61fb      	str	r3, [r7, #28]
 8004216:	2300      	movs	r3, #0
 8004218:	61bb      	str	r3, [r7, #24]
 800421a:	2300      	movs	r3, #0
 800421c:	627b      	str	r3, [r7, #36]	; 0x24
 800421e:	2300      	movs	r3, #0
 8004220:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004226:	4b21      	ldr	r3, [pc, #132]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	f003 030c 	and.w	r3, r3, #12
 8004232:	2b04      	cmp	r3, #4
 8004234:	d002      	beq.n	800423c <HAL_RCC_GetSysClockFreq+0x40>
 8004236:	2b08      	cmp	r3, #8
 8004238:	d003      	beq.n	8004242 <HAL_RCC_GetSysClockFreq+0x46>
 800423a:	e02b      	b.n	8004294 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800423c:	4b1c      	ldr	r3, [pc, #112]	; (80042b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800423e:	623b      	str	r3, [r7, #32]
      break;
 8004240:	e02b      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	0c9b      	lsrs	r3, r3, #18
 8004246:	f003 030f 	and.w	r3, r3, #15
 800424a:	3328      	adds	r3, #40	; 0x28
 800424c:	443b      	add	r3, r7
 800424e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004252:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d012      	beq.n	8004284 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800425e:	4b13      	ldr	r3, [pc, #76]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	0c5b      	lsrs	r3, r3, #17
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	3328      	adds	r3, #40	; 0x28
 800426a:	443b      	add	r3, r7
 800426c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004270:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	4a0e      	ldr	r2, [pc, #56]	; (80042b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004276:	fb03 f202 	mul.w	r2, r3, r2
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004280:	627b      	str	r3, [r7, #36]	; 0x24
 8004282:	e004      	b.n	800428e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	4a0b      	ldr	r2, [pc, #44]	; (80042b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004288:	fb02 f303 	mul.w	r3, r2, r3
 800428c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800428e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004290:	623b      	str	r3, [r7, #32]
      break;
 8004292:	e002      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004294:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004296:	623b      	str	r3, [r7, #32]
      break;
 8004298:	bf00      	nop
    }
  }
  return sysclockfreq;
 800429a:	6a3b      	ldr	r3, [r7, #32]
}
 800429c:	4618      	mov	r0, r3
 800429e:	3728      	adds	r7, #40	; 0x28
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bc90      	pop	{r4, r7}
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	08005d78 	.word	0x08005d78
 80042ac:	40021000 	.word	0x40021000
 80042b0:	007a1200 	.word	0x007a1200
 80042b4:	003d0900 	.word	0x003d0900

080042b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042bc:	4b02      	ldr	r3, [pc, #8]	; (80042c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80042be:	681b      	ldr	r3, [r3, #0]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bc80      	pop	{r7}
 80042c6:	4770      	bx	lr
 80042c8:	20000084 	.word	0x20000084

080042cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042d0:	f7ff fff2 	bl	80042b8 <HAL_RCC_GetHCLKFreq>
 80042d4:	4602      	mov	r2, r0
 80042d6:	4b05      	ldr	r3, [pc, #20]	; (80042ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	0a1b      	lsrs	r3, r3, #8
 80042dc:	f003 0307 	and.w	r3, r3, #7
 80042e0:	4903      	ldr	r1, [pc, #12]	; (80042f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042e2:	5ccb      	ldrb	r3, [r1, r3]
 80042e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	40021000 	.word	0x40021000
 80042f0:	08005d98 	.word	0x08005d98

080042f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042f8:	f7ff ffde 	bl	80042b8 <HAL_RCC_GetHCLKFreq>
 80042fc:	4602      	mov	r2, r0
 80042fe:	4b05      	ldr	r3, [pc, #20]	; (8004314 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	0adb      	lsrs	r3, r3, #11
 8004304:	f003 0307 	and.w	r3, r3, #7
 8004308:	4903      	ldr	r1, [pc, #12]	; (8004318 <HAL_RCC_GetPCLK2Freq+0x24>)
 800430a:	5ccb      	ldrb	r3, [r1, r3]
 800430c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004310:	4618      	mov	r0, r3
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40021000 	.word	0x40021000
 8004318:	08005d98 	.word	0x08005d98

0800431c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004324:	4b0a      	ldr	r3, [pc, #40]	; (8004350 <RCC_Delay+0x34>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a0a      	ldr	r2, [pc, #40]	; (8004354 <RCC_Delay+0x38>)
 800432a:	fba2 2303 	umull	r2, r3, r2, r3
 800432e:	0a5b      	lsrs	r3, r3, #9
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	fb02 f303 	mul.w	r3, r2, r3
 8004336:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004338:	bf00      	nop
  }
  while (Delay --);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	1e5a      	subs	r2, r3, #1
 800433e:	60fa      	str	r2, [r7, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f9      	bne.n	8004338 <RCC_Delay+0x1c>
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr
 8004350:	20000084 	.word	0x20000084
 8004354:	10624dd3 	.word	0x10624dd3

08004358 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	613b      	str	r3, [r7, #16]
 8004364:	2300      	movs	r3, #0
 8004366:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	2b00      	cmp	r3, #0
 8004372:	d07d      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004374:	2300      	movs	r3, #0
 8004376:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004378:	4b4f      	ldr	r3, [pc, #316]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10d      	bne.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004384:	4b4c      	ldr	r3, [pc, #304]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004386:	69db      	ldr	r3, [r3, #28]
 8004388:	4a4b      	ldr	r2, [pc, #300]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800438a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800438e:	61d3      	str	r3, [r2, #28]
 8004390:	4b49      	ldr	r3, [pc, #292]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004392:	69db      	ldr	r3, [r3, #28]
 8004394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004398:	60bb      	str	r3, [r7, #8]
 800439a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800439c:	2301      	movs	r3, #1
 800439e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a0:	4b46      	ldr	r3, [pc, #280]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d118      	bne.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043ac:	4b43      	ldr	r3, [pc, #268]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a42      	ldr	r2, [pc, #264]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043b8:	f7fd fda8 	bl	8001f0c <HAL_GetTick>
 80043bc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043be:	e008      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043c0:	f7fd fda4 	bl	8001f0c <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	2b64      	cmp	r3, #100	; 0x64
 80043cc:	d901      	bls.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e06d      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d2:	4b3a      	ldr	r3, [pc, #232]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d0f0      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043de:	4b36      	ldr	r3, [pc, #216]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043e6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d02e      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d027      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043fc:	4b2e      	ldr	r3, [pc, #184]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004404:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004406:	4b2e      	ldr	r3, [pc, #184]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004408:	2201      	movs	r2, #1
 800440a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800440c:	4b2c      	ldr	r3, [pc, #176]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800440e:	2200      	movs	r2, #0
 8004410:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004412:	4a29      	ldr	r2, [pc, #164]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	d014      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004422:	f7fd fd73 	bl	8001f0c <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004428:	e00a      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442a:	f7fd fd6f 	bl	8001f0c <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	f241 3288 	movw	r2, #5000	; 0x1388
 8004438:	4293      	cmp	r3, r2
 800443a:	d901      	bls.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e036      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004440:	4b1d      	ldr	r3, [pc, #116]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0ee      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800444c:	4b1a      	ldr	r3, [pc, #104]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	4917      	ldr	r1, [pc, #92]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800445a:	4313      	orrs	r3, r2
 800445c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800445e:	7dfb      	ldrb	r3, [r7, #23]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d105      	bne.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004464:	4b14      	ldr	r3, [pc, #80]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	4a13      	ldr	r2, [pc, #76]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800446a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800446e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0302 	and.w	r3, r3, #2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d008      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800447c:	4b0e      	ldr	r3, [pc, #56]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	490b      	ldr	r1, [pc, #44]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800448a:	4313      	orrs	r3, r2
 800448c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0310 	and.w	r3, r3, #16
 8004496:	2b00      	cmp	r3, #0
 8004498:	d008      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800449a:	4b07      	ldr	r3, [pc, #28]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	4904      	ldr	r1, [pc, #16]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40021000 	.word	0x40021000
 80044bc:	40007000 	.word	0x40007000
 80044c0:	42420440 	.word	0x42420440

080044c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e053      	b.n	800457e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d106      	bne.n	80044f6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f7fd fa7b 	bl	80019ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2202      	movs	r2, #2
 80044fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800450c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685a      	ldr	r2, [r3, #4]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	431a      	orrs	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	431a      	orrs	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	431a      	orrs	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004532:	431a      	orrs	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69db      	ldr	r3, [r3, #28]
 8004538:	431a      	orrs	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a1b      	ldr	r3, [r3, #32]
 800453e:	ea42 0103 	orr.w	r1, r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	430a      	orrs	r2, r1
 800454c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	0c1a      	lsrs	r2, r3, #16
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f002 0204 	and.w	r2, r2, #4
 800455c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	69da      	ldr	r2, [r3, #28]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800456c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b082      	sub	sp, #8
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e01d      	b.n	80045d4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d106      	bne.n	80045b2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f7fd fb8d 	bl	8001ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2202      	movs	r2, #2
 80045b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	3304      	adds	r3, #4
 80045c2:	4619      	mov	r1, r3
 80045c4:	4610      	mov	r0, r2
 80045c6:	f000 fa1d 	bl	8004a04 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3708      	adds	r7, #8
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0201 	orr.w	r2, r2, #1
 80045f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f003 0307 	and.w	r3, r3, #7
 80045fe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b06      	cmp	r3, #6
 8004604:	d007      	beq.n	8004616 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f042 0201 	orr.w	r2, r2, #1
 8004614:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3714      	adds	r7, #20
 800461c:	46bd      	mov	sp, r7
 800461e:	bc80      	pop	{r7}
 8004620:	4770      	bx	lr

08004622 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b082      	sub	sp, #8
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b02      	cmp	r3, #2
 8004636:	d122      	bne.n	800467e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b02      	cmp	r3, #2
 8004644:	d11b      	bne.n	800467e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f06f 0202 	mvn.w	r2, #2
 800464e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	f003 0303 	and.w	r3, r3, #3
 8004660:	2b00      	cmp	r3, #0
 8004662:	d003      	beq.n	800466c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f9b1 	bl	80049cc <HAL_TIM_IC_CaptureCallback>
 800466a:	e005      	b.n	8004678 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f9a4 	bl	80049ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f9b3 	bl	80049de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	f003 0304 	and.w	r3, r3, #4
 8004688:	2b04      	cmp	r3, #4
 800468a:	d122      	bne.n	80046d2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f003 0304 	and.w	r3, r3, #4
 8004696:	2b04      	cmp	r3, #4
 8004698:	d11b      	bne.n	80046d2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f06f 0204 	mvn.w	r2, #4
 80046a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d003      	beq.n	80046c0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 f987 	bl	80049cc <HAL_TIM_IC_CaptureCallback>
 80046be:	e005      	b.n	80046cc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 f97a 	bl	80049ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f989 	bl	80049de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	f003 0308 	and.w	r3, r3, #8
 80046dc:	2b08      	cmp	r3, #8
 80046de:	d122      	bne.n	8004726 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d11b      	bne.n	8004726 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f06f 0208 	mvn.w	r2, #8
 80046f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2204      	movs	r2, #4
 80046fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69db      	ldr	r3, [r3, #28]
 8004704:	f003 0303 	and.w	r3, r3, #3
 8004708:	2b00      	cmp	r3, #0
 800470a:	d003      	beq.n	8004714 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f95d 	bl	80049cc <HAL_TIM_IC_CaptureCallback>
 8004712:	e005      	b.n	8004720 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 f950 	bl	80049ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 f95f 	bl	80049de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	f003 0310 	and.w	r3, r3, #16
 8004730:	2b10      	cmp	r3, #16
 8004732:	d122      	bne.n	800477a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	f003 0310 	and.w	r3, r3, #16
 800473e:	2b10      	cmp	r3, #16
 8004740:	d11b      	bne.n	800477a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f06f 0210 	mvn.w	r2, #16
 800474a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2208      	movs	r2, #8
 8004750:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800475c:	2b00      	cmp	r3, #0
 800475e:	d003      	beq.n	8004768 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 f933 	bl	80049cc <HAL_TIM_IC_CaptureCallback>
 8004766:	e005      	b.n	8004774 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f926 	bl	80049ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 f935 	bl	80049de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	2b01      	cmp	r3, #1
 8004786:	d10e      	bne.n	80047a6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b01      	cmp	r3, #1
 8004794:	d107      	bne.n	80047a6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f06f 0201 	mvn.w	r2, #1
 800479e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7fc fdc7 	bl	8001334 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	691b      	ldr	r3, [r3, #16]
 80047ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b0:	2b80      	cmp	r3, #128	; 0x80
 80047b2:	d10e      	bne.n	80047d2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047be:	2b80      	cmp	r3, #128	; 0x80
 80047c0:	d107      	bne.n	80047d2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80047ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 fa5e 	bl	8004c8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047dc:	2b40      	cmp	r3, #64	; 0x40
 80047de:	d10e      	bne.n	80047fe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ea:	2b40      	cmp	r3, #64	; 0x40
 80047ec:	d107      	bne.n	80047fe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80047f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f8f9 	bl	80049f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	f003 0320 	and.w	r3, r3, #32
 8004808:	2b20      	cmp	r3, #32
 800480a:	d10e      	bne.n	800482a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f003 0320 	and.w	r3, r3, #32
 8004816:	2b20      	cmp	r3, #32
 8004818:	d107      	bne.n	800482a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f06f 0220 	mvn.w	r2, #32
 8004822:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004824:	6878      	ldr	r0, [r7, #4]
 8004826:	f000 fa29 	bl	8004c7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800482a:	bf00      	nop
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b084      	sub	sp, #16
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
 800483a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004842:	2b01      	cmp	r3, #1
 8004844:	d101      	bne.n	800484a <HAL_TIM_ConfigClockSource+0x18>
 8004846:	2302      	movs	r3, #2
 8004848:	e0b3      	b.n	80049b2 <HAL_TIM_ConfigClockSource+0x180>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2202      	movs	r2, #2
 8004856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004868:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004870:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004882:	d03e      	beq.n	8004902 <HAL_TIM_ConfigClockSource+0xd0>
 8004884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004888:	f200 8087 	bhi.w	800499a <HAL_TIM_ConfigClockSource+0x168>
 800488c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004890:	f000 8085 	beq.w	800499e <HAL_TIM_ConfigClockSource+0x16c>
 8004894:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004898:	d87f      	bhi.n	800499a <HAL_TIM_ConfigClockSource+0x168>
 800489a:	2b70      	cmp	r3, #112	; 0x70
 800489c:	d01a      	beq.n	80048d4 <HAL_TIM_ConfigClockSource+0xa2>
 800489e:	2b70      	cmp	r3, #112	; 0x70
 80048a0:	d87b      	bhi.n	800499a <HAL_TIM_ConfigClockSource+0x168>
 80048a2:	2b60      	cmp	r3, #96	; 0x60
 80048a4:	d050      	beq.n	8004948 <HAL_TIM_ConfigClockSource+0x116>
 80048a6:	2b60      	cmp	r3, #96	; 0x60
 80048a8:	d877      	bhi.n	800499a <HAL_TIM_ConfigClockSource+0x168>
 80048aa:	2b50      	cmp	r3, #80	; 0x50
 80048ac:	d03c      	beq.n	8004928 <HAL_TIM_ConfigClockSource+0xf6>
 80048ae:	2b50      	cmp	r3, #80	; 0x50
 80048b0:	d873      	bhi.n	800499a <HAL_TIM_ConfigClockSource+0x168>
 80048b2:	2b40      	cmp	r3, #64	; 0x40
 80048b4:	d058      	beq.n	8004968 <HAL_TIM_ConfigClockSource+0x136>
 80048b6:	2b40      	cmp	r3, #64	; 0x40
 80048b8:	d86f      	bhi.n	800499a <HAL_TIM_ConfigClockSource+0x168>
 80048ba:	2b30      	cmp	r3, #48	; 0x30
 80048bc:	d064      	beq.n	8004988 <HAL_TIM_ConfigClockSource+0x156>
 80048be:	2b30      	cmp	r3, #48	; 0x30
 80048c0:	d86b      	bhi.n	800499a <HAL_TIM_ConfigClockSource+0x168>
 80048c2:	2b20      	cmp	r3, #32
 80048c4:	d060      	beq.n	8004988 <HAL_TIM_ConfigClockSource+0x156>
 80048c6:	2b20      	cmp	r3, #32
 80048c8:	d867      	bhi.n	800499a <HAL_TIM_ConfigClockSource+0x168>
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d05c      	beq.n	8004988 <HAL_TIM_ConfigClockSource+0x156>
 80048ce:	2b10      	cmp	r3, #16
 80048d0:	d05a      	beq.n	8004988 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80048d2:	e062      	b.n	800499a <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6818      	ldr	r0, [r3, #0]
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	6899      	ldr	r1, [r3, #8]
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	f000 f967 	bl	8004bb6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048f6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	609a      	str	r2, [r3, #8]
      break;
 8004900:	e04e      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6818      	ldr	r0, [r3, #0]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	6899      	ldr	r1, [r3, #8]
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f000 f950 	bl	8004bb6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689a      	ldr	r2, [r3, #8]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004924:	609a      	str	r2, [r3, #8]
      break;
 8004926:	e03b      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6818      	ldr	r0, [r3, #0]
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	6859      	ldr	r1, [r3, #4]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	461a      	mov	r2, r3
 8004936:	f000 f8c7 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2150      	movs	r1, #80	; 0x50
 8004940:	4618      	mov	r0, r3
 8004942:	f000 f91e 	bl	8004b82 <TIM_ITRx_SetConfig>
      break;
 8004946:	e02b      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6818      	ldr	r0, [r3, #0]
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	6859      	ldr	r1, [r3, #4]
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	461a      	mov	r2, r3
 8004956:	f000 f8e5 	bl	8004b24 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2160      	movs	r1, #96	; 0x60
 8004960:	4618      	mov	r0, r3
 8004962:	f000 f90e 	bl	8004b82 <TIM_ITRx_SetConfig>
      break;
 8004966:	e01b      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6818      	ldr	r0, [r3, #0]
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	6859      	ldr	r1, [r3, #4]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	461a      	mov	r2, r3
 8004976:	f000 f8a7 	bl	8004ac8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2140      	movs	r1, #64	; 0x40
 8004980:	4618      	mov	r0, r3
 8004982:	f000 f8fe 	bl	8004b82 <TIM_ITRx_SetConfig>
      break;
 8004986:	e00b      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4619      	mov	r1, r3
 8004992:	4610      	mov	r0, r2
 8004994:	f000 f8f5 	bl	8004b82 <TIM_ITRx_SetConfig>
      break;
 8004998:	e002      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800499a:	bf00      	nop
 800499c:	e000      	b.n	80049a0 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800499e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}

080049ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049ba:	b480      	push	{r7}
 80049bc:	b083      	sub	sp, #12
 80049be:	af00      	add	r7, sp, #0
 80049c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049c2:	bf00      	nop
 80049c4:	370c      	adds	r7, #12
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr

080049cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	bc80      	pop	{r7}
 80049dc:	4770      	bx	lr

080049de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bc80      	pop	{r7}
 80049ee:	4770      	bx	lr

080049f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bc80      	pop	{r7}
 8004a00:	4770      	bx	lr
	...

08004a04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a29      	ldr	r2, [pc, #164]	; (8004abc <TIM_Base_SetConfig+0xb8>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d00b      	beq.n	8004a34 <TIM_Base_SetConfig+0x30>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a22:	d007      	beq.n	8004a34 <TIM_Base_SetConfig+0x30>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a26      	ldr	r2, [pc, #152]	; (8004ac0 <TIM_Base_SetConfig+0xbc>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d003      	beq.n	8004a34 <TIM_Base_SetConfig+0x30>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a25      	ldr	r2, [pc, #148]	; (8004ac4 <TIM_Base_SetConfig+0xc0>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d108      	bne.n	8004a46 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a1c      	ldr	r2, [pc, #112]	; (8004abc <TIM_Base_SetConfig+0xb8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d00b      	beq.n	8004a66 <TIM_Base_SetConfig+0x62>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a54:	d007      	beq.n	8004a66 <TIM_Base_SetConfig+0x62>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a19      	ldr	r2, [pc, #100]	; (8004ac0 <TIM_Base_SetConfig+0xbc>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d003      	beq.n	8004a66 <TIM_Base_SetConfig+0x62>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a18      	ldr	r2, [pc, #96]	; (8004ac4 <TIM_Base_SetConfig+0xc0>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d108      	bne.n	8004a78 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	689a      	ldr	r2, [r3, #8]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a07      	ldr	r2, [pc, #28]	; (8004abc <TIM_Base_SetConfig+0xb8>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d103      	bne.n	8004aac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	691a      	ldr	r2, [r3, #16]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	615a      	str	r2, [r3, #20]
}
 8004ab2:	bf00      	nop
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr
 8004abc:	40012c00 	.word	0x40012c00
 8004ac0:	40000400 	.word	0x40000400
 8004ac4:	40000800 	.word	0x40000800

08004ac8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b087      	sub	sp, #28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	f023 0201 	bic.w	r2, r3, #1
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004af2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f023 030a 	bic.w	r3, r3, #10
 8004b04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	621a      	str	r2, [r3, #32]
}
 8004b1a:	bf00      	nop
 8004b1c:	371c      	adds	r7, #28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bc80      	pop	{r7}
 8004b22:	4770      	bx	lr

08004b24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6a1b      	ldr	r3, [r3, #32]
 8004b34:	f023 0210 	bic.w	r2, r3, #16
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b4e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	031b      	lsls	r3, r3, #12
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b60:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	697a      	ldr	r2, [r7, #20]
 8004b70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	621a      	str	r2, [r3, #32]
}
 8004b78:	bf00      	nop
 8004b7a:	371c      	adds	r7, #28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr

08004b82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b085      	sub	sp, #20
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
 8004b8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	f043 0307 	orr.w	r3, r3, #7
 8004ba4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	609a      	str	r2, [r3, #8]
}
 8004bac:	bf00      	nop
 8004bae:	3714      	adds	r7, #20
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b087      	sub	sp, #28
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	60f8      	str	r0, [r7, #12]
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	607a      	str	r2, [r7, #4]
 8004bc2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bd0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	021a      	lsls	r2, r3, #8
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	697a      	ldr	r2, [r7, #20]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	609a      	str	r2, [r3, #8]
}
 8004bea:	bf00      	nop
 8004bec:	371c      	adds	r7, #28
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bc80      	pop	{r7}
 8004bf2:	4770      	bx	lr

08004bf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d101      	bne.n	8004c0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c08:	2302      	movs	r3, #2
 8004c0a:	e032      	b.n	8004c72 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2202      	movs	r2, #2
 8004c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c44:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3714      	adds	r7, #20
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bc80      	pop	{r7}
 8004c7a:	4770      	bx	lr

08004c7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c84:	bf00      	nop
 8004c86:	370c      	adds	r7, #12
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr

08004c8e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c96:	bf00      	nop
 8004c98:	370c      	adds	r7, #12
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr

08004ca0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e03f      	b.n	8004d32 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d106      	bne.n	8004ccc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fd f84e 	bl	8001d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2224      	movs	r2, #36	; 0x24
 8004cd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ce2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 fa5d 	bl	80051a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	691a      	ldr	r2, [r3, #16]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004cf8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	695a      	ldr	r2, [r3, #20]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68da      	ldr	r2, [r3, #12]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3708      	adds	r7, #8
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
	...

08004d3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b088      	sub	sp, #32
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	f003 030f 	and.w	r3, r3, #15
 8004d6a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10d      	bne.n	8004d8e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	f003 0320 	and.w	r3, r3, #32
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d008      	beq.n	8004d8e <HAL_UART_IRQHandler+0x52>
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	f003 0320 	and.w	r3, r3, #32
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f98b 	bl	80050a2 <UART_Receive_IT>
      return;
 8004d8c:	e0cb      	b.n	8004f26 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f000 80ab 	beq.w	8004eec <HAL_UART_IRQHandler+0x1b0>
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d105      	bne.n	8004dac <HAL_UART_IRQHandler+0x70>
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	f000 80a0 	beq.w	8004eec <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <HAL_UART_IRQHandler+0x90>
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc4:	f043 0201 	orr.w	r2, r3, #1
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	f003 0304 	and.w	r3, r3, #4
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00a      	beq.n	8004dec <HAL_UART_IRQHandler+0xb0>
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de4:	f043 0202 	orr.w	r2, r3, #2
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00a      	beq.n	8004e0c <HAL_UART_IRQHandler+0xd0>
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d005      	beq.n	8004e0c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e04:	f043 0204 	orr.w	r2, r3, #4
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	f003 0308 	and.w	r3, r3, #8
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00a      	beq.n	8004e2c <HAL_UART_IRQHandler+0xf0>
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f003 0301 	and.w	r3, r3, #1
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d005      	beq.n	8004e2c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e24:	f043 0208 	orr.w	r2, r3, #8
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d077      	beq.n	8004f24 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	f003 0320 	and.w	r3, r3, #32
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d007      	beq.n	8004e4e <HAL_UART_IRQHandler+0x112>
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	f003 0320 	and.w	r3, r3, #32
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d002      	beq.n	8004e4e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 f92a 	bl	80050a2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	695b      	ldr	r3, [r3, #20]
 8004e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	bf14      	ite	ne
 8004e5c:	2301      	movne	r3, #1
 8004e5e:	2300      	moveq	r3, #0
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e68:	f003 0308 	and.w	r3, r3, #8
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d102      	bne.n	8004e76 <HAL_UART_IRQHandler+0x13a>
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d031      	beq.n	8004eda <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 f875 	bl	8004f66 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d023      	beq.n	8004ed2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	695a      	ldr	r2, [r3, #20]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e98:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d013      	beq.n	8004eca <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea6:	4a21      	ldr	r2, [pc, #132]	; (8004f2c <HAL_UART_IRQHandler+0x1f0>)
 8004ea8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fd fb7e 	bl	80025b0 <HAL_DMA_Abort_IT>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d016      	beq.n	8004ee8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ec4:	4610      	mov	r0, r2
 8004ec6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec8:	e00e      	b.n	8004ee8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f842 	bl	8004f54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed0:	e00a      	b.n	8004ee8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f83e 	bl	8004f54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed8:	e006      	b.n	8004ee8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 f83a 	bl	8004f54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004ee6:	e01d      	b.n	8004f24 <HAL_UART_IRQHandler+0x1e8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ee8:	bf00      	nop
    return;
 8004eea:	e01b      	b.n	8004f24 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d008      	beq.n	8004f08 <HAL_UART_IRQHandler+0x1cc>
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d003      	beq.n	8004f08 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 f861 	bl	8004fc8 <UART_Transmit_IT>
    return;
 8004f06:	e00e      	b.n	8004f26 <HAL_UART_IRQHandler+0x1ea>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d009      	beq.n	8004f26 <HAL_UART_IRQHandler+0x1ea>
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d004      	beq.n	8004f26 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 f8a8 	bl	8005072 <UART_EndTransmit_IT>
    return;
 8004f22:	e000      	b.n	8004f26 <HAL_UART_IRQHandler+0x1ea>
    return;
 8004f24:	bf00      	nop
  }
}
 8004f26:	3720      	adds	r7, #32
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	08004fa1 	.word	0x08004fa1

08004f30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f38:	bf00      	nop
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bc80      	pop	{r7}
 8004f40:	4770      	bx	lr

08004f42 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b083      	sub	sp, #12
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004f4a:	bf00      	nop
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr

08004f54 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bc80      	pop	{r7}
 8004f64:	4770      	bx	lr

08004f66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f66:	b480      	push	{r7}
 8004f68:	b083      	sub	sp, #12
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	68da      	ldr	r2, [r3, #12]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004f7c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695a      	ldr	r2, [r3, #20]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f022 0201 	bic.w	r2, r2, #1
 8004f8c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2220      	movs	r2, #32
 8004f92:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bc80      	pop	{r7}
 8004f9e:	4770      	bx	lr

08004fa0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f7ff ffca 	bl	8004f54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fc0:	bf00      	nop
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b21      	cmp	r3, #33	; 0x21
 8004fda:	d144      	bne.n	8005066 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe4:	d11a      	bne.n	800501c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	881b      	ldrh	r3, [r3, #0]
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ffa:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d105      	bne.n	8005010 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a1b      	ldr	r3, [r3, #32]
 8005008:	1c9a      	adds	r2, r3, #2
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	621a      	str	r2, [r3, #32]
 800500e:	e00e      	b.n	800502e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	621a      	str	r2, [r3, #32]
 800501a:	e008      	b.n	800502e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	1c59      	adds	r1, r3, #1
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	6211      	str	r1, [r2, #32]
 8005026:	781a      	ldrb	r2, [r3, #0]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005032:	b29b      	uxth	r3, r3
 8005034:	3b01      	subs	r3, #1
 8005036:	b29b      	uxth	r3, r3
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	4619      	mov	r1, r3
 800503c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10f      	bne.n	8005062 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005050:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68da      	ldr	r2, [r3, #12]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005060:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005062:	2300      	movs	r3, #0
 8005064:	e000      	b.n	8005068 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005066:	2302      	movs	r3, #2
  }
}
 8005068:	4618      	mov	r0, r3
 800506a:	3714      	adds	r7, #20
 800506c:	46bd      	mov	sp, r7
 800506e:	bc80      	pop	{r7}
 8005070:	4770      	bx	lr

08005072 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005072:	b580      	push	{r7, lr}
 8005074:	b082      	sub	sp, #8
 8005076:	af00      	add	r7, sp, #0
 8005078:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68da      	ldr	r2, [r3, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005088:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2220      	movs	r2, #32
 800508e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f7ff ff4c 	bl	8004f30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b084      	sub	sp, #16
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b22      	cmp	r3, #34	; 0x22
 80050b4:	d171      	bne.n	800519a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050be:	d123      	bne.n	8005108 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c4:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10e      	bne.n	80050ec <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050da:	b29a      	uxth	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e4:	1c9a      	adds	r2, r3, #2
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	629a      	str	r2, [r3, #40]	; 0x28
 80050ea:	e029      	b.n	8005140 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005100:	1c5a      	adds	r2, r3, #1
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	629a      	str	r2, [r3, #40]	; 0x28
 8005106:	e01b      	b.n	8005140 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10a      	bne.n	8005126 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6858      	ldr	r0, [r3, #4]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511a:	1c59      	adds	r1, r3, #1
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	6291      	str	r1, [r2, #40]	; 0x28
 8005120:	b2c2      	uxtb	r2, r0
 8005122:	701a      	strb	r2, [r3, #0]
 8005124:	e00c      	b.n	8005140 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	b2da      	uxtb	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005132:	1c58      	adds	r0, r3, #1
 8005134:	6879      	ldr	r1, [r7, #4]
 8005136:	6288      	str	r0, [r1, #40]	; 0x28
 8005138:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800513c:	b2d2      	uxtb	r2, r2
 800513e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005144:	b29b      	uxth	r3, r3
 8005146:	3b01      	subs	r3, #1
 8005148:	b29b      	uxth	r3, r3
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	4619      	mov	r1, r3
 800514e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005150:	2b00      	cmp	r3, #0
 8005152:	d120      	bne.n	8005196 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68da      	ldr	r2, [r3, #12]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f022 0220 	bic.w	r2, r2, #32
 8005162:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005172:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	695a      	ldr	r2, [r3, #20]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f022 0201 	bic.w	r2, r2, #1
 8005182:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2220      	movs	r2, #32
 8005188:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7ff fed8 	bl	8004f42 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	e002      	b.n	800519c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005196:	2300      	movs	r3, #0
 8005198:	e000      	b.n	800519c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800519a:	2302      	movs	r3, #2
  }
}
 800519c:	4618      	mov	r0, r3
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68da      	ldr	r2, [r3, #12]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	689a      	ldr	r2, [r3, #8]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	431a      	orrs	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	695b      	ldr	r3, [r3, #20]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80051de:	f023 030c 	bic.w	r3, r3, #12
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6812      	ldr	r2, [r2, #0]
 80051e6:	68f9      	ldr	r1, [r7, #12]
 80051e8:	430b      	orrs	r3, r1
 80051ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	699a      	ldr	r2, [r3, #24]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a52      	ldr	r2, [pc, #328]	; (8005350 <UART_SetConfig+0x1ac>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d14e      	bne.n	80052aa <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800520c:	f7ff f872 	bl	80042f4 <HAL_RCC_GetPCLK2Freq>
 8005210:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	4613      	mov	r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	4413      	add	r3, r2
 800521a:	009a      	lsls	r2, r3, #2
 800521c:	441a      	add	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	fbb2 f3f3 	udiv	r3, r2, r3
 8005228:	4a4a      	ldr	r2, [pc, #296]	; (8005354 <UART_SetConfig+0x1b0>)
 800522a:	fba2 2303 	umull	r2, r3, r2, r3
 800522e:	095b      	lsrs	r3, r3, #5
 8005230:	0119      	lsls	r1, r3, #4
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	4613      	mov	r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	009a      	lsls	r2, r3, #2
 800523c:	441a      	add	r2, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	fbb2 f2f3 	udiv	r2, r2, r3
 8005248:	4b42      	ldr	r3, [pc, #264]	; (8005354 <UART_SetConfig+0x1b0>)
 800524a:	fba3 0302 	umull	r0, r3, r3, r2
 800524e:	095b      	lsrs	r3, r3, #5
 8005250:	2064      	movs	r0, #100	; 0x64
 8005252:	fb00 f303 	mul.w	r3, r0, r3
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	011b      	lsls	r3, r3, #4
 800525a:	3332      	adds	r3, #50	; 0x32
 800525c:	4a3d      	ldr	r2, [pc, #244]	; (8005354 <UART_SetConfig+0x1b0>)
 800525e:	fba2 2303 	umull	r2, r3, r2, r3
 8005262:	095b      	lsrs	r3, r3, #5
 8005264:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005268:	4419      	add	r1, r3
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	4613      	mov	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	009a      	lsls	r2, r3, #2
 8005274:	441a      	add	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005280:	4b34      	ldr	r3, [pc, #208]	; (8005354 <UART_SetConfig+0x1b0>)
 8005282:	fba3 0302 	umull	r0, r3, r3, r2
 8005286:	095b      	lsrs	r3, r3, #5
 8005288:	2064      	movs	r0, #100	; 0x64
 800528a:	fb00 f303 	mul.w	r3, r0, r3
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	011b      	lsls	r3, r3, #4
 8005292:	3332      	adds	r3, #50	; 0x32
 8005294:	4a2f      	ldr	r2, [pc, #188]	; (8005354 <UART_SetConfig+0x1b0>)
 8005296:	fba2 2303 	umull	r2, r3, r2, r3
 800529a:	095b      	lsrs	r3, r3, #5
 800529c:	f003 020f 	and.w	r2, r3, #15
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	440a      	add	r2, r1
 80052a6:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80052a8:	e04d      	b.n	8005346 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80052aa:	f7ff f80f 	bl	80042cc <HAL_RCC_GetPCLK1Freq>
 80052ae:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	4613      	mov	r3, r2
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	4413      	add	r3, r2
 80052b8:	009a      	lsls	r2, r3, #2
 80052ba:	441a      	add	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c6:	4a23      	ldr	r2, [pc, #140]	; (8005354 <UART_SetConfig+0x1b0>)
 80052c8:	fba2 2303 	umull	r2, r3, r2, r3
 80052cc:	095b      	lsrs	r3, r3, #5
 80052ce:	0119      	lsls	r1, r3, #4
 80052d0:	68ba      	ldr	r2, [r7, #8]
 80052d2:	4613      	mov	r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4413      	add	r3, r2
 80052d8:	009a      	lsls	r2, r3, #2
 80052da:	441a      	add	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80052e6:	4b1b      	ldr	r3, [pc, #108]	; (8005354 <UART_SetConfig+0x1b0>)
 80052e8:	fba3 0302 	umull	r0, r3, r3, r2
 80052ec:	095b      	lsrs	r3, r3, #5
 80052ee:	2064      	movs	r0, #100	; 0x64
 80052f0:	fb00 f303 	mul.w	r3, r0, r3
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	011b      	lsls	r3, r3, #4
 80052f8:	3332      	adds	r3, #50	; 0x32
 80052fa:	4a16      	ldr	r2, [pc, #88]	; (8005354 <UART_SetConfig+0x1b0>)
 80052fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005300:	095b      	lsrs	r3, r3, #5
 8005302:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005306:	4419      	add	r1, r3
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	4613      	mov	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4413      	add	r3, r2
 8005310:	009a      	lsls	r2, r3, #2
 8005312:	441a      	add	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	fbb2 f2f3 	udiv	r2, r2, r3
 800531e:	4b0d      	ldr	r3, [pc, #52]	; (8005354 <UART_SetConfig+0x1b0>)
 8005320:	fba3 0302 	umull	r0, r3, r3, r2
 8005324:	095b      	lsrs	r3, r3, #5
 8005326:	2064      	movs	r0, #100	; 0x64
 8005328:	fb00 f303 	mul.w	r3, r0, r3
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	011b      	lsls	r3, r3, #4
 8005330:	3332      	adds	r3, #50	; 0x32
 8005332:	4a08      	ldr	r2, [pc, #32]	; (8005354 <UART_SetConfig+0x1b0>)
 8005334:	fba2 2303 	umull	r2, r3, r2, r3
 8005338:	095b      	lsrs	r3, r3, #5
 800533a:	f003 020f 	and.w	r2, r3, #15
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	440a      	add	r2, r1
 8005344:	609a      	str	r2, [r3, #8]
}
 8005346:	bf00      	nop
 8005348:	3710      	adds	r7, #16
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	40013800 	.word	0x40013800
 8005354:	51eb851f 	.word	0x51eb851f

08005358 <__errno>:
 8005358:	4b01      	ldr	r3, [pc, #4]	; (8005360 <__errno+0x8>)
 800535a:	6818      	ldr	r0, [r3, #0]
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	20000090 	.word	0x20000090

08005364 <__libc_init_array>:
 8005364:	b570      	push	{r4, r5, r6, lr}
 8005366:	2600      	movs	r6, #0
 8005368:	4d0c      	ldr	r5, [pc, #48]	; (800539c <__libc_init_array+0x38>)
 800536a:	4c0d      	ldr	r4, [pc, #52]	; (80053a0 <__libc_init_array+0x3c>)
 800536c:	1b64      	subs	r4, r4, r5
 800536e:	10a4      	asrs	r4, r4, #2
 8005370:	42a6      	cmp	r6, r4
 8005372:	d109      	bne.n	8005388 <__libc_init_array+0x24>
 8005374:	f000 fc9c 	bl	8005cb0 <_init>
 8005378:	2600      	movs	r6, #0
 800537a:	4d0a      	ldr	r5, [pc, #40]	; (80053a4 <__libc_init_array+0x40>)
 800537c:	4c0a      	ldr	r4, [pc, #40]	; (80053a8 <__libc_init_array+0x44>)
 800537e:	1b64      	subs	r4, r4, r5
 8005380:	10a4      	asrs	r4, r4, #2
 8005382:	42a6      	cmp	r6, r4
 8005384:	d105      	bne.n	8005392 <__libc_init_array+0x2e>
 8005386:	bd70      	pop	{r4, r5, r6, pc}
 8005388:	f855 3b04 	ldr.w	r3, [r5], #4
 800538c:	4798      	blx	r3
 800538e:	3601      	adds	r6, #1
 8005390:	e7ee      	b.n	8005370 <__libc_init_array+0xc>
 8005392:	f855 3b04 	ldr.w	r3, [r5], #4
 8005396:	4798      	blx	r3
 8005398:	3601      	adds	r6, #1
 800539a:	e7f2      	b.n	8005382 <__libc_init_array+0x1e>
 800539c:	08005dd4 	.word	0x08005dd4
 80053a0:	08005dd4 	.word	0x08005dd4
 80053a4:	08005dd4 	.word	0x08005dd4
 80053a8:	08005dd8 	.word	0x08005dd8

080053ac <memset>:
 80053ac:	4603      	mov	r3, r0
 80053ae:	4402      	add	r2, r0
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d100      	bne.n	80053b6 <memset+0xa>
 80053b4:	4770      	bx	lr
 80053b6:	f803 1b01 	strb.w	r1, [r3], #1
 80053ba:	e7f9      	b.n	80053b0 <memset+0x4>

080053bc <siprintf>:
 80053bc:	b40e      	push	{r1, r2, r3}
 80053be:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80053c2:	b500      	push	{lr}
 80053c4:	b09c      	sub	sp, #112	; 0x70
 80053c6:	ab1d      	add	r3, sp, #116	; 0x74
 80053c8:	9002      	str	r0, [sp, #8]
 80053ca:	9006      	str	r0, [sp, #24]
 80053cc:	9107      	str	r1, [sp, #28]
 80053ce:	9104      	str	r1, [sp, #16]
 80053d0:	4808      	ldr	r0, [pc, #32]	; (80053f4 <siprintf+0x38>)
 80053d2:	4909      	ldr	r1, [pc, #36]	; (80053f8 <siprintf+0x3c>)
 80053d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80053d8:	9105      	str	r1, [sp, #20]
 80053da:	6800      	ldr	r0, [r0, #0]
 80053dc:	a902      	add	r1, sp, #8
 80053de:	9301      	str	r3, [sp, #4]
 80053e0:	f000 f868 	bl	80054b4 <_svfiprintf_r>
 80053e4:	2200      	movs	r2, #0
 80053e6:	9b02      	ldr	r3, [sp, #8]
 80053e8:	701a      	strb	r2, [r3, #0]
 80053ea:	b01c      	add	sp, #112	; 0x70
 80053ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80053f0:	b003      	add	sp, #12
 80053f2:	4770      	bx	lr
 80053f4:	20000090 	.word	0x20000090
 80053f8:	ffff0208 	.word	0xffff0208

080053fc <__ssputs_r>:
 80053fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005400:	688e      	ldr	r6, [r1, #8]
 8005402:	4682      	mov	sl, r0
 8005404:	429e      	cmp	r6, r3
 8005406:	460c      	mov	r4, r1
 8005408:	4690      	mov	r8, r2
 800540a:	461f      	mov	r7, r3
 800540c:	d838      	bhi.n	8005480 <__ssputs_r+0x84>
 800540e:	898a      	ldrh	r2, [r1, #12]
 8005410:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005414:	d032      	beq.n	800547c <__ssputs_r+0x80>
 8005416:	6825      	ldr	r5, [r4, #0]
 8005418:	6909      	ldr	r1, [r1, #16]
 800541a:	3301      	adds	r3, #1
 800541c:	eba5 0901 	sub.w	r9, r5, r1
 8005420:	6965      	ldr	r5, [r4, #20]
 8005422:	444b      	add	r3, r9
 8005424:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005428:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800542c:	106d      	asrs	r5, r5, #1
 800542e:	429d      	cmp	r5, r3
 8005430:	bf38      	it	cc
 8005432:	461d      	movcc	r5, r3
 8005434:	0553      	lsls	r3, r2, #21
 8005436:	d531      	bpl.n	800549c <__ssputs_r+0xa0>
 8005438:	4629      	mov	r1, r5
 800543a:	f000 fb6f 	bl	8005b1c <_malloc_r>
 800543e:	4606      	mov	r6, r0
 8005440:	b950      	cbnz	r0, 8005458 <__ssputs_r+0x5c>
 8005442:	230c      	movs	r3, #12
 8005444:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005448:	f8ca 3000 	str.w	r3, [sl]
 800544c:	89a3      	ldrh	r3, [r4, #12]
 800544e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005452:	81a3      	strh	r3, [r4, #12]
 8005454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005458:	464a      	mov	r2, r9
 800545a:	6921      	ldr	r1, [r4, #16]
 800545c:	f000 face 	bl	80059fc <memcpy>
 8005460:	89a3      	ldrh	r3, [r4, #12]
 8005462:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800546a:	81a3      	strh	r3, [r4, #12]
 800546c:	6126      	str	r6, [r4, #16]
 800546e:	444e      	add	r6, r9
 8005470:	6026      	str	r6, [r4, #0]
 8005472:	463e      	mov	r6, r7
 8005474:	6165      	str	r5, [r4, #20]
 8005476:	eba5 0509 	sub.w	r5, r5, r9
 800547a:	60a5      	str	r5, [r4, #8]
 800547c:	42be      	cmp	r6, r7
 800547e:	d900      	bls.n	8005482 <__ssputs_r+0x86>
 8005480:	463e      	mov	r6, r7
 8005482:	4632      	mov	r2, r6
 8005484:	4641      	mov	r1, r8
 8005486:	6820      	ldr	r0, [r4, #0]
 8005488:	f000 fac6 	bl	8005a18 <memmove>
 800548c:	68a3      	ldr	r3, [r4, #8]
 800548e:	2000      	movs	r0, #0
 8005490:	1b9b      	subs	r3, r3, r6
 8005492:	60a3      	str	r3, [r4, #8]
 8005494:	6823      	ldr	r3, [r4, #0]
 8005496:	4433      	add	r3, r6
 8005498:	6023      	str	r3, [r4, #0]
 800549a:	e7db      	b.n	8005454 <__ssputs_r+0x58>
 800549c:	462a      	mov	r2, r5
 800549e:	f000 fbb1 	bl	8005c04 <_realloc_r>
 80054a2:	4606      	mov	r6, r0
 80054a4:	2800      	cmp	r0, #0
 80054a6:	d1e1      	bne.n	800546c <__ssputs_r+0x70>
 80054a8:	4650      	mov	r0, sl
 80054aa:	6921      	ldr	r1, [r4, #16]
 80054ac:	f000 face 	bl	8005a4c <_free_r>
 80054b0:	e7c7      	b.n	8005442 <__ssputs_r+0x46>
	...

080054b4 <_svfiprintf_r>:
 80054b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054b8:	4698      	mov	r8, r3
 80054ba:	898b      	ldrh	r3, [r1, #12]
 80054bc:	4607      	mov	r7, r0
 80054be:	061b      	lsls	r3, r3, #24
 80054c0:	460d      	mov	r5, r1
 80054c2:	4614      	mov	r4, r2
 80054c4:	b09d      	sub	sp, #116	; 0x74
 80054c6:	d50e      	bpl.n	80054e6 <_svfiprintf_r+0x32>
 80054c8:	690b      	ldr	r3, [r1, #16]
 80054ca:	b963      	cbnz	r3, 80054e6 <_svfiprintf_r+0x32>
 80054cc:	2140      	movs	r1, #64	; 0x40
 80054ce:	f000 fb25 	bl	8005b1c <_malloc_r>
 80054d2:	6028      	str	r0, [r5, #0]
 80054d4:	6128      	str	r0, [r5, #16]
 80054d6:	b920      	cbnz	r0, 80054e2 <_svfiprintf_r+0x2e>
 80054d8:	230c      	movs	r3, #12
 80054da:	603b      	str	r3, [r7, #0]
 80054dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054e0:	e0d1      	b.n	8005686 <_svfiprintf_r+0x1d2>
 80054e2:	2340      	movs	r3, #64	; 0x40
 80054e4:	616b      	str	r3, [r5, #20]
 80054e6:	2300      	movs	r3, #0
 80054e8:	9309      	str	r3, [sp, #36]	; 0x24
 80054ea:	2320      	movs	r3, #32
 80054ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80054f0:	2330      	movs	r3, #48	; 0x30
 80054f2:	f04f 0901 	mov.w	r9, #1
 80054f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80054fa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80056a0 <_svfiprintf_r+0x1ec>
 80054fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005502:	4623      	mov	r3, r4
 8005504:	469a      	mov	sl, r3
 8005506:	f813 2b01 	ldrb.w	r2, [r3], #1
 800550a:	b10a      	cbz	r2, 8005510 <_svfiprintf_r+0x5c>
 800550c:	2a25      	cmp	r2, #37	; 0x25
 800550e:	d1f9      	bne.n	8005504 <_svfiprintf_r+0x50>
 8005510:	ebba 0b04 	subs.w	fp, sl, r4
 8005514:	d00b      	beq.n	800552e <_svfiprintf_r+0x7a>
 8005516:	465b      	mov	r3, fp
 8005518:	4622      	mov	r2, r4
 800551a:	4629      	mov	r1, r5
 800551c:	4638      	mov	r0, r7
 800551e:	f7ff ff6d 	bl	80053fc <__ssputs_r>
 8005522:	3001      	adds	r0, #1
 8005524:	f000 80aa 	beq.w	800567c <_svfiprintf_r+0x1c8>
 8005528:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800552a:	445a      	add	r2, fp
 800552c:	9209      	str	r2, [sp, #36]	; 0x24
 800552e:	f89a 3000 	ldrb.w	r3, [sl]
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 80a2 	beq.w	800567c <_svfiprintf_r+0x1c8>
 8005538:	2300      	movs	r3, #0
 800553a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800553e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005542:	f10a 0a01 	add.w	sl, sl, #1
 8005546:	9304      	str	r3, [sp, #16]
 8005548:	9307      	str	r3, [sp, #28]
 800554a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800554e:	931a      	str	r3, [sp, #104]	; 0x68
 8005550:	4654      	mov	r4, sl
 8005552:	2205      	movs	r2, #5
 8005554:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005558:	4851      	ldr	r0, [pc, #324]	; (80056a0 <_svfiprintf_r+0x1ec>)
 800555a:	f000 fa41 	bl	80059e0 <memchr>
 800555e:	9a04      	ldr	r2, [sp, #16]
 8005560:	b9d8      	cbnz	r0, 800559a <_svfiprintf_r+0xe6>
 8005562:	06d0      	lsls	r0, r2, #27
 8005564:	bf44      	itt	mi
 8005566:	2320      	movmi	r3, #32
 8005568:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800556c:	0711      	lsls	r1, r2, #28
 800556e:	bf44      	itt	mi
 8005570:	232b      	movmi	r3, #43	; 0x2b
 8005572:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005576:	f89a 3000 	ldrb.w	r3, [sl]
 800557a:	2b2a      	cmp	r3, #42	; 0x2a
 800557c:	d015      	beq.n	80055aa <_svfiprintf_r+0xf6>
 800557e:	4654      	mov	r4, sl
 8005580:	2000      	movs	r0, #0
 8005582:	f04f 0c0a 	mov.w	ip, #10
 8005586:	9a07      	ldr	r2, [sp, #28]
 8005588:	4621      	mov	r1, r4
 800558a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800558e:	3b30      	subs	r3, #48	; 0x30
 8005590:	2b09      	cmp	r3, #9
 8005592:	d94e      	bls.n	8005632 <_svfiprintf_r+0x17e>
 8005594:	b1b0      	cbz	r0, 80055c4 <_svfiprintf_r+0x110>
 8005596:	9207      	str	r2, [sp, #28]
 8005598:	e014      	b.n	80055c4 <_svfiprintf_r+0x110>
 800559a:	eba0 0308 	sub.w	r3, r0, r8
 800559e:	fa09 f303 	lsl.w	r3, r9, r3
 80055a2:	4313      	orrs	r3, r2
 80055a4:	46a2      	mov	sl, r4
 80055a6:	9304      	str	r3, [sp, #16]
 80055a8:	e7d2      	b.n	8005550 <_svfiprintf_r+0x9c>
 80055aa:	9b03      	ldr	r3, [sp, #12]
 80055ac:	1d19      	adds	r1, r3, #4
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	9103      	str	r1, [sp, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	bfbb      	ittet	lt
 80055b6:	425b      	neglt	r3, r3
 80055b8:	f042 0202 	orrlt.w	r2, r2, #2
 80055bc:	9307      	strge	r3, [sp, #28]
 80055be:	9307      	strlt	r3, [sp, #28]
 80055c0:	bfb8      	it	lt
 80055c2:	9204      	strlt	r2, [sp, #16]
 80055c4:	7823      	ldrb	r3, [r4, #0]
 80055c6:	2b2e      	cmp	r3, #46	; 0x2e
 80055c8:	d10c      	bne.n	80055e4 <_svfiprintf_r+0x130>
 80055ca:	7863      	ldrb	r3, [r4, #1]
 80055cc:	2b2a      	cmp	r3, #42	; 0x2a
 80055ce:	d135      	bne.n	800563c <_svfiprintf_r+0x188>
 80055d0:	9b03      	ldr	r3, [sp, #12]
 80055d2:	3402      	adds	r4, #2
 80055d4:	1d1a      	adds	r2, r3, #4
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	9203      	str	r2, [sp, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	bfb8      	it	lt
 80055de:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80055e2:	9305      	str	r3, [sp, #20]
 80055e4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80056a4 <_svfiprintf_r+0x1f0>
 80055e8:	2203      	movs	r2, #3
 80055ea:	4650      	mov	r0, sl
 80055ec:	7821      	ldrb	r1, [r4, #0]
 80055ee:	f000 f9f7 	bl	80059e0 <memchr>
 80055f2:	b140      	cbz	r0, 8005606 <_svfiprintf_r+0x152>
 80055f4:	2340      	movs	r3, #64	; 0x40
 80055f6:	eba0 000a 	sub.w	r0, r0, sl
 80055fa:	fa03 f000 	lsl.w	r0, r3, r0
 80055fe:	9b04      	ldr	r3, [sp, #16]
 8005600:	3401      	adds	r4, #1
 8005602:	4303      	orrs	r3, r0
 8005604:	9304      	str	r3, [sp, #16]
 8005606:	f814 1b01 	ldrb.w	r1, [r4], #1
 800560a:	2206      	movs	r2, #6
 800560c:	4826      	ldr	r0, [pc, #152]	; (80056a8 <_svfiprintf_r+0x1f4>)
 800560e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005612:	f000 f9e5 	bl	80059e0 <memchr>
 8005616:	2800      	cmp	r0, #0
 8005618:	d038      	beq.n	800568c <_svfiprintf_r+0x1d8>
 800561a:	4b24      	ldr	r3, [pc, #144]	; (80056ac <_svfiprintf_r+0x1f8>)
 800561c:	bb1b      	cbnz	r3, 8005666 <_svfiprintf_r+0x1b2>
 800561e:	9b03      	ldr	r3, [sp, #12]
 8005620:	3307      	adds	r3, #7
 8005622:	f023 0307 	bic.w	r3, r3, #7
 8005626:	3308      	adds	r3, #8
 8005628:	9303      	str	r3, [sp, #12]
 800562a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800562c:	4433      	add	r3, r6
 800562e:	9309      	str	r3, [sp, #36]	; 0x24
 8005630:	e767      	b.n	8005502 <_svfiprintf_r+0x4e>
 8005632:	460c      	mov	r4, r1
 8005634:	2001      	movs	r0, #1
 8005636:	fb0c 3202 	mla	r2, ip, r2, r3
 800563a:	e7a5      	b.n	8005588 <_svfiprintf_r+0xd4>
 800563c:	2300      	movs	r3, #0
 800563e:	f04f 0c0a 	mov.w	ip, #10
 8005642:	4619      	mov	r1, r3
 8005644:	3401      	adds	r4, #1
 8005646:	9305      	str	r3, [sp, #20]
 8005648:	4620      	mov	r0, r4
 800564a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800564e:	3a30      	subs	r2, #48	; 0x30
 8005650:	2a09      	cmp	r2, #9
 8005652:	d903      	bls.n	800565c <_svfiprintf_r+0x1a8>
 8005654:	2b00      	cmp	r3, #0
 8005656:	d0c5      	beq.n	80055e4 <_svfiprintf_r+0x130>
 8005658:	9105      	str	r1, [sp, #20]
 800565a:	e7c3      	b.n	80055e4 <_svfiprintf_r+0x130>
 800565c:	4604      	mov	r4, r0
 800565e:	2301      	movs	r3, #1
 8005660:	fb0c 2101 	mla	r1, ip, r1, r2
 8005664:	e7f0      	b.n	8005648 <_svfiprintf_r+0x194>
 8005666:	ab03      	add	r3, sp, #12
 8005668:	9300      	str	r3, [sp, #0]
 800566a:	462a      	mov	r2, r5
 800566c:	4638      	mov	r0, r7
 800566e:	4b10      	ldr	r3, [pc, #64]	; (80056b0 <_svfiprintf_r+0x1fc>)
 8005670:	a904      	add	r1, sp, #16
 8005672:	f3af 8000 	nop.w
 8005676:	1c42      	adds	r2, r0, #1
 8005678:	4606      	mov	r6, r0
 800567a:	d1d6      	bne.n	800562a <_svfiprintf_r+0x176>
 800567c:	89ab      	ldrh	r3, [r5, #12]
 800567e:	065b      	lsls	r3, r3, #25
 8005680:	f53f af2c 	bmi.w	80054dc <_svfiprintf_r+0x28>
 8005684:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005686:	b01d      	add	sp, #116	; 0x74
 8005688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568c:	ab03      	add	r3, sp, #12
 800568e:	9300      	str	r3, [sp, #0]
 8005690:	462a      	mov	r2, r5
 8005692:	4638      	mov	r0, r7
 8005694:	4b06      	ldr	r3, [pc, #24]	; (80056b0 <_svfiprintf_r+0x1fc>)
 8005696:	a904      	add	r1, sp, #16
 8005698:	f000 f87c 	bl	8005794 <_printf_i>
 800569c:	e7eb      	b.n	8005676 <_svfiprintf_r+0x1c2>
 800569e:	bf00      	nop
 80056a0:	08005da0 	.word	0x08005da0
 80056a4:	08005da6 	.word	0x08005da6
 80056a8:	08005daa 	.word	0x08005daa
 80056ac:	00000000 	.word	0x00000000
 80056b0:	080053fd 	.word	0x080053fd

080056b4 <_printf_common>:
 80056b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056b8:	4616      	mov	r6, r2
 80056ba:	4699      	mov	r9, r3
 80056bc:	688a      	ldr	r2, [r1, #8]
 80056be:	690b      	ldr	r3, [r1, #16]
 80056c0:	4607      	mov	r7, r0
 80056c2:	4293      	cmp	r3, r2
 80056c4:	bfb8      	it	lt
 80056c6:	4613      	movlt	r3, r2
 80056c8:	6033      	str	r3, [r6, #0]
 80056ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056ce:	460c      	mov	r4, r1
 80056d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056d4:	b10a      	cbz	r2, 80056da <_printf_common+0x26>
 80056d6:	3301      	adds	r3, #1
 80056d8:	6033      	str	r3, [r6, #0]
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	0699      	lsls	r1, r3, #26
 80056de:	bf42      	ittt	mi
 80056e0:	6833      	ldrmi	r3, [r6, #0]
 80056e2:	3302      	addmi	r3, #2
 80056e4:	6033      	strmi	r3, [r6, #0]
 80056e6:	6825      	ldr	r5, [r4, #0]
 80056e8:	f015 0506 	ands.w	r5, r5, #6
 80056ec:	d106      	bne.n	80056fc <_printf_common+0x48>
 80056ee:	f104 0a19 	add.w	sl, r4, #25
 80056f2:	68e3      	ldr	r3, [r4, #12]
 80056f4:	6832      	ldr	r2, [r6, #0]
 80056f6:	1a9b      	subs	r3, r3, r2
 80056f8:	42ab      	cmp	r3, r5
 80056fa:	dc28      	bgt.n	800574e <_printf_common+0x9a>
 80056fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005700:	1e13      	subs	r3, r2, #0
 8005702:	6822      	ldr	r2, [r4, #0]
 8005704:	bf18      	it	ne
 8005706:	2301      	movne	r3, #1
 8005708:	0692      	lsls	r2, r2, #26
 800570a:	d42d      	bmi.n	8005768 <_printf_common+0xb4>
 800570c:	4649      	mov	r1, r9
 800570e:	4638      	mov	r0, r7
 8005710:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005714:	47c0      	blx	r8
 8005716:	3001      	adds	r0, #1
 8005718:	d020      	beq.n	800575c <_printf_common+0xa8>
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	68e5      	ldr	r5, [r4, #12]
 800571e:	f003 0306 	and.w	r3, r3, #6
 8005722:	2b04      	cmp	r3, #4
 8005724:	bf18      	it	ne
 8005726:	2500      	movne	r5, #0
 8005728:	6832      	ldr	r2, [r6, #0]
 800572a:	f04f 0600 	mov.w	r6, #0
 800572e:	68a3      	ldr	r3, [r4, #8]
 8005730:	bf08      	it	eq
 8005732:	1aad      	subeq	r5, r5, r2
 8005734:	6922      	ldr	r2, [r4, #16]
 8005736:	bf08      	it	eq
 8005738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800573c:	4293      	cmp	r3, r2
 800573e:	bfc4      	itt	gt
 8005740:	1a9b      	subgt	r3, r3, r2
 8005742:	18ed      	addgt	r5, r5, r3
 8005744:	341a      	adds	r4, #26
 8005746:	42b5      	cmp	r5, r6
 8005748:	d11a      	bne.n	8005780 <_printf_common+0xcc>
 800574a:	2000      	movs	r0, #0
 800574c:	e008      	b.n	8005760 <_printf_common+0xac>
 800574e:	2301      	movs	r3, #1
 8005750:	4652      	mov	r2, sl
 8005752:	4649      	mov	r1, r9
 8005754:	4638      	mov	r0, r7
 8005756:	47c0      	blx	r8
 8005758:	3001      	adds	r0, #1
 800575a:	d103      	bne.n	8005764 <_printf_common+0xb0>
 800575c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005764:	3501      	adds	r5, #1
 8005766:	e7c4      	b.n	80056f2 <_printf_common+0x3e>
 8005768:	2030      	movs	r0, #48	; 0x30
 800576a:	18e1      	adds	r1, r4, r3
 800576c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005770:	1c5a      	adds	r2, r3, #1
 8005772:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005776:	4422      	add	r2, r4
 8005778:	3302      	adds	r3, #2
 800577a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800577e:	e7c5      	b.n	800570c <_printf_common+0x58>
 8005780:	2301      	movs	r3, #1
 8005782:	4622      	mov	r2, r4
 8005784:	4649      	mov	r1, r9
 8005786:	4638      	mov	r0, r7
 8005788:	47c0      	blx	r8
 800578a:	3001      	adds	r0, #1
 800578c:	d0e6      	beq.n	800575c <_printf_common+0xa8>
 800578e:	3601      	adds	r6, #1
 8005790:	e7d9      	b.n	8005746 <_printf_common+0x92>
	...

08005794 <_printf_i>:
 8005794:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005798:	7e0f      	ldrb	r7, [r1, #24]
 800579a:	4691      	mov	r9, r2
 800579c:	2f78      	cmp	r7, #120	; 0x78
 800579e:	4680      	mov	r8, r0
 80057a0:	460c      	mov	r4, r1
 80057a2:	469a      	mov	sl, r3
 80057a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80057aa:	d807      	bhi.n	80057bc <_printf_i+0x28>
 80057ac:	2f62      	cmp	r7, #98	; 0x62
 80057ae:	d80a      	bhi.n	80057c6 <_printf_i+0x32>
 80057b0:	2f00      	cmp	r7, #0
 80057b2:	f000 80d9 	beq.w	8005968 <_printf_i+0x1d4>
 80057b6:	2f58      	cmp	r7, #88	; 0x58
 80057b8:	f000 80a4 	beq.w	8005904 <_printf_i+0x170>
 80057bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80057c4:	e03a      	b.n	800583c <_printf_i+0xa8>
 80057c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80057ca:	2b15      	cmp	r3, #21
 80057cc:	d8f6      	bhi.n	80057bc <_printf_i+0x28>
 80057ce:	a101      	add	r1, pc, #4	; (adr r1, 80057d4 <_printf_i+0x40>)
 80057d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057d4:	0800582d 	.word	0x0800582d
 80057d8:	08005841 	.word	0x08005841
 80057dc:	080057bd 	.word	0x080057bd
 80057e0:	080057bd 	.word	0x080057bd
 80057e4:	080057bd 	.word	0x080057bd
 80057e8:	080057bd 	.word	0x080057bd
 80057ec:	08005841 	.word	0x08005841
 80057f0:	080057bd 	.word	0x080057bd
 80057f4:	080057bd 	.word	0x080057bd
 80057f8:	080057bd 	.word	0x080057bd
 80057fc:	080057bd 	.word	0x080057bd
 8005800:	0800594f 	.word	0x0800594f
 8005804:	08005871 	.word	0x08005871
 8005808:	08005931 	.word	0x08005931
 800580c:	080057bd 	.word	0x080057bd
 8005810:	080057bd 	.word	0x080057bd
 8005814:	08005971 	.word	0x08005971
 8005818:	080057bd 	.word	0x080057bd
 800581c:	08005871 	.word	0x08005871
 8005820:	080057bd 	.word	0x080057bd
 8005824:	080057bd 	.word	0x080057bd
 8005828:	08005939 	.word	0x08005939
 800582c:	682b      	ldr	r3, [r5, #0]
 800582e:	1d1a      	adds	r2, r3, #4
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	602a      	str	r2, [r5, #0]
 8005834:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005838:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800583c:	2301      	movs	r3, #1
 800583e:	e0a4      	b.n	800598a <_printf_i+0x1f6>
 8005840:	6820      	ldr	r0, [r4, #0]
 8005842:	6829      	ldr	r1, [r5, #0]
 8005844:	0606      	lsls	r6, r0, #24
 8005846:	f101 0304 	add.w	r3, r1, #4
 800584a:	d50a      	bpl.n	8005862 <_printf_i+0xce>
 800584c:	680e      	ldr	r6, [r1, #0]
 800584e:	602b      	str	r3, [r5, #0]
 8005850:	2e00      	cmp	r6, #0
 8005852:	da03      	bge.n	800585c <_printf_i+0xc8>
 8005854:	232d      	movs	r3, #45	; 0x2d
 8005856:	4276      	negs	r6, r6
 8005858:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800585c:	230a      	movs	r3, #10
 800585e:	485e      	ldr	r0, [pc, #376]	; (80059d8 <_printf_i+0x244>)
 8005860:	e019      	b.n	8005896 <_printf_i+0x102>
 8005862:	680e      	ldr	r6, [r1, #0]
 8005864:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005868:	602b      	str	r3, [r5, #0]
 800586a:	bf18      	it	ne
 800586c:	b236      	sxthne	r6, r6
 800586e:	e7ef      	b.n	8005850 <_printf_i+0xbc>
 8005870:	682b      	ldr	r3, [r5, #0]
 8005872:	6820      	ldr	r0, [r4, #0]
 8005874:	1d19      	adds	r1, r3, #4
 8005876:	6029      	str	r1, [r5, #0]
 8005878:	0601      	lsls	r1, r0, #24
 800587a:	d501      	bpl.n	8005880 <_printf_i+0xec>
 800587c:	681e      	ldr	r6, [r3, #0]
 800587e:	e002      	b.n	8005886 <_printf_i+0xf2>
 8005880:	0646      	lsls	r6, r0, #25
 8005882:	d5fb      	bpl.n	800587c <_printf_i+0xe8>
 8005884:	881e      	ldrh	r6, [r3, #0]
 8005886:	2f6f      	cmp	r7, #111	; 0x6f
 8005888:	bf0c      	ite	eq
 800588a:	2308      	moveq	r3, #8
 800588c:	230a      	movne	r3, #10
 800588e:	4852      	ldr	r0, [pc, #328]	; (80059d8 <_printf_i+0x244>)
 8005890:	2100      	movs	r1, #0
 8005892:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005896:	6865      	ldr	r5, [r4, #4]
 8005898:	2d00      	cmp	r5, #0
 800589a:	bfa8      	it	ge
 800589c:	6821      	ldrge	r1, [r4, #0]
 800589e:	60a5      	str	r5, [r4, #8]
 80058a0:	bfa4      	itt	ge
 80058a2:	f021 0104 	bicge.w	r1, r1, #4
 80058a6:	6021      	strge	r1, [r4, #0]
 80058a8:	b90e      	cbnz	r6, 80058ae <_printf_i+0x11a>
 80058aa:	2d00      	cmp	r5, #0
 80058ac:	d04d      	beq.n	800594a <_printf_i+0x1b6>
 80058ae:	4615      	mov	r5, r2
 80058b0:	fbb6 f1f3 	udiv	r1, r6, r3
 80058b4:	fb03 6711 	mls	r7, r3, r1, r6
 80058b8:	5dc7      	ldrb	r7, [r0, r7]
 80058ba:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80058be:	4637      	mov	r7, r6
 80058c0:	42bb      	cmp	r3, r7
 80058c2:	460e      	mov	r6, r1
 80058c4:	d9f4      	bls.n	80058b0 <_printf_i+0x11c>
 80058c6:	2b08      	cmp	r3, #8
 80058c8:	d10b      	bne.n	80058e2 <_printf_i+0x14e>
 80058ca:	6823      	ldr	r3, [r4, #0]
 80058cc:	07de      	lsls	r6, r3, #31
 80058ce:	d508      	bpl.n	80058e2 <_printf_i+0x14e>
 80058d0:	6923      	ldr	r3, [r4, #16]
 80058d2:	6861      	ldr	r1, [r4, #4]
 80058d4:	4299      	cmp	r1, r3
 80058d6:	bfde      	ittt	le
 80058d8:	2330      	movle	r3, #48	; 0x30
 80058da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058de:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80058e2:	1b52      	subs	r2, r2, r5
 80058e4:	6122      	str	r2, [r4, #16]
 80058e6:	464b      	mov	r3, r9
 80058e8:	4621      	mov	r1, r4
 80058ea:	4640      	mov	r0, r8
 80058ec:	f8cd a000 	str.w	sl, [sp]
 80058f0:	aa03      	add	r2, sp, #12
 80058f2:	f7ff fedf 	bl	80056b4 <_printf_common>
 80058f6:	3001      	adds	r0, #1
 80058f8:	d14c      	bne.n	8005994 <_printf_i+0x200>
 80058fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058fe:	b004      	add	sp, #16
 8005900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005904:	4834      	ldr	r0, [pc, #208]	; (80059d8 <_printf_i+0x244>)
 8005906:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800590a:	6829      	ldr	r1, [r5, #0]
 800590c:	6823      	ldr	r3, [r4, #0]
 800590e:	f851 6b04 	ldr.w	r6, [r1], #4
 8005912:	6029      	str	r1, [r5, #0]
 8005914:	061d      	lsls	r5, r3, #24
 8005916:	d514      	bpl.n	8005942 <_printf_i+0x1ae>
 8005918:	07df      	lsls	r7, r3, #31
 800591a:	bf44      	itt	mi
 800591c:	f043 0320 	orrmi.w	r3, r3, #32
 8005920:	6023      	strmi	r3, [r4, #0]
 8005922:	b91e      	cbnz	r6, 800592c <_printf_i+0x198>
 8005924:	6823      	ldr	r3, [r4, #0]
 8005926:	f023 0320 	bic.w	r3, r3, #32
 800592a:	6023      	str	r3, [r4, #0]
 800592c:	2310      	movs	r3, #16
 800592e:	e7af      	b.n	8005890 <_printf_i+0xfc>
 8005930:	6823      	ldr	r3, [r4, #0]
 8005932:	f043 0320 	orr.w	r3, r3, #32
 8005936:	6023      	str	r3, [r4, #0]
 8005938:	2378      	movs	r3, #120	; 0x78
 800593a:	4828      	ldr	r0, [pc, #160]	; (80059dc <_printf_i+0x248>)
 800593c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005940:	e7e3      	b.n	800590a <_printf_i+0x176>
 8005942:	0659      	lsls	r1, r3, #25
 8005944:	bf48      	it	mi
 8005946:	b2b6      	uxthmi	r6, r6
 8005948:	e7e6      	b.n	8005918 <_printf_i+0x184>
 800594a:	4615      	mov	r5, r2
 800594c:	e7bb      	b.n	80058c6 <_printf_i+0x132>
 800594e:	682b      	ldr	r3, [r5, #0]
 8005950:	6826      	ldr	r6, [r4, #0]
 8005952:	1d18      	adds	r0, r3, #4
 8005954:	6961      	ldr	r1, [r4, #20]
 8005956:	6028      	str	r0, [r5, #0]
 8005958:	0635      	lsls	r5, r6, #24
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	d501      	bpl.n	8005962 <_printf_i+0x1ce>
 800595e:	6019      	str	r1, [r3, #0]
 8005960:	e002      	b.n	8005968 <_printf_i+0x1d4>
 8005962:	0670      	lsls	r0, r6, #25
 8005964:	d5fb      	bpl.n	800595e <_printf_i+0x1ca>
 8005966:	8019      	strh	r1, [r3, #0]
 8005968:	2300      	movs	r3, #0
 800596a:	4615      	mov	r5, r2
 800596c:	6123      	str	r3, [r4, #16]
 800596e:	e7ba      	b.n	80058e6 <_printf_i+0x152>
 8005970:	682b      	ldr	r3, [r5, #0]
 8005972:	2100      	movs	r1, #0
 8005974:	1d1a      	adds	r2, r3, #4
 8005976:	602a      	str	r2, [r5, #0]
 8005978:	681d      	ldr	r5, [r3, #0]
 800597a:	6862      	ldr	r2, [r4, #4]
 800597c:	4628      	mov	r0, r5
 800597e:	f000 f82f 	bl	80059e0 <memchr>
 8005982:	b108      	cbz	r0, 8005988 <_printf_i+0x1f4>
 8005984:	1b40      	subs	r0, r0, r5
 8005986:	6060      	str	r0, [r4, #4]
 8005988:	6863      	ldr	r3, [r4, #4]
 800598a:	6123      	str	r3, [r4, #16]
 800598c:	2300      	movs	r3, #0
 800598e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005992:	e7a8      	b.n	80058e6 <_printf_i+0x152>
 8005994:	462a      	mov	r2, r5
 8005996:	4649      	mov	r1, r9
 8005998:	4640      	mov	r0, r8
 800599a:	6923      	ldr	r3, [r4, #16]
 800599c:	47d0      	blx	sl
 800599e:	3001      	adds	r0, #1
 80059a0:	d0ab      	beq.n	80058fa <_printf_i+0x166>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	079b      	lsls	r3, r3, #30
 80059a6:	d413      	bmi.n	80059d0 <_printf_i+0x23c>
 80059a8:	68e0      	ldr	r0, [r4, #12]
 80059aa:	9b03      	ldr	r3, [sp, #12]
 80059ac:	4298      	cmp	r0, r3
 80059ae:	bfb8      	it	lt
 80059b0:	4618      	movlt	r0, r3
 80059b2:	e7a4      	b.n	80058fe <_printf_i+0x16a>
 80059b4:	2301      	movs	r3, #1
 80059b6:	4632      	mov	r2, r6
 80059b8:	4649      	mov	r1, r9
 80059ba:	4640      	mov	r0, r8
 80059bc:	47d0      	blx	sl
 80059be:	3001      	adds	r0, #1
 80059c0:	d09b      	beq.n	80058fa <_printf_i+0x166>
 80059c2:	3501      	adds	r5, #1
 80059c4:	68e3      	ldr	r3, [r4, #12]
 80059c6:	9903      	ldr	r1, [sp, #12]
 80059c8:	1a5b      	subs	r3, r3, r1
 80059ca:	42ab      	cmp	r3, r5
 80059cc:	dcf2      	bgt.n	80059b4 <_printf_i+0x220>
 80059ce:	e7eb      	b.n	80059a8 <_printf_i+0x214>
 80059d0:	2500      	movs	r5, #0
 80059d2:	f104 0619 	add.w	r6, r4, #25
 80059d6:	e7f5      	b.n	80059c4 <_printf_i+0x230>
 80059d8:	08005db1 	.word	0x08005db1
 80059dc:	08005dc2 	.word	0x08005dc2

080059e0 <memchr>:
 80059e0:	4603      	mov	r3, r0
 80059e2:	b510      	push	{r4, lr}
 80059e4:	b2c9      	uxtb	r1, r1
 80059e6:	4402      	add	r2, r0
 80059e8:	4293      	cmp	r3, r2
 80059ea:	4618      	mov	r0, r3
 80059ec:	d101      	bne.n	80059f2 <memchr+0x12>
 80059ee:	2000      	movs	r0, #0
 80059f0:	e003      	b.n	80059fa <memchr+0x1a>
 80059f2:	7804      	ldrb	r4, [r0, #0]
 80059f4:	3301      	adds	r3, #1
 80059f6:	428c      	cmp	r4, r1
 80059f8:	d1f6      	bne.n	80059e8 <memchr+0x8>
 80059fa:	bd10      	pop	{r4, pc}

080059fc <memcpy>:
 80059fc:	440a      	add	r2, r1
 80059fe:	4291      	cmp	r1, r2
 8005a00:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005a04:	d100      	bne.n	8005a08 <memcpy+0xc>
 8005a06:	4770      	bx	lr
 8005a08:	b510      	push	{r4, lr}
 8005a0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a0e:	4291      	cmp	r1, r2
 8005a10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a14:	d1f9      	bne.n	8005a0a <memcpy+0xe>
 8005a16:	bd10      	pop	{r4, pc}

08005a18 <memmove>:
 8005a18:	4288      	cmp	r0, r1
 8005a1a:	b510      	push	{r4, lr}
 8005a1c:	eb01 0402 	add.w	r4, r1, r2
 8005a20:	d902      	bls.n	8005a28 <memmove+0x10>
 8005a22:	4284      	cmp	r4, r0
 8005a24:	4623      	mov	r3, r4
 8005a26:	d807      	bhi.n	8005a38 <memmove+0x20>
 8005a28:	1e43      	subs	r3, r0, #1
 8005a2a:	42a1      	cmp	r1, r4
 8005a2c:	d008      	beq.n	8005a40 <memmove+0x28>
 8005a2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a36:	e7f8      	b.n	8005a2a <memmove+0x12>
 8005a38:	4601      	mov	r1, r0
 8005a3a:	4402      	add	r2, r0
 8005a3c:	428a      	cmp	r2, r1
 8005a3e:	d100      	bne.n	8005a42 <memmove+0x2a>
 8005a40:	bd10      	pop	{r4, pc}
 8005a42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a4a:	e7f7      	b.n	8005a3c <memmove+0x24>

08005a4c <_free_r>:
 8005a4c:	b538      	push	{r3, r4, r5, lr}
 8005a4e:	4605      	mov	r5, r0
 8005a50:	2900      	cmp	r1, #0
 8005a52:	d040      	beq.n	8005ad6 <_free_r+0x8a>
 8005a54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a58:	1f0c      	subs	r4, r1, #4
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	bfb8      	it	lt
 8005a5e:	18e4      	addlt	r4, r4, r3
 8005a60:	f000 f910 	bl	8005c84 <__malloc_lock>
 8005a64:	4a1c      	ldr	r2, [pc, #112]	; (8005ad8 <_free_r+0x8c>)
 8005a66:	6813      	ldr	r3, [r2, #0]
 8005a68:	b933      	cbnz	r3, 8005a78 <_free_r+0x2c>
 8005a6a:	6063      	str	r3, [r4, #4]
 8005a6c:	6014      	str	r4, [r2, #0]
 8005a6e:	4628      	mov	r0, r5
 8005a70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a74:	f000 b90c 	b.w	8005c90 <__malloc_unlock>
 8005a78:	42a3      	cmp	r3, r4
 8005a7a:	d908      	bls.n	8005a8e <_free_r+0x42>
 8005a7c:	6820      	ldr	r0, [r4, #0]
 8005a7e:	1821      	adds	r1, r4, r0
 8005a80:	428b      	cmp	r3, r1
 8005a82:	bf01      	itttt	eq
 8005a84:	6819      	ldreq	r1, [r3, #0]
 8005a86:	685b      	ldreq	r3, [r3, #4]
 8005a88:	1809      	addeq	r1, r1, r0
 8005a8a:	6021      	streq	r1, [r4, #0]
 8005a8c:	e7ed      	b.n	8005a6a <_free_r+0x1e>
 8005a8e:	461a      	mov	r2, r3
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	b10b      	cbz	r3, 8005a98 <_free_r+0x4c>
 8005a94:	42a3      	cmp	r3, r4
 8005a96:	d9fa      	bls.n	8005a8e <_free_r+0x42>
 8005a98:	6811      	ldr	r1, [r2, #0]
 8005a9a:	1850      	adds	r0, r2, r1
 8005a9c:	42a0      	cmp	r0, r4
 8005a9e:	d10b      	bne.n	8005ab8 <_free_r+0x6c>
 8005aa0:	6820      	ldr	r0, [r4, #0]
 8005aa2:	4401      	add	r1, r0
 8005aa4:	1850      	adds	r0, r2, r1
 8005aa6:	4283      	cmp	r3, r0
 8005aa8:	6011      	str	r1, [r2, #0]
 8005aaa:	d1e0      	bne.n	8005a6e <_free_r+0x22>
 8005aac:	6818      	ldr	r0, [r3, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	4401      	add	r1, r0
 8005ab2:	6011      	str	r1, [r2, #0]
 8005ab4:	6053      	str	r3, [r2, #4]
 8005ab6:	e7da      	b.n	8005a6e <_free_r+0x22>
 8005ab8:	d902      	bls.n	8005ac0 <_free_r+0x74>
 8005aba:	230c      	movs	r3, #12
 8005abc:	602b      	str	r3, [r5, #0]
 8005abe:	e7d6      	b.n	8005a6e <_free_r+0x22>
 8005ac0:	6820      	ldr	r0, [r4, #0]
 8005ac2:	1821      	adds	r1, r4, r0
 8005ac4:	428b      	cmp	r3, r1
 8005ac6:	bf01      	itttt	eq
 8005ac8:	6819      	ldreq	r1, [r3, #0]
 8005aca:	685b      	ldreq	r3, [r3, #4]
 8005acc:	1809      	addeq	r1, r1, r0
 8005ace:	6021      	streq	r1, [r4, #0]
 8005ad0:	6063      	str	r3, [r4, #4]
 8005ad2:	6054      	str	r4, [r2, #4]
 8005ad4:	e7cb      	b.n	8005a6e <_free_r+0x22>
 8005ad6:	bd38      	pop	{r3, r4, r5, pc}
 8005ad8:	20000314 	.word	0x20000314

08005adc <sbrk_aligned>:
 8005adc:	b570      	push	{r4, r5, r6, lr}
 8005ade:	4e0e      	ldr	r6, [pc, #56]	; (8005b18 <sbrk_aligned+0x3c>)
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	6831      	ldr	r1, [r6, #0]
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	b911      	cbnz	r1, 8005aee <sbrk_aligned+0x12>
 8005ae8:	f000 f8bc 	bl	8005c64 <_sbrk_r>
 8005aec:	6030      	str	r0, [r6, #0]
 8005aee:	4621      	mov	r1, r4
 8005af0:	4628      	mov	r0, r5
 8005af2:	f000 f8b7 	bl	8005c64 <_sbrk_r>
 8005af6:	1c43      	adds	r3, r0, #1
 8005af8:	d00a      	beq.n	8005b10 <sbrk_aligned+0x34>
 8005afa:	1cc4      	adds	r4, r0, #3
 8005afc:	f024 0403 	bic.w	r4, r4, #3
 8005b00:	42a0      	cmp	r0, r4
 8005b02:	d007      	beq.n	8005b14 <sbrk_aligned+0x38>
 8005b04:	1a21      	subs	r1, r4, r0
 8005b06:	4628      	mov	r0, r5
 8005b08:	f000 f8ac 	bl	8005c64 <_sbrk_r>
 8005b0c:	3001      	adds	r0, #1
 8005b0e:	d101      	bne.n	8005b14 <sbrk_aligned+0x38>
 8005b10:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005b14:	4620      	mov	r0, r4
 8005b16:	bd70      	pop	{r4, r5, r6, pc}
 8005b18:	20000318 	.word	0x20000318

08005b1c <_malloc_r>:
 8005b1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b20:	1ccd      	adds	r5, r1, #3
 8005b22:	f025 0503 	bic.w	r5, r5, #3
 8005b26:	3508      	adds	r5, #8
 8005b28:	2d0c      	cmp	r5, #12
 8005b2a:	bf38      	it	cc
 8005b2c:	250c      	movcc	r5, #12
 8005b2e:	2d00      	cmp	r5, #0
 8005b30:	4607      	mov	r7, r0
 8005b32:	db01      	blt.n	8005b38 <_malloc_r+0x1c>
 8005b34:	42a9      	cmp	r1, r5
 8005b36:	d905      	bls.n	8005b44 <_malloc_r+0x28>
 8005b38:	230c      	movs	r3, #12
 8005b3a:	2600      	movs	r6, #0
 8005b3c:	603b      	str	r3, [r7, #0]
 8005b3e:	4630      	mov	r0, r6
 8005b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b44:	4e2e      	ldr	r6, [pc, #184]	; (8005c00 <_malloc_r+0xe4>)
 8005b46:	f000 f89d 	bl	8005c84 <__malloc_lock>
 8005b4a:	6833      	ldr	r3, [r6, #0]
 8005b4c:	461c      	mov	r4, r3
 8005b4e:	bb34      	cbnz	r4, 8005b9e <_malloc_r+0x82>
 8005b50:	4629      	mov	r1, r5
 8005b52:	4638      	mov	r0, r7
 8005b54:	f7ff ffc2 	bl	8005adc <sbrk_aligned>
 8005b58:	1c43      	adds	r3, r0, #1
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	d14d      	bne.n	8005bfa <_malloc_r+0xde>
 8005b5e:	6834      	ldr	r4, [r6, #0]
 8005b60:	4626      	mov	r6, r4
 8005b62:	2e00      	cmp	r6, #0
 8005b64:	d140      	bne.n	8005be8 <_malloc_r+0xcc>
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	4631      	mov	r1, r6
 8005b6a:	4638      	mov	r0, r7
 8005b6c:	eb04 0803 	add.w	r8, r4, r3
 8005b70:	f000 f878 	bl	8005c64 <_sbrk_r>
 8005b74:	4580      	cmp	r8, r0
 8005b76:	d13a      	bne.n	8005bee <_malloc_r+0xd2>
 8005b78:	6821      	ldr	r1, [r4, #0]
 8005b7a:	3503      	adds	r5, #3
 8005b7c:	1a6d      	subs	r5, r5, r1
 8005b7e:	f025 0503 	bic.w	r5, r5, #3
 8005b82:	3508      	adds	r5, #8
 8005b84:	2d0c      	cmp	r5, #12
 8005b86:	bf38      	it	cc
 8005b88:	250c      	movcc	r5, #12
 8005b8a:	4638      	mov	r0, r7
 8005b8c:	4629      	mov	r1, r5
 8005b8e:	f7ff ffa5 	bl	8005adc <sbrk_aligned>
 8005b92:	3001      	adds	r0, #1
 8005b94:	d02b      	beq.n	8005bee <_malloc_r+0xd2>
 8005b96:	6823      	ldr	r3, [r4, #0]
 8005b98:	442b      	add	r3, r5
 8005b9a:	6023      	str	r3, [r4, #0]
 8005b9c:	e00e      	b.n	8005bbc <_malloc_r+0xa0>
 8005b9e:	6822      	ldr	r2, [r4, #0]
 8005ba0:	1b52      	subs	r2, r2, r5
 8005ba2:	d41e      	bmi.n	8005be2 <_malloc_r+0xc6>
 8005ba4:	2a0b      	cmp	r2, #11
 8005ba6:	d916      	bls.n	8005bd6 <_malloc_r+0xba>
 8005ba8:	1961      	adds	r1, r4, r5
 8005baa:	42a3      	cmp	r3, r4
 8005bac:	6025      	str	r5, [r4, #0]
 8005bae:	bf18      	it	ne
 8005bb0:	6059      	strne	r1, [r3, #4]
 8005bb2:	6863      	ldr	r3, [r4, #4]
 8005bb4:	bf08      	it	eq
 8005bb6:	6031      	streq	r1, [r6, #0]
 8005bb8:	5162      	str	r2, [r4, r5]
 8005bba:	604b      	str	r3, [r1, #4]
 8005bbc:	4638      	mov	r0, r7
 8005bbe:	f104 060b 	add.w	r6, r4, #11
 8005bc2:	f000 f865 	bl	8005c90 <__malloc_unlock>
 8005bc6:	f026 0607 	bic.w	r6, r6, #7
 8005bca:	1d23      	adds	r3, r4, #4
 8005bcc:	1af2      	subs	r2, r6, r3
 8005bce:	d0b6      	beq.n	8005b3e <_malloc_r+0x22>
 8005bd0:	1b9b      	subs	r3, r3, r6
 8005bd2:	50a3      	str	r3, [r4, r2]
 8005bd4:	e7b3      	b.n	8005b3e <_malloc_r+0x22>
 8005bd6:	6862      	ldr	r2, [r4, #4]
 8005bd8:	42a3      	cmp	r3, r4
 8005bda:	bf0c      	ite	eq
 8005bdc:	6032      	streq	r2, [r6, #0]
 8005bde:	605a      	strne	r2, [r3, #4]
 8005be0:	e7ec      	b.n	8005bbc <_malloc_r+0xa0>
 8005be2:	4623      	mov	r3, r4
 8005be4:	6864      	ldr	r4, [r4, #4]
 8005be6:	e7b2      	b.n	8005b4e <_malloc_r+0x32>
 8005be8:	4634      	mov	r4, r6
 8005bea:	6876      	ldr	r6, [r6, #4]
 8005bec:	e7b9      	b.n	8005b62 <_malloc_r+0x46>
 8005bee:	230c      	movs	r3, #12
 8005bf0:	4638      	mov	r0, r7
 8005bf2:	603b      	str	r3, [r7, #0]
 8005bf4:	f000 f84c 	bl	8005c90 <__malloc_unlock>
 8005bf8:	e7a1      	b.n	8005b3e <_malloc_r+0x22>
 8005bfa:	6025      	str	r5, [r4, #0]
 8005bfc:	e7de      	b.n	8005bbc <_malloc_r+0xa0>
 8005bfe:	bf00      	nop
 8005c00:	20000314 	.word	0x20000314

08005c04 <_realloc_r>:
 8005c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c08:	4680      	mov	r8, r0
 8005c0a:	4614      	mov	r4, r2
 8005c0c:	460e      	mov	r6, r1
 8005c0e:	b921      	cbnz	r1, 8005c1a <_realloc_r+0x16>
 8005c10:	4611      	mov	r1, r2
 8005c12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c16:	f7ff bf81 	b.w	8005b1c <_malloc_r>
 8005c1a:	b92a      	cbnz	r2, 8005c28 <_realloc_r+0x24>
 8005c1c:	f7ff ff16 	bl	8005a4c <_free_r>
 8005c20:	4625      	mov	r5, r4
 8005c22:	4628      	mov	r0, r5
 8005c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c28:	f000 f838 	bl	8005c9c <_malloc_usable_size_r>
 8005c2c:	4284      	cmp	r4, r0
 8005c2e:	4607      	mov	r7, r0
 8005c30:	d802      	bhi.n	8005c38 <_realloc_r+0x34>
 8005c32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c36:	d812      	bhi.n	8005c5e <_realloc_r+0x5a>
 8005c38:	4621      	mov	r1, r4
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	f7ff ff6e 	bl	8005b1c <_malloc_r>
 8005c40:	4605      	mov	r5, r0
 8005c42:	2800      	cmp	r0, #0
 8005c44:	d0ed      	beq.n	8005c22 <_realloc_r+0x1e>
 8005c46:	42bc      	cmp	r4, r7
 8005c48:	4622      	mov	r2, r4
 8005c4a:	4631      	mov	r1, r6
 8005c4c:	bf28      	it	cs
 8005c4e:	463a      	movcs	r2, r7
 8005c50:	f7ff fed4 	bl	80059fc <memcpy>
 8005c54:	4631      	mov	r1, r6
 8005c56:	4640      	mov	r0, r8
 8005c58:	f7ff fef8 	bl	8005a4c <_free_r>
 8005c5c:	e7e1      	b.n	8005c22 <_realloc_r+0x1e>
 8005c5e:	4635      	mov	r5, r6
 8005c60:	e7df      	b.n	8005c22 <_realloc_r+0x1e>
	...

08005c64 <_sbrk_r>:
 8005c64:	b538      	push	{r3, r4, r5, lr}
 8005c66:	2300      	movs	r3, #0
 8005c68:	4d05      	ldr	r5, [pc, #20]	; (8005c80 <_sbrk_r+0x1c>)
 8005c6a:	4604      	mov	r4, r0
 8005c6c:	4608      	mov	r0, r1
 8005c6e:	602b      	str	r3, [r5, #0]
 8005c70:	f7fb ff74 	bl	8001b5c <_sbrk>
 8005c74:	1c43      	adds	r3, r0, #1
 8005c76:	d102      	bne.n	8005c7e <_sbrk_r+0x1a>
 8005c78:	682b      	ldr	r3, [r5, #0]
 8005c7a:	b103      	cbz	r3, 8005c7e <_sbrk_r+0x1a>
 8005c7c:	6023      	str	r3, [r4, #0]
 8005c7e:	bd38      	pop	{r3, r4, r5, pc}
 8005c80:	2000031c 	.word	0x2000031c

08005c84 <__malloc_lock>:
 8005c84:	4801      	ldr	r0, [pc, #4]	; (8005c8c <__malloc_lock+0x8>)
 8005c86:	f000 b811 	b.w	8005cac <__retarget_lock_acquire_recursive>
 8005c8a:	bf00      	nop
 8005c8c:	20000320 	.word	0x20000320

08005c90 <__malloc_unlock>:
 8005c90:	4801      	ldr	r0, [pc, #4]	; (8005c98 <__malloc_unlock+0x8>)
 8005c92:	f000 b80c 	b.w	8005cae <__retarget_lock_release_recursive>
 8005c96:	bf00      	nop
 8005c98:	20000320 	.word	0x20000320

08005c9c <_malloc_usable_size_r>:
 8005c9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ca0:	1f18      	subs	r0, r3, #4
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	bfbc      	itt	lt
 8005ca6:	580b      	ldrlt	r3, [r1, r0]
 8005ca8:	18c0      	addlt	r0, r0, r3
 8005caa:	4770      	bx	lr

08005cac <__retarget_lock_acquire_recursive>:
 8005cac:	4770      	bx	lr

08005cae <__retarget_lock_release_recursive>:
 8005cae:	4770      	bx	lr

08005cb0 <_init>:
 8005cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cb2:	bf00      	nop
 8005cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cb6:	bc08      	pop	{r3}
 8005cb8:	469e      	mov	lr, r3
 8005cba:	4770      	bx	lr

08005cbc <_fini>:
 8005cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cbe:	bf00      	nop
 8005cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cc2:	bc08      	pop	{r3}
 8005cc4:	469e      	mov	lr, r3
 8005cc6:	4770      	bx	lr
