# T-FLIPFLOP-POSEDGE

**AIM:**

To implement  T flipflop using verilog and validating their functionality using their functional tables

**SOFTWARE REQUIRED:**

Quartus prime

**THEORY**

A T flip-flop (Toggle flip-flop) is a sequential logic circuit used for toggling its output state. It has a single input (T) and a clock signal (CLK). When 
T=1, the output 
ùëÑ
Q toggles (flips) its state on each clock edge. When 
ùëá
=
0
T=0, the output remains unchanged. Its main uses are in counters, frequency dividers, and toggling circuits.

**T Flip-Flop**

T flip-flop is the simplified version of JK flip-flop. It is obtained by connecting the same input ‚ÄòT‚Äô to both inputs of JK flip-flop. It operates with only positive clock transitions or negative clock transitions. The circuit diagram of T flip-flop is shown in the following figure.

![image](https://github.com/naavaneetha/T-FLIPFLOP-POSEDGE/assets/154305477/458a68fe-2d08-4a9d-ac4f-7ae0480ce0bd)

 
This circuit has single input T and two outputs Qtt & Qtt‚Äô. The operation of T flip-flop is same as that of JK flip-flop. Here, we considered the inputs of JK flip-flop as J = T and K = T in order to utilize the modified JK flip-flop for 2 combinations of inputs. So, we eliminated the other two combinations of J & K, for which those two values are complement to each other in T flip-flop. The following table shows the state table of T flip-flop.

Here, Qtt & Qt+1t+1 are present state & next state respectively. So, T flip-flop can be used for one of these two functions such as Hold, & Complement of present state based on the input conditions, when positive transition of clock signal is applied. The following table shows the characteristic table of T flip-flop. Inputs Present State Next State

![image](https://github.com/naavaneetha/T-FLIPFLOP-POSEDGE/assets/154305477/cdd7fb32-539f-4b66-bb8d-f305a153c886)

 
From the above characteristic table, we can directly write the next state equation as Q(t+1)=T‚Ä≤Q(t)+TQ(t)‚Ä≤ ‚áíQ(t+1)=T‚äïQ(t)

**Procedure**

/* write all the steps invloved */

 1.Open the quartus prime software
 
 2.Mention th code in new file and compile, select tools- Netlist viewers-RTL viewver.
 
 3.Open new file and select program VWF for waveform.

**PROGRAM**

/* Program for flipflops and verify its truth table in quartus using Verilog programming. Developed by: RegisterNumber:24001722
*/

module t_ff_ (t, clk, rst, q);

  input t, clk, rst;
  
  output reg q;
 
  always @(posedge clk or posedge rst) 
  
begin

    if (rst)
    
      q <= 0; // Reset the flip-flop
      
    else if (t==0)
    
      q <= q; 
      
     else
     
        q<=~q;
        
  end
  
endmodule


**RTL LOGIC FOR T FLIP FLOP**

![image](https://github.com/user-attachments/assets/ee9de381-10ed-482a-8915-684cc41c8e3f)

**TIMING DIAGRAM FOR T FLIP FLOP**

![image](https://github.com/user-attachments/assets/74901612-5aa5-4956-8820-ee5a0f96db4f)

**RESULT**
The implemention of  T flipflop using verilog and validating their functionality using their functional tables are proved
