
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream-based prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 2980376 heartbeat IPC: 3.35528 cumulative IPC: 3.35528 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362321 heartbeat IPC: 2.95688 cumulative IPC: 3.14351 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126900 (Simulation time: 0 hr 0 min 48 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 23085649 heartbeat IPC: 0.597967 cumulative IPC: 0.334252 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 53106898 heartbeat IPC: 0.333097 cumulative IPC: 0.333481 (Simulation time: 0 hr 1 min 31 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 81914327 heartbeat IPC: 0.347133 cumulative IPC: 0.338811 (Simulation time: 0 hr 2 min 0 sec) 
Finished CPU 0 instructions: 25000000 cycles: 73787445 cumulative IPC: 0.338811 (Simulation time: 0 hr 2 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.338811 instructions: 25000000 cycles: 73787445
cpu0_DTLB TOTAL     ACCESS:    6303909  HIT:    5866343  MISS:     437566
cpu0_DTLB LOAD      ACCESS:    5879383  HIT:    5599029  MISS:     280354
cpu0_DTLB RFO       ACCESS:     424526  HIT:     267314  MISS:     157212
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3062 cycles
cpu0_ITLB TOTAL     ACCESS:    2383694  HIT:    2383694  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383694  HIT:    2383694  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10712  HIT:      10712  MISS:          0
cpu0_L1I LOAD      ACCESS:      10712  HIT:      10712  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437566  HIT:     432136  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280354  HIT:     275666  MISS:       4688
cpu0_STLB RFO       ACCESS:     157212  HIT:     156470  MISS:        742
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 176.989 cycles
cpu0_L1D TOTAL     ACCESS:    6522151  HIT:    5279965  MISS:    1242186
cpu0_L1D LOAD      ACCESS:    5886908  HIT:    4761120  MISS:    1125788
cpu0_L1D RFO       ACCESS:     629839  HIT:     515392  MISS:     114447
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5404  HIT:       3453  MISS:       1951
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 106.026 cycles
cpu0_L2C TOTAL     ACCESS:    1898663  HIT:     875307  MISS:    1023356
cpu0_L2C LOAD      ACCESS:    1125779  HIT:     334932  MISS:     790847
cpu0_L2C RFO       ACCESS:     114441  HIT:      78977  MISS:      35464
cpu0_L2C PREFETCH  ACCESS:     308417  HIT:     113110  MISS:     195307
cpu0_L2C WRITEBACK ACCESS:     348075  HIT:     346825  MISS:       1250
cpu0_L2C TRANSLATION ACCESS:       1951  HIT:       1463  MISS:        488
cpu0_L2C PREFETCH  REQUESTED:     339041  ISSUED:     337427  USEFUL:     154870  USELESS:      50302
cpu0_L2C AVERAGE MISS LATENCY: 153.843 cycles
LLC TOTAL     ACCESS:    1257771  HIT:     629316  MISS:     628455
LLC LOAD      ACCESS:     780992  HIT:     376415  MISS:     404577
LLC RFO       ACCESS:      35464  HIT:       9861  MISS:      25603
LLC PREFETCH  ACCESS:     206297  HIT:       9960  MISS:     196337
LLC WRITEBACK ACCESS:     234530  HIT:     232825  MISS:       1705
LLC TRANSLATION ACCESS:        488  HIT:        255  MISS:        233
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 221.956 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      81691  ROW_BUFFER_MISS:     544872
 DBUS AVG_CONGESTED_CYCLE:    3.93696
 WQ ROW_BUFFER_HIT:      50737  ROW_BUFFER_MISS:     153226  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.3138
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

