Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key --family="Arria 10" --part=10AX115U1F45I1SG
Info: obs_key_to_virtual_key: "Transforming system: obs_key_to_virtual_key"
Info: obs_key_to_virtual_key: "Naming system components in system: obs_key_to_virtual_key"
Info: obs_key_to_virtual_key: "Processing generation queue"
Info: obs_key_to_virtual_key: "Generating: obs_key_to_virtual_key"
Info: obs_key_to_virtual_key: "Generating: obs_key_to_virtual_key_internal"
Info: obs_key_to_virtual_key: Done "obs_key_to_virtual_key" with 2 modules, 113 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/obs_key_to_virtual_key/obs_key_to_virtual_key --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
