git clone --depth 1 --no-tags https://github.com/pedrodelapena/EmbarcadosAvancados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202436573
git clone --depth 1 --no-tags https://github.com/Qingchuan-Ma/Paper_io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199788766
git clone --depth 1 --no-tags https://github.com/dkuznets/plis1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202185080
git clone --depth 1 --no-tags https://github.com/pc1197/vmod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202981611
git clone --depth 1 --no-tags https://github.com/moemenahmed/Generic-GUI-based-configurator-for-memory-controllers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200432559
git clone --depth 1 --no-tags https://github.com/olichlika/opendev_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200484378
git clone --depth 1 --no-tags https://github.com/vinhvu97/CECS-361.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202655999
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/SynchronousLIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208277103
git clone --depth 1 --no-tags https://github.com/lucamps/INF251-Trab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209095162
git clone --depth 1 --no-tags https://github.com/AndreBarrancos97/SEC_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209075517
git clone --depth 1 --no-tags https://github.com/yisea123/fmc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209310298
git clone --depth 1 --no-tags https://github.com/nikaw525/uec_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206853060
git clone --depth 1 --no-tags https://github.com/ksresult0713/REM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207481550
git clone --depth 1 --no-tags https://github.com/kavindu434/Single-Cycle-Processor-with-Full-Adder-and-2x1-Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206258126
git clone --depth 1 --no-tags https://github.com/kekeyingBIT/vivdado_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198437536
git clone --depth 1 --no-tags https://github.com/lucasbutzke/r-fpga-challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199532403
git clone --depth 1 --no-tags https://github.com/KirolosMa/Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199540529
git clone --depth 1 --no-tags https://github.com/KamilKAYA/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201196900
git clone --depth 1 --no-tags https://github.com/priyanka-raina/simple-magma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203877573
git clone --depth 1 --no-tags https://github.com/ZHOUZHIPENG317/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205676017
git clone --depth 1 --no-tags https://github.com/smilepay/Embedded-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202914749
git clone --depth 1 --no-tags https://github.com/dngtuankiet/basic_digital_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202663718
git clone --depth 1 --no-tags https://github.com/as-thcucas/Trabalho2-OC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206100436
git clone --depth 1 --no-tags https://github.com/andrsmllr/de0_atlas_soc_devbrd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206049368
git clone --depth 1 --no-tags https://github.com/daobaanh/U500-freedom-altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206720881
git clone --depth 1 --no-tags https://github.com/vamshikrishnaece/digital-logic-designing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206966049
git clone --depth 1 --no-tags https://github.com/jybin00/VSCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202237519
git clone --depth 1 --no-tags https://github.com/alysondantas/sd_pbl_tres.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201258071
git clone --depth 1 --no-tags https://github.com/mselder10/verilog_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204704576
git clone --depth 1 --no-tags https://github.com/bobreg/clock_on_the_plis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200293735
git clone --depth 1 --no-tags https://github.com/DevendraK25/b58Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200291168
git clone --depth 1 --no-tags https://github.com/modec28/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198645610
git clone --depth 1 --no-tags https://github.com/stevie-sh/transistor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198905909
git clone --depth 1 --no-tags https://github.com/arunikayadav42/fifth_sem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201040788
git clone --depth 1 --no-tags https://github.com/JenishaT/Lab6_part2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197853049
git clone --depth 1 --no-tags https://github.com/Pintrue/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197928172
git clone --depth 1 --no-tags https://github.com/RubenVoell/iceduino-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201543617
git clone --depth 1 --no-tags https://github.com/m4j0rt0m/reorder-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202657407
git clone --depth 1 --no-tags https://github.com/dongsujang/vmod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202981246
git clone --depth 1 --no-tags https://github.com/codearpit07/adsd_assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202125161
git clone --depth 1 --no-tags https://github.com/gwholtha1/shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201986598
git clone --depth 1 --no-tags https://github.com/DavideSampietro/AESES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207610706
git clone --depth 1 --no-tags https://github.com/wisnukusuma/Ip_repo_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209432791
git clone --depth 1 --no-tags https://github.com/kushxg/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208665144
git clone --depth 1 --no-tags https://github.com/BenRemer/Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209604595
git clone --depth 1 --no-tags https://github.com/cmosbjt/Digital-Blocks-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208358418
git clone --depth 1 --no-tags https://github.com/RotaryKer/HDMI_OUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208931488
git clone --depth 1 --no-tags https://github.com/amy-hyunji/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208119254
git clone --depth 1 --no-tags https://github.com/JYBian/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207224575
git clone --depth 1 --no-tags https://github.com/islammesabah/Smart-Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207171164
git clone --depth 1 --no-tags https://github.com/hongcaisun/vcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207329099
git clone --depth 1 --no-tags https://github.com/bnossum/fm_xmit_iceblink40HX1K.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210123090
git clone --depth 1 --no-tags https://github.com/toms74209200/PRIME_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209997548
git clone --depth 1 --no-tags https://github.com/itsMorteza/LeNet-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197614074
git clone --depth 1 --no-tags https://github.com/huakehe/Ford-Tail-Light-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204565336
git clone --depth 1 --no-tags https://github.com/adelaida009/digital_vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204482674
git clone --depth 1 --no-tags https://github.com/means0416/design_document.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202962777
git clone --depth 1 --no-tags https://github.com/mattrix27/6.111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204880204
git clone --depth 1 --no-tags https://github.com/mamoin/Traffic_Light_Controller-4_way_intersection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204978413
git clone --depth 1 --no-tags https://github.com/sharuijinfriend/tankwar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203911395
git clone --depth 1 --no-tags https://github.com/VxTeemo/Simple_Altera_DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197124799
git clone --depth 1 --no-tags https://github.com/chenyuliu96/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209120082
git clone --depth 1 --no-tags https://github.com/zxGHLib/res.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209791201
git clone --depth 1 --no-tags https://github.com/QuintessaQ/ECE2300_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209422795
git clone --depth 1 --no-tags https://github.com/AjiteshGupta/risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198399695
git clone --depth 1 --no-tags https://github.com/ToraHkiri/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198940833
git clone --depth 1 --no-tags https://github.com/shuji-oh/Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198949550
git clone --depth 1 --no-tags https://github.com/agn77/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198018157
git clone --depth 1 --no-tags https://github.com/KirolosMa/Assignment-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199539737
git clone --depth 1 --no-tags https://github.com/shengstcd/Integrated-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207772570
git clone --depth 1 --no-tags https://github.com/itrcrv/IRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208792110
git clone --depth 1 --no-tags https://github.com/sam-falvo/bb-kestrel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207362924
git clone --depth 1 --no-tags https://github.com/davidgormley/combinational_lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203897602
git clone --depth 1 --no-tags https://github.com/gary12345z/Basic_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205329479
git clone --depth 1 --no-tags https://github.com/Abishek0398/RISC-V__Single.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205352594
git clone --depth 1 --no-tags https://github.com/Atom-101/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203350203
git clone --depth 1 --no-tags https://github.com/chenjieLuo/Computer_Architecture_Design_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202452336
git clone --depth 1 --no-tags https://github.com/LouWenT/Image.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203392375
git clone --depth 1 --no-tags https://github.com/Yan-Cheng-Hsu/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207972129
git clone --depth 1 --no-tags https://github.com/keiiwaya/school-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197317106
git clone --depth 1 --no-tags https://github.com/arcas-chengdu/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199762010
git clone --depth 1 --no-tags https://github.com/Swami-Codes/ECAD_LAB_FPGA_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199793499
git clone --depth 1 --no-tags https://github.com/CTSRD-CHERI/de10pro-hps-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200259487
git clone --depth 1 --no-tags https://github.com/maunicat/Mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200299433
git clone --depth 1 --no-tags https://github.com/Shrajan/Ready-Steady-Bang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200371577
git clone --depth 1 --no-tags https://github.com/liyichen-cly/Orgnization-exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202163242
git clone --depth 1 --no-tags https://github.com/koverlu/openMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202290894
git clone --depth 1 --no-tags https://github.com/tarcisiolf0/LAB_OAC_MIPS_Multi_Ciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201283313
git clone --depth 1 --no-tags https://github.com/SonatAbi/Arcade-Plane-Game-for-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208936450
git clone --depth 1 --no-tags https://github.com/T-head-Semi/wujian100_open.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216210370
git clone --depth 1 --no-tags https://github.com/scale-lab/OpenPhySyn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216946917
git clone --depth 1 --no-tags https://github.com/FPGA-Networking/Low-Cost-and-Programmable-CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217048336
git clone --depth 1 --no-tags https://github.com/jaywonchung/Verilog-Harvard-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211235278
git clone --depth 1 --no-tags https://github.com/go4retro/Nu6510.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212489363
git clone --depth 1 --no-tags https://github.com/ispras/hdl-benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212624422
git clone --depth 1 --no-tags https://github.com/lb1244206405/ZYNQ1_FPGA_422_HDLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214132106
git clone --depth 1 --no-tags https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213779026
git clone --depth 1 --no-tags https://github.com/skiphansen/panog1_opl3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217900861
