// Seed: 1907794558
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  reg id_4;
  reg id_5 = id_1 ? id_1 : id_4 == id_1;
  assign id_4 = id_1;
  always @(posedge 1 or posedge id_3) begin
    id_4 <= id_4;
  end
  logic id_6;
  always @(id_1) begin
    #1;
    SystemTFIdentifier(1);
    if (1 || 1)
      if (1 << id_2) begin
        id_5 <= id_0;
        id_4 = 1;
      end else begin
        id_4 <= id_0;
      end
    SystemTFIdentifier;
    id_4 <= 1;
  end
  logic id_7 = 1;
endmodule
