rc file Version 1.0

[Design]
COMPILE_PATH=/home/n26130126/Desktop/AOC_Final_Project/AIoC_Final_Project/build
VCS_HOME=/usr/cad/synopsys/vcs/2024.09-sp2
VERDI_HOME=/usr/cad/synopsys/verdi/2024.09-sp2
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=Tile_Scheduler_tb layer_decoder 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssv -ssy 
