// Seed: 907844276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_2 = id_5;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_10(
      .id_0(1'b0), .id_1(id_4), .id_2(id_4[1] - 1), .id_3(1'h0), .id_4(1), .id_5(1), .id_6(id_9)
  );
  wire id_11;
  module_0(
      id_1, id_7, id_7, id_7, id_7, id_2
  );
endmodule
