// Seed: 2579903242
module module_0 (
    output wand id_0,
    output tri  id_1
);
  assign id_0 = id_3;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    inout tri0 id_3,
    output tri0 id_4,
    output tri id_5,
    input supply0 id_6
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  initial cover (id_1);
  always #(id_1);
endmodule
