================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                       | Instructions | Description                                                                            |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                            | 1,392        | After all functions are compiled and linked into a single design                       |
|               |                            |              |                                                                                        |
| Unroll/Inline |                            |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                 |   268        | user unroll pragmas are applied                                                        |
|               | (2) simplification         |   186        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                 |   181        | user inline pragmas are applied                                                        |
|               | (4) simplification         |   181        | simplification of applied user inline pragmas                                          |
|               |                            |              |                                                                                        |
| Array/Struct  |                            |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition        |   182        | user array partition pragmas are applied                                               |
|               | (2) simplification         |   182        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate |   182        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape          |   182        | apply array reshape pragmas                                                            |
|               | (5) access patterns        |   185        | array access pattern optmizations                                                      |
|               |                            |              |                                                                                        |
| Performance   |                            |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification    |   185        | loop and instruction simplification                                                    |
|               | (2) parallelization        |   182        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition        |   182        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification         |   182        | simplification of design after performance transformations                             |
|               |                            |              |                                                                                        |
| HW Transforms |                            |              | After hardware transfomations                                                          |
|               | (1) lowering               |   186        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations          |   201        | high level synthesis optimizations                                                     |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-----------------+-------------+----------------+---------------+--------------+-------------+---------------+
| Function        | Location    | Compile/Link   | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-----------------+-------------+----------------+---------------+--------------+-------------+---------------+
| + bgn_inference | top.cpp:21  | 1,392          | 181           | 185          | 182         | 201           |
|    hls_popcount | top.cpp:10  |   45           |               |              |             |               |
|    printf       | stdio.h:345 |   26 (2 calls) |               |              |             |               |
+-----------------+-------------+----------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


