#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55d8ef371f60 .scope module, "Memory_Data_Register_tb" "Memory_Data_Register_tb" 2 1;
 .timescale 0 0;
P_0x55d8ef3720f0 .param/l "CLK_PERIOD" 0 2 3, +C4<00000000000000000000000000001010>;
v0x55d8ef392380_0 .var "clk", 0 0;
v0x55d8ef392440_0 .var "data_in", 31 0;
v0x55d8ef392510_0 .net "data_out", 31 0, v0x55d8ef392020_0;  1 drivers
v0x55d8ef392610_0 .var "mdr_write", 0 0;
v0x55d8ef3926e0_0 .var "reset", 0 0;
S_0x55d8ef372190 .scope module, "dut" "Memory_Data_Register" 2 15, 3 1 0, S_0x55d8ef371f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mdr_write";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55d8ef372390_0 .net "clk", 0 0, v0x55d8ef392380_0;  1 drivers
v0x55d8ef391f40_0 .net "data_in", 31 0, v0x55d8ef392440_0;  1 drivers
v0x55d8ef392020_0 .var "data_out", 31 0;
v0x55d8ef392110_0 .net "mdr_write", 0 0, v0x55d8ef392610_0;  1 drivers
v0x55d8ef3921d0_0 .net "reset", 0 0, v0x55d8ef3926e0_0;  1 drivers
E_0x55d8ef370ce0 .event posedge, v0x55d8ef3921d0_0, v0x55d8ef372390_0;
    .scope S_0x55d8ef372190;
T_0 ;
    %wait E_0x55d8ef370ce0;
    %load/vec4 v0x55d8ef3921d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d8ef392020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d8ef392110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55d8ef391f40_0;
    %assign/vec4 v0x55d8ef392020_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d8ef371f60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d8ef392380_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x55d8ef392380_0;
    %inv;
    %store/vec4 v0x55d8ef392380_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x55d8ef371f60;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d8ef3926e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d8ef392610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d8ef392440_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d8ef3926e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x55d8ef392440_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d8ef392610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d8ef392610_0, 0, 1;
    %load/vec4 v0x55d8ef392510_0;
    %cmpi/ne 2779096485, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 49 "$display", "Test 1 Failed: data_out = %h, expected = %h", v0x55d8ef392510_0, 32'b10100101101001011010010110100101 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 51 "$display", "Test 1 Passed: data_out = %h", v0x55d8ef392510_0 {0 0 0};
T_2.1 ;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0x55d8ef392440_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x55d8ef392510_0;
    %cmpi/ne 2779096485, 0, 32;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 60 "$display", "Test 2 Failed: data_out = %h, expected = %h", v0x55d8ef392510_0, 32'b10100101101001011010010110100101 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 62 "$display", "Test 2 Passed: data_out unchanged when mdr_write=0" {0 0 0};
T_2.3 ;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55d8ef392440_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d8ef392610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d8ef392610_0, 0, 1;
    %load/vec4 v0x55d8ef392510_0;
    %cmpi/ne 305419896, 0, 32;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 73 "$display", "Test 3 Failed: data_out = %h, expected = %h", v0x55d8ef392510_0, 32'b00010010001101000101011001111000 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 75 "$display", "Test 3 Passed: data_out = %h", v0x55d8ef392510_0 {0 0 0};
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d8ef3926e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d8ef3926e0_0, 0, 1;
    %load/vec4 v0x55d8ef392510_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 85 "$display", "Test 4 Failed: data_out = %h, expected = %h", v0x55d8ef392510_0, 32'b00000000000000000000000000000000 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 87 "$display", "Test 4 Passed: data_out reset to 0" {0 0 0};
T_2.7 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55d8ef392440_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d8ef392610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d8ef3926e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d8ef3926e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d8ef392610_0, 0, 1;
    %load/vec4 v0x55d8ef392510_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 100 "$display", "Test 5 Failed: data_out = %h, expected = %h", v0x55d8ef392510_0, 32'b00000000000000000000000000000000 {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 102 "$display", "Test 5 Passed: reset has priority over write" {0 0 0};
T_2.9 ;
    %vpi_call 2 105 "$display", "All tests completed" {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55d8ef371f60;
T_3 ;
    %vpi_call 2 111 "$dumpfile", "memory_data_register_waveform.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d8ef371f60 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Memory_Data_Register_tb.v";
    "Memory_Data_Register.v";
