\chapter*{Acrónimos}

\begin{acronym}
  \acro{ACAP}{Adaptive Compute Acceleration Platforms}
  \acro{ARM}{Advanced RISC Machines}
  \acro{ASIC}{Application Specific Integrated Circuit}
  \acro{AXI}{Advanced eXtensible Interface}
  \acro{CAD}{Computer Aided Design}
  \acro{DSP}{Digital Signal Processor}
  \acro{DVCS}{Distributed Version Control System}
  \acro{DUT}{Device Under Test}
  \acro{EDA}{Electronic Design Automation}
  \acro{EPFL}{Escuela Politécnica Federal de Lausanne}
  \acro{FIFO}{First In First Out}
  \acro{FFT}{Fourier Fast Transform}
  \acro{FPGA}{Field Programmable Gate Array}
  \acro{FSM}{Finite State Machine}
  \acro{GCC}{GNU Compiler Collection}
  \acro{HDL}{Hardware Description Languages}
  \acro{HLS}{High-Level Synthesis}
  \acro{IA}{Inteligencia Artifical}
  \acro{IDE}{Integrated Development Environment}
  \acro{IEEE}{Institute of Electrical and Electronics Engineers}
  \acro{IoT}{Internet of Things}
  \acro{IP}{Intellectual Property}
  \acro{ISA}{Instruction Set Architecture}
  \acro{MS}{Microsoft}
  \acro{MCU}{Micro Controller Unit}
  \acro{RISC-V}{Reduced Instruction Set Computing V}
  \acro{RTL}{Register Transfer Level}
  \acro{RTOS}{Real Time Operating Systems}
  \acro{OBI}{Open Bus Interface}
  \acro{PUD}{Procesos Unificados de Desarrollo}
  \acro{SoC}{System-on-Chip}
  \acro{TFM}{Trabajo Fin de Máster}
  \acro{UUT}{Unit Under Test}
  \acro{VHDL}{Very High Speed Integrated Circuit Hardware Description Language}
  \acro{X-HEEP}{eXtendable Heterogeneous Energy-Efficient Platform}
\end{acronym}
