Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 23 19:51:58 2023
| Host         : LAPTOP-Shadowstorm running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1878)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4795)
5. checking no_input_delay (6)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1878)
---------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[0]/Q (HIGH)

 There are 1100 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/kb/clkcnt_reg[18]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/kb/o_enable_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u_keyboard_segtube/sg/cnt_reg[16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_adr_o_reg[14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_uart0/inst/upg_inst/upg_wen_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4795)
---------------------------------------------------
 There are 4795 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.651        0.000                      0                  301        0.117        0.000                      0                  301        3.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
u_upg_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_upg_clk_wiz      {0.000 10.000}       20.000          50.000          
  upg_clk_o_upg_clk_wiz     {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_upg_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_upg_clk_wiz                                                                                                                                                       17.845        0.000                       0                     3  
  upg_clk_o_upg_clk_wiz          94.651        0.000                      0                  301        0.117        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clkfbout_upg_clk_wiz                          
(none)                 upg_clk_o_upg_clk_wiz                         
(none)                                        upg_clk_o_upg_clk_wiz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_upg_clk_wiz/inst/clk_in1
  To Clock:  u_upg_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_upg_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_upg_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_upg_clk_wiz
  To Clock:  clkfbout_upg_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_upg_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    u_upg_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  upg_clk_o_upg_clk_wiz
  To Clock:  upg_clk_o_upg_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       94.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.651ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.410ns (27.143%)  route 3.785ns (72.857%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.550     1.550    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  u_uart0/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.746     3.753    u_uart0/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.150     3.903 f  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           0.999     4.902    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.354     5.256 r  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.453     5.708    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.326     6.034 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.587     6.621    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I3_O)        0.124     6.745 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     6.745    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.080   101.514    
                         clock uncertainty           -0.149   101.365    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.031   101.396    u_uart0/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.396    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 94.651    

Slack (MET) :             94.787ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.286ns (25.103%)  route 3.837ns (74.897%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.550     1.550    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  u_uart0/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.746     3.753    u_uart0/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.150     3.903 f  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           0.999     4.902    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.354     5.256 r  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           1.092     6.347    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I3_O)        0.326     6.673 r  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_1/O
                         net (fo=1, routed)           0.000     6.673    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.096   101.528    
                         clock uncertainty           -0.149   101.379    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.081   101.460    u_uart0/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.460    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                 94.787    

Slack (MET) :             94.811ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/wwait_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/oldInitF_reg/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.249ns (25.215%)  route 3.704ns (74.785%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  u_uart0/inst/upg_inst/wwait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDCE (Prop_fdce_C_Q)         0.478     2.037 r  u_uart0/inst/upg_inst/wwait_cnt_reg[7]/Q
                         net (fo=3, routed)           1.437     3.474    u_uart0/inst/upg_inst/wwait_cnt_reg_n_0_[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.319     3.793 f  u_uart0/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.796     4.589    u_uart0/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.328     4.917 r  u_uart0/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           1.472     6.389    u_uart0/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X31Y30         LUT5 (Prop_lut5_I3_O)        0.124     6.513 r  u_uart0/inst/upg_inst/oldInitF_i_1/O
                         net (fo=1, routed)           0.000     6.513    u_uart0/inst/upg_inst/oldInitF_i_1_n_0
    SLICE_X31Y30         FDCE                                         r  u_uart0/inst/upg_inst/oldInitF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  u_uart0/inst/upg_inst/oldInitF_reg/C
                         clock pessimism              0.008   101.442    
                         clock uncertainty           -0.149   101.293    
    SLICE_X31Y30         FDCE (Setup_fdce_C_D)        0.031   101.324    u_uart0/inst/upg_inst/oldInitF_reg
  -------------------------------------------------------------------
                         required time                        101.324    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 94.811    

Slack (MET) :             94.899ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 0.952ns (20.522%)  route 3.687ns (79.478%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.550     1.550    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  u_uart0/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.175     3.182    u_uart0/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.306 f  u_uart0/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.309     3.614    u_uart0/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.738 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.439     4.177    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.301 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     5.265    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.389 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.800     6.189    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X37Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.008   101.442    
                         clock uncertainty           -0.149   101.293    
    SLICE_X37Y29         FDRE (Setup_fdre_C_CE)      -0.205   101.088    u_uart0/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.088    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                 94.899    

Slack (MET) :             94.975ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/wwait_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/WCS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.791ns  (logic 1.249ns (26.072%)  route 3.542ns (73.928%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  u_uart0/inst/upg_inst/wwait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDCE (Prop_fdce_C_Q)         0.478     2.037 f  u_uart0/inst/upg_inst/wwait_cnt_reg[7]/Q
                         net (fo=3, routed)           1.437     3.474    u_uart0/inst/upg_inst/wwait_cnt_reg_n_0_[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.319     3.793 r  u_uart0/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.796     4.589    u_uart0/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.328     4.917 f  u_uart0/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           1.309     6.226    u_uart0/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I1_O)        0.124     6.350 r  u_uart0/inst/upg_inst/WCS[2]_i_1/O
                         net (fo=1, routed)           0.000     6.350    u_uart0/inst/upg_inst/WCS[2]_i_1_n_0
    SLICE_X32Y31         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.435   101.435    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y31         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[2]/C
                         clock pessimism              0.008   101.443    
                         clock uncertainty           -0.149   101.294    
    SLICE_X32Y31         FDCE (Setup_fdce_C_D)        0.031   101.325    u_uart0/inst/upg_inst/WCS_reg[2]
  -------------------------------------------------------------------
                         required time                        101.325    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                 94.975    

Slack (MET) :             95.214ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/wwait_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.249ns (27.461%)  route 3.299ns (72.539%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X46Y33         FDCE                                         r  u_uart0/inst/upg_inst/wwait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDCE (Prop_fdce_C_Q)         0.478     2.037 r  u_uart0/inst/upg_inst/wwait_cnt_reg[7]/Q
                         net (fo=3, routed)           1.437     3.474    u_uart0/inst/upg_inst/wwait_cnt_reg_n_0_[7]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.319     3.793 f  u_uart0/inst/upg_inst/WCS[2]_i_4/O
                         net (fo=1, routed)           0.796     4.589    u_uart0/inst/upg_inst/WCS[2]_i_4_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.328     4.917 r  u_uart0/inst/upg_inst/WCS[2]_i_2/O
                         net (fo=3, routed)           1.067     5.984    u_uart0/inst/upg_inst/WCS[2]_i_2_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.108 r  u_uart0/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     6.108    u_uart0/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X31Y30         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/C
                         clock pessimism              0.008   101.442    
                         clock uncertainty           -0.149   101.293    
    SLICE_X31Y30         FDCE (Setup_fdce_C_D)        0.029   101.322    u_uart0/inst/upg_inst/WCS_reg[0]
  -------------------------------------------------------------------
                         required time                        101.322    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                 95.214    

Slack (MET) :             95.269ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.828ns (19.419%)  route 3.436ns (80.581%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554     1.554    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  u_uart0/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.533     3.544    u_uart0/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.668 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.439     4.106    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.230 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     5.195    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.319 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.499     5.818    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X35Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.008   101.441    
                         clock uncertainty           -0.149   101.292    
    SLICE_X35Y29         FDRE (Setup_fdre_C_CE)      -0.205   101.087    u_uart0/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.087    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                 95.269    

Slack (MET) :             95.276ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.828ns (17.885%)  route 3.801ns (82.115%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.550     1.550    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  u_uart0/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.778     3.784    u_uart0/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124     3.908 r  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_5/O
                         net (fo=1, routed)           1.031     4.939    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_5_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.063 f  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_4/O
                         net (fo=1, routed)           0.993     6.056    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.180 r  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000     6.180    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.096   101.528    
                         clock uncertainty           -0.149   101.379    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.077   101.456    u_uart0/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.456    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 95.276    

Slack (MET) :             95.289ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.828ns (19.352%)  route 3.451ns (80.648%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554     1.554    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  u_uart0/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.533     3.544    u_uart0/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.668 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.439     4.106    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.230 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     5.195    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.319 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.514     5.833    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.008   101.440    
                         clock uncertainty           -0.149   101.291    
    SLICE_X34Y28         FDRE (Setup_fdre_C_CE)      -0.169   101.122    u_uart0/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.122    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                 95.289    

Slack (MET) :             95.289ns  (required time - arrival time)
  Source:                 u_uart0/inst/upg_inst/msg_indx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (upg_clk_o_upg_clk_wiz rise@100.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.828ns (19.352%)  route 3.451ns (80.648%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554     1.554    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y31         FDCE                                         r  u_uart0/inst/upg_inst/msg_indx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  u_uart0/inst/upg_inst/msg_indx_reg[2]/Q
                         net (fo=28, routed)          1.533     3.544    u_uart0/inst/upg_inst/msg_indx_reg__0[2]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     3.668 f  u_uart0/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.439     4.106    u_uart0/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.124     4.230 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     5.195    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.319 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.514     5.833    u_uart0/inst/upg_inst/s_axi_wdata
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457   101.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.008   101.440    
                         clock uncertainty           -0.149   101.291    
    SLICE_X34Y28         FDRE (Setup_fdre_C_CE)      -0.169   101.122    u_uart0/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.122    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                 95.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.294%)  route 0.192ns (57.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y31         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.192     0.889    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y31         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823     0.823    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y31         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.772    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.115     0.810    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.682    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.341%)  route 0.357ns (71.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.357     1.051    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.005     0.815    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.917    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X28Y28         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     0.694 f  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/Q
                         net (fo=8, routed)           0.063     0.757    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read
    SLICE_X29Y28         LUT4 (Prop_lut4_I2_O)        0.045     0.802 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_i_1/O
                         net (fo=1, routed)           0.000     0.802    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits0
    SLICE_X29Y28         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X29Y28         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism             -0.255     0.566    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.092     0.658    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.687%)  route 0.143ns (50.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y30         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.143     0.838    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X30Y31         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823     0.823    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y31         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X30Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.691    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.231%)  route 0.114ns (44.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.114     0.809    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.661    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.110%)  route 0.158ns (52.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.158     0.852    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.694    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y29         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.773    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X30Y29         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y29         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.554    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.060     0.614    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.290%)  route 0.086ns (31.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X28Y29         FDSE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/Q
                         net (fo=11, routed)          0.086     0.781    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[3]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.826 r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__0/O
                         net (fo=1, routed)           0.000     0.826    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X29Y29         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822     0.822    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.255     0.567    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.092     0.659    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             upg_clk_o_upg_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (upg_clk_o_upg_clk_wiz rise@0.000ns - upg_clk_o_upg_clk_wiz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.884%)  route 0.158ns (49.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     0.552    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.158     0.874    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.703    u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         upg_clk_o_upg_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y34     u_uart0/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y34     u_uart0/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y34     u_uart0/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y30     u_uart0/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     u_uart0/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y31     u_uart0/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y30     u_uart0/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y28     u_uart0/inst/upg_inst/msg_indx_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y32     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y32     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y32     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y32     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y31     u_uart0/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4794 Endpoints
Min Delay          4794 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[9][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.291ns  (logic 1.188ns (11.544%)  route 9.103ns (88.456%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.832     6.821    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.152 r  u_InsMem/registers[9][31]_i_1/O
                         net (fo=32, routed)          3.139    10.291    u_Register/registers_reg[9][31]_0[0]
    SLICE_X31Y25         FDRE                                         r  u_Register/registers_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[9][14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 1.188ns (11.569%)  route 9.081ns (88.431%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.832     6.821    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.152 r  u_InsMem/registers[9][31]_i_1/O
                         net (fo=32, routed)          3.117    10.269    u_Register/registers_reg[9][31]_0[0]
    SLICE_X29Y21         FDRE                                         r  u_Register/registers_reg[9][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[9][19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 1.188ns (11.569%)  route 9.081ns (88.431%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.832     6.821    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.152 r  u_InsMem/registers[9][31]_i_1/O
                         net (fo=32, routed)          3.117    10.269    u_Register/registers_reg[9][31]_0[0]
    SLICE_X29Y21         FDRE                                         r  u_Register/registers_reg[9][19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[9][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 1.188ns (11.569%)  route 9.081ns (88.431%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.832     6.821    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.152 r  u_InsMem/registers[9][31]_i_1/O
                         net (fo=32, routed)          3.117    10.269    u_Register/registers_reg[9][31]_0[0]
    SLICE_X29Y21         FDRE                                         r  u_Register/registers_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[9][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 1.188ns (11.569%)  route 9.081ns (88.431%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.832     6.821    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.152 r  u_InsMem/registers[9][31]_i_1/O
                         net (fo=32, routed)          3.117    10.269    u_Register/registers_reg[9][31]_0[0]
    SLICE_X29Y21         FDRE                                         r  u_Register/registers_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            dma/write_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.118ns  (logic 1.795ns (17.741%)  route 8.323ns (82.259%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     0.882 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.501     2.383    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[10].ram.ram_douta[7]
    SLICE_X8Y34          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=256, routed)         5.741     8.248    u_Register/douta[1]
    SLICE_X39Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.372 r  u_Register/write_data[8]_i_9/O
                         net (fo=1, routed)           0.000     8.372    u_Register/write_data[8]_i_9_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     8.617 r  u_Register/write_data_reg[8]_i_4/O
                         net (fo=1, routed)           0.000     8.617    u_Register/write_data_reg[8]_i_4_n_0
    SLICE_X39Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     8.721 r  u_Register/write_data_reg[8]_i_2/O
                         net (fo=1, routed)           1.081     9.802    u_Register/write_data_reg[8]_i_2_n_0
    SLICE_X38Y16         LUT5 (Prop_lut5_I0_O)        0.316    10.118 r  u_Register/write_data[8]_i_1/O
                         net (fo=1, routed)           0.000    10.118    dma/write_data_reg[23]_0[8]
    SLICE_X38Y16         FDRE                                         r  dma/write_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[19][15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 1.188ns (11.807%)  route 8.874ns (88.193%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.865     6.855    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.186 r  u_InsMem/registers[19][31]_i_1/O
                         net (fo=32, routed)          2.876    10.062    u_Register/registers_reg[19][31]_0[0]
    SLICE_X32Y15         FDRE                                         r  u_Register/registers_reg[19][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[19][16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 1.188ns (11.807%)  route 8.874ns (88.193%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.865     6.855    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.186 r  u_InsMem/registers[19][31]_i_1/O
                         net (fo=32, routed)          2.876    10.062    u_Register/registers_reg[19][31]_0[0]
    SLICE_X32Y15         FDRE                                         r  u_Register/registers_reg[19][16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[19][18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 1.188ns (11.807%)  route 8.874ns (88.193%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.865     6.855    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.186 r  u_InsMem/registers[19][31]_i_1/O
                         net (fo=32, routed)          2.876    10.062    u_Register/registers_reg[19][31]_0[0]
    SLICE_X32Y15         FDRE                                         r  u_Register/registers_reg[19][18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Register/registers_reg[19][20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.062ns  (logic 1.188ns (11.807%)  route 8.874ns (88.193%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          2.151     2.607    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X54Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=33, routed)          1.114     3.845    u_InsMem/inst[11]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.124     3.969 f  u_InsMem/registers[2][31]_i_4/O
                         net (fo=1, routed)           0.867     4.837    u_InsMem/registers[2][31]_i_4_n_0
    SLICE_X50Y25         LUT4 (Prop_lut4_I3_O)        0.153     4.990 r  u_InsMem/registers[2][31]_i_3/O
                         net (fo=32, routed)          1.865     6.855    u_InsMem/registers[2][31]_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.331     7.186 r  u_InsMem/registers[19][31]_i_1/O
                         net (fo=32, routed)          2.876    10.062    u_Register/registers_reg[19][31]_0[0]
    SLICE_X32Y15         FDRE                                         r  u_Register/registers_reg[19][20]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.128ns (62.580%)  route 0.077ns (37.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[5]/C
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[5]/Q
                         net (fo=2, routed)           0.077     0.205    u_uart0/inst/upg_inst/dbuf[5]
    SLICE_X44Y31         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/my_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_keyboard_segtube/my_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.141ns (62.314%)  route 0.085ns (37.686%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE                         0.000     0.000 r  u_keyboard_segtube/my_data_reg[15]/C
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_keyboard_segtube/my_data_reg[15]/Q
                         net (fo=5, routed)           0.085     0.226    u_keyboard_segtube/p_0_in[3]
    SLICE_X37Y18         FDRE                                         r  u_keyboard_segtube/my_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[1]/C
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_uart0/inst/upg_inst/dbuf_reg[1]/Q
                         net (fo=2, routed)           0.068     0.232    u_uart0/inst/upg_inst/dbuf[1]
    SLICE_X38Y28         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/byte_num_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/byte_num_reg[14]/C
    SLICE_X38Y30         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_uart0/inst/upg_inst/byte_num_reg[14]/Q
                         net (fo=9, routed)           0.068     0.232    u_uart0/inst/upg_inst/hex0[22]
    SLICE_X38Y30         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/cho_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_keyboard_segtube/sg/o_seg_cho_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDSE                         0.000     0.000 r  u_keyboard_segtube/sg/cho_reg[7]/C
    SLICE_X28Y4          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  u_keyboard_segtube/sg/cho_reg[7]/Q
                         net (fo=1, routed)           0.116     0.244    u_keyboard_segtube/sg/cho[7]
    SLICE_X29Y4          FDRE                                         r  u_keyboard_segtube/sg/o_seg_cho_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/dbuf_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.314%)  route 0.121ns (48.686%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[14]/C
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[14]/Q
                         net (fo=2, routed)           0.121     0.249    u_uart0/inst/upg_inst/dbuf[14]
    SLICE_X38Y28         FDCE                                         r  u_uart0/inst/upg_inst/dbuf_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_keyboard_segtube/sg/cho_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_keyboard_segtube/sg/o_seg_cho_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.496%)  route 0.125ns (49.504%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDSE                         0.000     0.000 r  u_keyboard_segtube/sg/cho_reg[4]/C
    SLICE_X28Y4          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  u_keyboard_segtube/sg/cho_reg[4]/Q
                         net (fo=3, routed)           0.125     0.253    u_keyboard_segtube/sg/cho[4]
    SLICE_X29Y4          FDRE                                         r  u_keyboard_segtube/sg/o_seg_cho_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[16]/C
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/dbuf_reg[16]/Q
                         net (fo=1, routed)           0.113     0.254    u_uart0/inst/upg_inst/dbuf[16]
    SLICE_X44Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/dbuf_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/upg_dat_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/dbuf_reg[5]/C
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/dbuf_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    u_uart0/inst/upg_inst/dbuf[5]
    SLICE_X45Y31         FDCE                                         r  u_uart0/inst/upg_inst/upg_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/byte_num_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.335%)  route 0.131ns (50.665%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/byte_num_reg[13]/C
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/byte_num_reg[13]/Q
                         net (fo=9, routed)           0.131     0.259    u_uart0/inst/upg_inst/hex0[21]
    SLICE_X38Y30         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_upg_clk_wiz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_upg_clk_wiz'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_upg_clk_wiz fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575    11.575    u_upg_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    u_upg_clk_wiz/inst/clkfbout_upg_clk_wiz
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.000 f  u_upg_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    u_upg_clk_wiz/inst/clkfbout_buf_upg_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_upg_clk_wiz'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    u_upg_clk_wiz/inst/clkfbout_upg_clk_wiz
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_upg_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    u_upg_clk_wiz/inst/clkfbout_buf_upg_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  upg_clk_o_upg_clk_wiz
  To Clock:  

Max Delay          1958 Endpoints
Min Delay          1958 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.596ns  (logic 0.934ns (12.296%)  route 6.662ns (87.704%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.396     4.405    dma/myDM/upg_done_o
    SLICE_X44Y30         LUT4 (Prop_lut4_I2_O)        0.152     4.557 f  dma/myDM/dm_i_4/O
                         net (fo=8, routed)           1.933     6.490    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.326     6.816 r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.333     9.149    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 0.704ns (9.507%)  route 6.701ns (90.493%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.634     4.643    u_PC/upg_done_o
    SLICE_X49Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.767 f  u_PC/im_i_3/O
                         net (fo=8, routed)           1.509     6.276    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.559     8.958    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 0.580ns (8.295%)  route 6.412ns (91.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         1.825     3.835    u_PC/upg_done_o
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.959 r  u_PC/im_i_14/O
                         net (fo=15, routed)          4.587     8.545    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y5          RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.901ns  (logic 0.732ns (10.606%)  route 6.169ns (89.394%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.634     4.643    u_PC/upg_done_o
    SLICE_X49Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.767 r  u_PC/im_i_3/O
                         net (fo=8, routed)           1.509     6.276    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.152     6.428 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.027     8.455    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 0.580ns (8.475%)  route 6.264ns (91.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.499     4.509    dma/myDM/upg_done_o
    SLICE_X44Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.633 r  dma/myDM/dm_i_7/O
                         net (fo=15, routed)          3.764     8.397    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.835ns  (logic 0.962ns (14.075%)  route 5.873ns (85.925%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.396     4.405    dma/myDM/upg_done_o
    SLICE_X44Y30         LUT4 (Prop_lut4_I2_O)        0.152     4.557 r  dma/myDM/dm_i_4/O
                         net (fo=8, routed)           1.933     6.490    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.354     6.844 r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.545     8.388    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.804ns  (logic 0.934ns (13.727%)  route 5.870ns (86.273%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.396     4.405    dma/myDM/upg_done_o
    SLICE_X44Y30         LUT4 (Prop_lut4_I2_O)        0.152     4.557 r  dma/myDM/dm_i_4/O
                         net (fo=8, routed)           1.935     6.492    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    SLICE_X43Y17         LUT2 (Prop_lut2_I0_O)        0.326     6.818 r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.540     8.357    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y3          RAMB36E1                                     r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 0.704ns (10.349%)  route 6.099ns (89.651%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.634     4.643    u_PC/upg_done_o
    SLICE_X49Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.767 f  u_PC/im_i_3/O
                         net (fo=8, routed)           1.174     5.941    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.065 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.291     8.356    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y10         RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 0.962ns (14.189%)  route 5.818ns (85.811%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.396     4.405    dma/myDM/upg_done_o
    SLICE_X44Y30         LUT4 (Prop_lut4_I2_O)        0.152     4.557 f  dma/myDM/dm_i_4/O
                         net (fo=8, routed)           1.935     6.492    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    SLICE_X43Y17         LUT2 (Prop_lut2_I1_O)        0.354     6.846 r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.488     8.333    dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y4          RAMB36E1                                     r  dma/myDM/dm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.703ns  (logic 0.704ns (10.503%)  route 5.999ns (89.497%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575     1.575    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y30         FDCE                                         r  u_uart0/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  u_uart0/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=129, routed)         2.634     4.643    u_PC/upg_done_o
    SLICE_X49Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.767 f  u_PC/im_i_3/O
                         net (fo=8, routed)           1.509     6.276    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.856     8.256    u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  u_InsMem/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.475%)  route 0.167ns (50.525%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=11, routed)          0.167     0.887    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X36Y31         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.164ns (48.471%)  route 0.174ns (51.529%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  u_uart0/inst/upg_inst/uart_rdat_reg[6]/Q
                         net (fo=11, routed)          0.174     0.894    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[6]
    SLICE_X36Y31         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.781%)  route 0.179ns (52.219%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  u_uart0/inst/upg_inst/uart_rdat_reg[4]/Q
                         net (fo=8, routed)           0.179     0.899    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[4]
    SLICE_X36Y31         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.164ns (43.775%)  route 0.211ns (56.225%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/Q
                         net (fo=11, routed)          0.211     0.931    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[7]
    SLICE_X36Y31         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.164ns (41.620%)  route 0.230ns (58.380%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_uart0/inst/upg_inst/uart_rdat_reg[0]/Q
                         net (fo=8, routed)           0.230     0.951    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[0]
    SLICE_X36Y31         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.164ns (41.313%)  route 0.233ns (58.687%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  u_uart0/inst/upg_inst/uart_rdat_reg[3]/Q
                         net (fo=11, routed)          0.233     0.953    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[3]
    SLICE_X36Y31         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_len_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.164ns (38.621%)  route 0.261ns (61.379%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_uart0/inst/upg_inst/uart_rdat_reg[2]/Q
                         net (fo=11, routed)          0.261     0.981    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[2]
    SLICE_X36Y31         FDCE                                         r  u_uart0/inst/upg_inst/byte_len_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.164ns (38.600%)  route 0.261ns (61.400%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557     0.557    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_uart0/inst/upg_inst/uart_rdat_reg[7]/Q
                         net (fo=11, routed)          0.261     0.981    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[7]
    SLICE_X39Y30         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/byte_num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.164ns (36.677%)  route 0.283ns (63.323%))
  Logic Levels:           0  
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=11, routed)          0.283     1.003    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X38Y30         FDCE                                         r  u_uart0/inst/upg_inst/byte_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart0/inst/upg_inst/bn_ascii_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.207ns (46.025%)  route 0.243ns (53.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.549     0.549    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y32         FDRE                                         r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  u_uart0/inst/upg_inst/uart_rdat_reg[1]/Q
                         net (fo=11, routed)          0.243     0.962    u_uart0/inst/upg_inst/uart_rdat_reg_n_0_[1]
    SLICE_X37Y32         LUT3 (Prop_lut3_I2_O)        0.043     1.005 r  u_uart0/inst/upg_inst/bn_ascii[6]_i_1/O
                         net (fo=1, routed)           0.000     1.005    u_uart0/inst/upg_inst/hex2ascii_return[6]
    SLICE_X37Y32         FDCE                                         r  u_uart0/inst/upg_inst/bn_ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  upg_clk_o_upg_clk_wiz

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.730ns  (logic 0.978ns (12.645%)  route 6.753ns (87.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.753     7.730    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X40Y37         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.443     1.443    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.730ns  (logic 0.978ns (12.645%)  route 6.753ns (87.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.753     7.730    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X40Y37         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.443     1.443    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.730ns  (logic 0.978ns (12.645%)  route 6.753ns (87.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.753     7.730    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X40Y37         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.443     1.443    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y37         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.592ns  (logic 0.978ns (12.876%)  route 6.614ns (87.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.614     7.592    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X40Y36         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442     1.442    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.592ns  (logic 0.978ns (12.876%)  route 6.614ns (87.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.614     7.592    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X40Y36         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442     1.442    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.592ns  (logic 0.978ns (12.876%)  route 6.614ns (87.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.614     7.592    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X40Y36         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442     1.442    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.592ns  (logic 0.978ns (12.876%)  route 6.614ns (87.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.614     7.592    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X40Y36         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442     1.442    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.587ns  (logic 0.978ns (12.884%)  route 6.609ns (87.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.609     7.587    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X39Y35         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440     1.440    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.587ns  (logic 0.978ns (12.884%)  route 6.609ns (87.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.609     7.587    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X39Y35         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440     1.440    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart0/inst/upg_inst/rwait_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 0.978ns (13.132%)  route 6.466ns (86.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.978     0.978 f  rst_IBUF_inst/O
                         net (fo=1392, routed)        6.466     7.444    u_uart0/inst/upg_inst/upg_rst_i
    SLICE_X40Y35         FDCE                                         f  u_uart0/inst/upg_inst/rwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442     1.442    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y35         FDCE                                         r  u_uart0/inst/upg_inst/rwait_cnt_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.231ns (42.471%)  route 0.313ns (57.529%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[14]/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[14]/Q
                         net (fo=1, routed)           0.203     0.344    u_uart0/inst/upg_inst/data6[6]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.389 f  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_4/O
                         net (fo=1, routed)           0.110     0.499    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_4_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.045     0.544 r  u_uart0/inst/upg_inst/s_axi_wdata[6]_i_2/O
                         net (fo=1, routed)           0.000     0.544    u_uart0/inst/upg_inst/s_axi_wdata[6]_i_2_n_0
    SLICE_X37Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[6]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.271ns (41.730%)  route 0.378ns (58.270%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[8]/C
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/bn_ascii_reg[8]/Q
                         net (fo=1, routed)           0.107     0.235    u_uart0/inst/upg_inst/data6[0]
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.098     0.333 f  u_uart0/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.272     0.604    u_uart0/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.649 r  u_uart0/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.649    u_uart0/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[0]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.231ns (34.057%)  route 0.447ns (65.943%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.244     0.385    u_uart0/inst/upg_inst/data6[5]
    SLICE_X35Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.430 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.203     0.633    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.678 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     0.678    u_uart0/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[4]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.231ns (33.994%)  route 0.449ns (66.006%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[10]/C
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[10]/Q
                         net (fo=1, routed)           0.123     0.264    u_uart0/inst/upg_inst/data6[2]
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.309 f  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_3/O
                         net (fo=1, routed)           0.325     0.635    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_3_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.680 r  u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.680    u_uart0/inst/upg_inst/s_axi_wdata[2]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[2]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.231ns (33.551%)  route 0.458ns (66.450%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[11]/C
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[11]/Q
                         net (fo=1, routed)           0.138     0.279    u_uart0/inst/upg_inst/data6[3]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.324 f  u_uart0/inst/upg_inst/s_axi_wdata[3]_i_3/O
                         net (fo=1, routed)           0.319     0.644    u_uart0/inst/upg_inst/s_axi_wdata[3]_i_3_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.689 r  u_uart0/inst/upg_inst/s_axi_wdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.689    u_uart0/inst/upg_inst/s_axi_wdata[3]_i_1_n_0
    SLICE_X35Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[3]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.231ns (32.200%)  route 0.486ns (67.800%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/C
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/bn_ascii_reg[13]/Q
                         net (fo=2, routed)           0.267     0.408    u_uart0/inst/upg_inst/data6[5]
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.453 f  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_3/O
                         net (fo=1, routed)           0.219     0.672    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_3_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.717 r  u_uart0/inst/upg_inst/s_axi_wdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.717    u_uart0/inst/upg_inst/s_axi_wdata[5]_i_1_n_0
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[5]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/bn_ascii_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.272ns (36.540%)  route 0.472ns (63.460%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/bn_ascii_reg[9]/C
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_uart0/inst/upg_inst/bn_ascii_reg[9]/Q
                         net (fo=1, routed)           0.147     0.275    u_uart0/inst/upg_inst/data6[1]
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.099     0.374 f  u_uart0/inst/upg_inst/s_axi_wdata[1]_i_3/O
                         net (fo=1, routed)           0.326     0.699    u_uart0/inst/upg_inst/s_axi_wdata[1]_i_3_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.744 r  u_uart0/inst/upg_inst/s_axi_wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.744    u_uart0/inst/upg_inst/s_axi_wdata[1]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_uart0/inst/upg_inst/s_axi_wdata_reg[1]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/uart_wen_reg/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.231ns (24.283%)  route 0.720ns (75.717%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.592     0.733    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.778 r  u_uart0/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.128     0.906    u_uart0/inst/upg_inst/uart_wen5_out
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.951 r  u_uart0/inst/upg_inst/uart_wen_i_1/O
                         net (fo=1, routed)           0.000     0.951    u_uart0/inst/upg_inst/uart_wen_i_1_n_0
    SLICE_X31Y30         FDCE                                         r  u_uart0/inst/upg_inst/uart_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822     0.822    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  u_uart0/inst/upg_inst/uart_wen_reg/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.292ns (28.671%)  route 0.726ns (71.329%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.592     0.733    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X32Y30         LUT5 (Prop_lut5_I3_O)        0.044     0.777 r  u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.134     0.911    u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I1_O)        0.107     1.018 r  u_uart0/inst/upg_inst/WCS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.018    u_uart0/inst/upg_inst/WCS[1]_i_1_n_0
    SLICE_X32Y31         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823     0.823    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y31         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[1]/C

Slack:                    inf
  Source:                 u_uart0/inst/upg_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_uart0/inst/upg_inst/WCS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by upg_clk_o_upg_clk_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.292ns (27.621%)  route 0.765ns (72.379%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE                         0.000     0.000 r  u_uart0/inst/upg_inst/rx_done_reg/C
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_uart0/inst/upg_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.592     0.733    u_uart0/inst/upg_inst/rx_done_reg_n_0
    SLICE_X32Y30         LUT5 (Prop_lut5_I3_O)        0.044     0.777 f  u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           0.173     0.950    u_uart0/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.107     1.057 r  u_uart0/inst/upg_inst/WCS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.057    u_uart0/inst/upg_inst/WCS[0]_i_1_n_0
    SLICE_X31Y30         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock upg_clk_o_upg_clk_wiz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817     0.817    u_upg_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_upg_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_uart0/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822     0.822    u_uart0/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y30         FDCE                                         r  u_uart0/inst/upg_inst/WCS_reg[0]/C





