# VHDL_DebounceButton
 TÃ¼rkÃ§e:
 Bu VHDL kodu bir "debounce" (zÄ±plama bastÄ±rÄ±cÄ±) devresini tanÄ±mlar. Fiziksel butonlar mekanik olduklarÄ± iÃ§in bastÄ±ÄŸÄ±nÄ±zda birkaÃ§ milisaniye boyunca hÄ±zlÄ± ÅŸekilde 1-0-1-0 gibi istenmeyen "zÄ±plamalar" (bounce) olabilir. Bu devre bu geÃ§ici zÄ±plamalarÄ± bastÄ±rarak butonun sabit bir ÅŸekilde basÄ±lÄ±p basÄ±lmadÄ±ÄŸÄ±nÄ± anlamayÄ± saÄŸlar.
////////////////////////////////////////////////////////////////
English:
This VHDL code implements a debounce circuit, which is used to suppress unwanted signal fluctuations caused by mechanical switches. When a physical push button is pressed, it may produce rapid transitions between 1 and 0 for a few milliseconds due to its mechanical structure â€” a phenomenon known as bouncing. This circuit filters out those temporary glitches and ensures that only stable, confirmed button presses are recognized.

////////////////////////////////////////////////////////////////////////////////////////////////////////////
# VHDL Debounce Module â€“ Buton ZÄ±plama BastÄ±rÄ±cÄ±

## ğŸ§  AÃ§Ä±klama (TÃ¼rkÃ§e)

Bu proje, fiziksel butonlarda meydana gelen mekanik zÄ±plamalarÄ± (bounce) filtreleyen bir debounce modÃ¼lÃ¼nÃ¼ VHDL diliyle gerÃ§ekleÅŸtirmektedir. FSM (sonlu durum makinesi) tabanlÄ± bu yapÄ±, giriÅŸ sinyalinin kararlÄ± hale gelmesini zamanlayÄ±cÄ± ile birlikte kontrol eder ve yalnÄ±zca geÃ§erli (doÄŸrulanmÄ±ÅŸ) deÄŸiÅŸimleri Ã§Ä±kÄ±ÅŸa yansÄ±tÄ±r.

### ğŸš€ Ã–zellikler

- FSM tabanlÄ± gÃ¼venilir debounce algoritmasÄ±  
- ZamanlayÄ±cÄ± kontrollÃ¼ geÃ§iÅŸler  
- Parametrik yapÄ± (saat frekansÄ±, debounce sÃ¼resi, baÅŸlangÄ±Ã§ deÄŸeri)  
- FPGA veya CPLD platformlarÄ±nda kullanÄ±lmaya uygun yapÄ±  

### âš™ï¸ Parametreler (Generic)

| Parametre     | AÃ§Ä±klama                        | VarsayÄ±lan |
|---------------|----------------------------------|------------|
| `c_clkfreq`   | Saat frekansÄ± (Hz cinsinden)     | 100_000_000 |
| `c_debtime`   | Debounce sÃ¼resi (1/sn)           | 1000       |
| `c_initval`   | BaÅŸlangÄ±Ã§ Ã§Ä±kÄ±ÅŸ deÄŸeri (`'0'` veya `'1'`) | `'0'` |

### ğŸ“¥ GiriÅŸ/Ã‡Ä±kÄ±ÅŸ PortlarÄ±

| Port       | Tip         | AÃ§Ä±klama                   |
|------------|-------------|----------------------------|
| `clk`      | `in`        | Saat sinyali               |
| `signal_i` | `in`        | GiriÅŸ (buton vb.) sinyali  |
| `signal_o` | `out`       | Debounce edilmiÅŸ Ã§Ä±kÄ±ÅŸ     |

---

## ğŸ§  Description (English)

This project implements a debounce module written in VHDL to eliminate mechanical bouncing that occurs with physical push buttons. The design is based on a finite state machine (FSM) and uses a timer to verify stable signal transitions before updating the output.

### ğŸš€ Features

- FSM-based reliable debounce logic  
- Timer-controlled state transitions  
- Parameterized design (clock frequency, debounce time, initial value)  
- Suitable for FPGA or CPLD platforms  

### âš™ï¸ Parameters (Generic)

| Parameter     | Description                       | Default     |
|---------------|-----------------------------------|-------------|
| `c_clkfreq`   | Clock frequency (in Hz)           | 100_000_000 |
| `c_debtime`   | Debounce time (1/seconds)         | 1000        |
| `c_initval`   | Initial output value (`'0'` or `'1'`) | `'0'`     |

### ğŸ“¥ Input/Output Ports

| Port       | Type        | Description               |
|------------|-------------|---------------------------|
| `clk`      | `in`        | Clock signal              |
| `signal_i` | `in`        | Input signal (button etc.)|
| `signal_o` | `out`       | Debounced output          |

---

## ğŸ”§ NasÄ±l KullanÄ±lÄ±r / How to Use

1. `debounce.vhd` dosyasÄ±nÄ± projenize ekleyin.
2. Parametreleri ihtiyacÄ±nÄ±za gÃ¶re dÃ¼zenleyin.
3. SimÃ¼lasyon veya FPGA yÃ¼klemesi ile test edin.

1.Add the debounce.vhd file to your project.

2.Adjust the generic parameters (c_clkfreq, c_debtime, c_initval) as needed.

3.Test the design through simulation or deploy it to your FPGA.


---


