Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Dec 28 14:26:24 2024
| Host         : darshith-OMEN-Laptop-15-en1xxx running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name fir_opt_timing -file /home/darshith/hls/fir_filter/fir_filter_vitis/fir_opt/fir_opt_timing.txt
| Design       : fir_opt_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.907        0.000                      0                44630        0.045        0.000                      0                44630        8.750        0.000                       0                 20960  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.907        0.000                      0                44534        0.045        0.000                      0                44534        8.750        0.000                       0                 20960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.787        0.000                      0                   96        0.681        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_14_reg_6974_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__0_i_1__11/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__0_i_1__11/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/grp_fu_3095_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry_i_3__22/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry_i_3__22/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry_i_3__22_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/tmp_product__3[10]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U140/add_ln43_14_reg_6974_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_14_fu_4439_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_14_reg_6974_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_14_reg_6974_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_14_reg_6974_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_19_reg_6613_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0_i_1__18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0_i_1__18/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/grp_fu_3075_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry_i_3__6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry_i_3__6/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry_i_3__6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__3_3[26]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_19_reg_6613_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_19_fu_3876_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_19_reg_6613_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_19_reg_6613_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_19_reg_6613_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_31_reg_6999_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0_i_1__28/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0_i_1__28/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/grp_fu_2959_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry_i_3__36/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry_i_3__36/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry_i_3__36_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__3_1[26]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_31_reg_6999_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_31_fu_4484_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_31_reg_6999_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_31_reg_6999_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_31_reg_6999_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_35_reg_7004_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__0_i_1__31/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__0_i_1__31/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/grp_fu_3003_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry_i_3__38/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry_i_3__38/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry_i_3__38_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/tmp_product__3_2[26]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U117/add_ln43_35_reg_7004_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_35_fu_4496_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_35_reg_7004_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_35_reg_7004_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_35_reg_7004_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_37_reg_7009_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0_i_1__18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0_i_1__18/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/grp_fu_3075_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry_i_3__6/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry_i_3__6/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry_i_3__6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/tmp_product__3_3[26]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U135/add_ln43_37_reg_7009_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_37_fu_4508_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_37_reg_7009_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_37_reg_7009_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_37_reg_7009_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_49_reg_7019_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__0_i_1__21/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__0_i_1__21/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/grp_fu_2975_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry_i_3__25/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry_i_3__25/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry_i_3__25_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/tmp_product__3[10]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U110/add_ln43_49_reg_7019_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_49_fu_4540_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_49_reg_7019_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_49_reg_7019_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_49_reg_7019_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_56_reg_6633_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0_i_1__28/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0_i_1__28/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/grp_fu_2959_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry_i_3__36/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry_i_3__36/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry_i_3__36_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/tmp_product__3_1[26]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U106/add_ln43_56_reg_6633_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_56_fu_3906_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_56_reg_6633_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_56_reg_6633_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_56_reg_6633_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_62_reg_7039_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__0_i_1__38/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__0_i_1__38/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/grp_fu_2999_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry_i_3__14/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry_i_3__14/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry_i_3__14_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/tmp_product__3[10]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U116/add_ln43_62_reg_7039_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_62_fu_4585_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_62_reg_7039_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_62_reg_7039_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_62_reg_7039_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_75_reg_6653_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__0_i_1__32/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__0_i_1__32/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/grp_fu_3067_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry_i_3__10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry_i_3__10/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry_i_3__10_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/tmp_product__3[10]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U133/add_ln43_75_reg_6653_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_75_fu_3936_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_75_reg_6653_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_75_reg_6653_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_75_reg_6653_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_80_reg_6663_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.721ns  (logic 8.731ns (68.632%)  route 3.990ns (31.368%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=3150, unplaced)      0.881     3.059    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/ap_enable_reg_pp0_iter1_0
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__0_i_1__9/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.354 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__0_i_1__9/O
                         net (fo=1, unplaced)         0.800     4.154    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/grp_fu_3123_p0[16]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.190 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.245    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__0_n_108
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.763 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__1/P[0]
                         net (fo=2, unplaced)         0.800    10.563    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__1_n_107
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry_i_3__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.687 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry_i_3__4/O
                         net (fo=1, unplaced)         0.000    10.687    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry_i_3__4_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.220 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    11.229    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.346 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    11.346    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry__0_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.602 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product_carry__1/O[2]
                         net (fo=4, unplaced)         0.929    12.531    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/tmp_product__3[10]
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663[27]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.861 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663[27]_i_2/O
                         net (fo=2, unplaced)         0.517    13.378    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663[27]_i_2_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663[27]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.709 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663[27]_i_6/O
                         net (fo=1, unplaced)         0.000    13.709    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663[27]_i_6_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.085 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.085    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663_reg[27]_i_1_n_2
                                                                      r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.422 r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U147/add_ln43_80_reg_6663_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.422    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_80_fu_3954_p2[29]
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_80_reg_6663_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/ap_clk
                         FDRE                                         r  fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_80_reg_6663_reg[29]/C
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDRE (Setup_fdre_C_D)        0.076    21.329    fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/add_ln43_80_reg_6663_reg[29]
  -------------------------------------------------------------------
                         required time                         21.329    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  6.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 r  <hidden>
                         net (fo=1, unplaced)         0.081     0.801    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDPE (Hold_fdpe_C_D)         0.038     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 r  <hidden>
                         net (fo=1, unplaced)         0.081     0.801    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDPE (Hold_fdpe_C_D)         0.038     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 r  <hidden>
                         net (fo=1, unplaced)         0.081     0.801    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDPE (Hold_fdpe_C_D)         0.038     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081     0.801    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, unplaced)         0.081     0.801    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, unplaced)         0.081     0.801    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  <hidden>
                         net (fo=1, unplaced)         0.081     0.801    <hidden>
                         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Hold_fdce_C_D)         0.038     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  <hidden>
                         net (fo=1, unplaced)         0.081     0.801    <hidden>
                         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Hold_fdce_C_D)         0.038     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  <hidden>
                         net (fo=1, unplaced)         0.081     0.801    <hidden>
                         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Hold_fdce_C_D)         0.038     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  <hidden>
                         net (fo=1, unplaced)         0.081     0.801    <hidden>
                         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Hold_fdce_C_D)         0.038     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056               fir_opt_i/fir_opt_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056               fir_opt_i/fir_opt_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056               fir_opt_i/fir_opt_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056               fir_opt_i/fir_opt_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845               fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846               fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/reg_3143_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846               fir_opt_i/fir_opt_0/inst/grp_fir_opt_Pipeline_SWEEP_fu_1113/mul_32s_32s_32_1_1_U108/tmp_product/CLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000               fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750                <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  <hidden>
                         net (fo=2, unplaced)         0.752     2.930    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.295     3.225 f  <hidden>
                         net (fo=32, unplaced)        0.847     4.072    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    20.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    20.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655    21.505    <hidden>
                         FDPE                                         r  <hidden>
                         clock pessimism              0.050    21.555    
                         clock uncertainty           -0.302    21.253    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    20.859    <hidden>
  -------------------------------------------------------------------
                         required time                         20.859    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 16.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.245ns (33.190%)  route 0.493ns (66.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    <hidden>
                         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.720 f  <hidden>
                         net (fo=2, unplaced)         0.136     0.856    <hidden>
                                                                      f  <hidden>
                         LUT3 (Prop_lut3_I2_O)        0.098     0.954 f  <hidden>
                         net (fo=33, unplaced)        0.357     1.311    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>
                         clock pessimism             -0.021     0.718    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.630    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.681    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_opt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.924ns  (logic 0.124ns (13.424%)  route 0.800ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
                                                                      f  fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     0.924 r  fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.000     0.924    fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_opt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.045ns (11.777%)  route 0.337ns (88.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
                                                                      f  fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.000     0.382    fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.773ns (37.253%)  route 1.302ns (62.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/rst_ps7_0_100M/U0/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, unplaced)        0.390     2.568    fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
                                                                      r  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.863 f  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=418, unplaced)       0.912     3.775    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.773ns (37.253%)  route 1.302ns (62.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/rst_ps7_0_100M/U0/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, unplaced)        0.390     2.568    fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
                                                                      r  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.863 f  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=418, unplaced)       0.912     3.775    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.773ns (37.253%)  route 1.302ns (62.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/rst_ps7_0_100M/U0/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, unplaced)        0.390     2.568    fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
                                                                      r  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.863 f  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=418, unplaced)       0.912     3.775    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.773ns (37.253%)  route 1.302ns (62.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/rst_ps7_0_100M/U0/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, unplaced)        0.390     2.568    fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
                                                                      r  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.863 f  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=418, unplaced)       0.912     3.775    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.773ns (37.253%)  route 1.302ns (62.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/rst_ps7_0_100M/U0/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, unplaced)        0.390     2.568    fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
                                                                      r  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.863 f  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=418, unplaced)       0.912     3.775    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.773ns (37.253%)  route 1.302ns (62.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/rst_ps7_0_100M/U0/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, unplaced)        0.390     2.568    fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
                                                                      r  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.863 f  fir_opt_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=418, unplaced)       0.912     3.775    <hidden>
                         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 0.773ns (40.073%)  route 1.156ns (59.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.362     2.540    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.295     2.835 f  <hidden>
                         net (fo=3, unplaced)         0.794     3.629    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 0.773ns (40.073%)  route 1.156ns (59.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.362     2.540    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.295     2.835 f  <hidden>
                         net (fo=3, unplaced)         0.794     3.629    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 0.773ns (40.073%)  route 1.156ns (59.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.362     2.540    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.295     2.835 f  <hidden>
                         net (fo=3, unplaced)         0.794     3.629    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 0.773ns (40.073%)  route 1.156ns (59.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.800     1.700    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.362     2.540    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.295     2.835 f  <hidden>
                         net (fo=3, unplaced)         0.794     3.629    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.655     1.505    <hidden>
                         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.245ns (59.845%)  route 0.164ns (40.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/rst_ps7_0_100M/U0/slowest_sync_clk
                         FDRE                                         r  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  fir_opt_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, unplaced)        0.164     0.884    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
                                                                      f  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.982 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.000     0.982    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.245ns (33.457%)  route 0.487ns (66.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.210     0.573    fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
                         FDRE                                         r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  fir_opt_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=14, unplaced)        0.153     0.873    <hidden>
                                                                      r  <hidden>
                         LUT1 (Prop_lut1_I0_O)        0.098     0.971 f  <hidden>
                         net (fo=3, unplaced)         0.335     1.305    <hidden>
                         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fir_opt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    fir_opt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  fir_opt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20964, unplaced)     0.355     0.739    <hidden>
                         FDCE                                         r  <hidden>





