#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Wed Dec 18 15:23:02 2024
# Process ID: 55864
# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705
# Command line: vivado
# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/vivado.log
# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/vivado.jou
# Running On        :fmasmitsxps15
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency     :2918.400 MHz
# CPU Physical cores:10
# CPU Logical cores :20
# Host memory       :16599 MB
# Swap memory       :4294 MB
# Total Virtual     :20894 MB
# Available Virtual :20243 MB
#-----------------------------------------------------------
start_gui
open_project /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.xpr
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.gt0_val_cpll_rxout_div {1} \
  CONFIG.gt0_val_cpll_txout_div {1} \
  CONFIG.gt0_val_qpll_fbdiv {80} \
  CONFIG.gt0_val_rx_data_width {32} \
  CONFIG.gt0_val_rx_int_datawidth {32} \
  CONFIG.gt0_val_rx_line_rate {10.00} \
  CONFIG.gt0_val_rx_reference_clock {125.000} \
  CONFIG.gt0_val_tx_data_width {32} \
  CONFIG.gt0_val_tx_int_datawidth {32} \
  CONFIG.gt0_val_tx_line_rate {10.00} \
  CONFIG.gt0_val_tx_reference_clock {125.000} \
  CONFIG.gt_val_rx_pll {QPLL} \
  CONFIG.gt_val_tx_pll {QPLL} \
  CONFIG.identical_val_rx_line_rate {10.00} \
  CONFIG.identical_val_rx_reference_clock {125.000} \
  CONFIG.identical_val_tx_line_rate {10.00} \
  CONFIG.identical_val_tx_reference_clock {125.000} \
] [get_ips trans_wiz]
generate_target all [get_files  /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci]
catch { config_ip_cache -export [get_ips -all trans_wiz] }
export_ip_user_files -of_objects [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci] -no_script -sync -force -quiet
reset_run trans_wiz_synth_1
launch_runs trans_wiz_synth_1 -jobs 20
wait_on_run trans_wiz_synth_1
export_simulation -of_objects [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/trans_wiz/trans_wiz.xci] -directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.ip_user_files/sim_scripts -ip_user_files_dir /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.ip_user_files -ipstatic_source_dir /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/SimulationLib} {questa=/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/SimulationLib} {xcelium=/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.cache/compile_simlib/xcelium} {vcs=/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/SimulationLib} {riviera=/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/SimulationLib}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci] -no_script -reset -force -quiet
remove_files  -fileset mmcm_sys_clk_wiz /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci
export_ip_user_files -of_objects  [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xci] -no_script -reset -force -quiet
remove_files  -fileset vio_mmcm /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xci
