{
  "processor": "Motorola 68360",
  "manufacturer": "Motorola",
  "year": 1991,
  "schema_version": "1.0",
  "source": "MC68360 QUICC User's Manual, Motorola 1993",
  "instruction_count": 88,
  "instructions": [
    {
      "mnemonic": "ADD.L Dn,Dn",
      "bytes": 2,
      "cycles": 6,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Add long register (CPU32 core)"
    },
    {
      "mnemonic": "ADD.W Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Add word register"
    },
    {
      "mnemonic": "ADD.W (An),Dn",
      "bytes": 2,
      "cycles": 5,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "XNZVC",
      "notes": "Add word from memory"
    },
    {
      "mnemonic": "ADDA.W ea,An",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Add to address register"
    },
    {
      "mnemonic": "ADDQ.W #q,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "XNZVC",
      "notes": "Add quick"
    },
    {
      "mnemonic": "AND.W Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "AND register"
    },
    {
      "mnemonic": "ASL.W Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Arithmetic shift left"
    },
    {
      "mnemonic": "ASR.W Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Arithmetic shift right"
    },
    {
      "mnemonic": "BGND",
      "bytes": 2,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "Enter background debug mode"
    },
    {
      "mnemonic": "Bcc.W label",
      "bytes": 4,
      "cycles": 6,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Conditional branch taken"
    },
    {
      "mnemonic": "Bcc.W not_taken",
      "bytes": 4,
      "cycles": 4,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Conditional branch not taken"
    },
    {
      "mnemonic": "BCHG Dn,Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and change"
    },
    {
      "mnemonic": "BCLR Dn,Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and clear"
    },
    {
      "mnemonic": "BRA.W label",
      "bytes": 4,
      "cycles": 6,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch always"
    },
    {
      "mnemonic": "BSET Dn,Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit and set"
    },
    {
      "mnemonic": "BSR.W label",
      "bytes": 4,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Branch to subroutine"
    },
    {
      "mnemonic": "BTST Dn,Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "bit",
      "addressing_mode": "data_register",
      "flags_affected": "Z",
      "notes": "Test bit"
    },
    {
      "mnemonic": "CLR.W Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Clear register"
    },
    {
      "mnemonic": "CMP.W Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Compare registers"
    },
    {
      "mnemonic": "CMP.W (An),Dn",
      "bytes": 2,
      "cycles": 5,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "XNZVC",
      "notes": "Compare memory"
    },
    {
      "mnemonic": "DBcc Dn,label",
      "bytes": 4,
      "cycles": 6,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Decrement and branch"
    },
    {
      "mnemonic": "DIVS.W ea,Dn",
      "bytes": 2,
      "cycles": 56,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Signed divide 32/16"
    },
    {
      "mnemonic": "DIVS.L ea,Dq",
      "bytes": 4,
      "cycles": 90,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Signed divide 32/32"
    },
    {
      "mnemonic": "DIVU.W ea,Dn",
      "bytes": 2,
      "cycles": 44,
      "category": "divide",
      "addressing_mode": "data_register",
      "flags_affected": "NZVC",
      "notes": "Unsigned divide 32/16"
    },
    {
      "mnemonic": "EOR.W Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Exclusive OR"
    },
    {
      "mnemonic": "EXG Dn,Dn",
      "bytes": 2,
      "cycles": 6,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Exchange registers"
    },
    {
      "mnemonic": "EXT.W Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Sign extend"
    },
    {
      "mnemonic": "EXTB.L Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Sign extend byte to long"
    },
    {
      "mnemonic": "JMP (An)",
      "bytes": 2,
      "cycles": 4,
      "category": "control",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Jump indirect"
    },
    {
      "mnemonic": "JSR (An)",
      "bytes": 2,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Jump to subroutine"
    },
    {
      "mnemonic": "LEA (d16,An),An",
      "bytes": 4,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "address_disp",
      "flags_affected": "none",
      "notes": "Load effective address"
    },
    {
      "mnemonic": "LINK An,#d16",
      "bytes": 4,
      "cycles": 8,
      "category": "stack",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Link stack frame"
    },
    {
      "mnemonic": "LPSTOP #imm",
      "bytes": 6,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "SR",
      "notes": "Low-power stop"
    },
    {
      "mnemonic": "LSL.W Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Logical shift left"
    },
    {
      "mnemonic": "LSR.W Dn,Dn",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Logical shift right"
    },
    {
      "mnemonic": "MOVE.W Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Move word register"
    },
    {
      "mnemonic": "MOVE.L Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Move long register"
    },
    {
      "mnemonic": "MOVE.W (An),Dn",
      "bytes": 2,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZV",
      "notes": "Move word from memory"
    },
    {
      "mnemonic": "MOVE.L (An),Dn",
      "bytes": 2,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZV",
      "notes": "Move long from memory"
    },
    {
      "mnemonic": "MOVE.W Dn,(An)",
      "bytes": 2,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZV",
      "notes": "Move word to memory"
    },
    {
      "mnemonic": "MOVEA.W ea,An",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Move to address register"
    },
    {
      "mnemonic": "MOVEM.W regs,(An)",
      "bytes": 4,
      "cycles": 8,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Move multiple to memory"
    },
    {
      "mnemonic": "MOVEM.W (An),regs",
      "bytes": 4,
      "cycles": 12,
      "category": "data_transfer",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Move multiple from memory"
    },
    {
      "mnemonic": "MOVEQ #imm8,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "NZV",
      "notes": "Move quick"
    },
    {
      "mnemonic": "MULS.W ea,Dn",
      "bytes": 2,
      "cycles": 28,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Signed multiply 16x16->32"
    },
    {
      "mnemonic": "MULS.L ea,Dn",
      "bytes": 4,
      "cycles": 44,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Signed multiply 32x32->32/64"
    },
    {
      "mnemonic": "MULU.W ea,Dn",
      "bytes": 2,
      "cycles": 28,
      "category": "multiply",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Unsigned multiply 16x16->32"
    },
    {
      "mnemonic": "NEG.W Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Negate register"
    },
    {
      "mnemonic": "NOP",
      "bytes": 2,
      "cycles": 2,
      "category": "nop",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "No operation"
    },
    {
      "mnemonic": "NOT.W Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Logical complement"
    },
    {
      "mnemonic": "OR.W Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "OR register"
    },
    {
      "mnemonic": "PEA (An)",
      "bytes": 2,
      "cycles": 6,
      "category": "stack",
      "addressing_mode": "address_indirect",
      "flags_affected": "none",
      "notes": "Push effective address"
    },
    {
      "mnemonic": "RTE",
      "bytes": 2,
      "cycles": 20,
      "category": "control",
      "addressing_mode": "inherent",
      "flags_affected": "XNZVC",
      "notes": "Return from exception"
    },
    {
      "mnemonic": "RTS",
      "bytes": 2,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "Return from subroutine"
    },
    {
      "mnemonic": "Scc Dn",
      "bytes": 2,
      "cycles": 4,
      "category": "control",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Set conditionally"
    },
    {
      "mnemonic": "SUB.W Dn,Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "XNZVC",
      "notes": "Subtract register"
    },
    {
      "mnemonic": "SWAP Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "data_transfer",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Swap halves"
    },
    {
      "mnemonic": "TBLSN.W (An),Dn",
      "bytes": 4,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZ",
      "notes": "Table lookup signed"
    },
    {
      "mnemonic": "TBLUN.W (An),Dn",
      "bytes": 4,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "address_indirect",
      "flags_affected": "NZ",
      "notes": "Table lookup unsigned"
    },
    {
      "mnemonic": "TRAP #vector",
      "bytes": 2,
      "cycles": 20,
      "category": "special",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Trap exception"
    },
    {
      "mnemonic": "TST.W Dn",
      "bytes": 2,
      "cycles": 2,
      "category": "alu",
      "addressing_mode": "data_register",
      "flags_affected": "NZV",
      "notes": "Test register"
    },
    {
      "mnemonic": "UNLK An",
      "bytes": 2,
      "cycles": 6,
      "category": "stack",
      "addressing_mode": "data_register",
      "flags_affected": "none",
      "notes": "Unlink stack frame"
    },
    {
      "mnemonic": "SCC_INIT",
      "bytes": 2,
      "cycles": 8,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Initialize SCC channel (QUICC CPM)"
    },
    {
      "mnemonic": "SCC_TX",
      "bytes": 1,
      "cycles": 4,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "SCC transmit (buffer descriptor)"
    },
    {
      "mnemonic": "SCC_RX",
      "bytes": 1,
      "cycles": 4,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "SCC receive (buffer descriptor)"
    },
    {
      "mnemonic": "SMC_TX",
      "bytes": 1,
      "cycles": 4,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "SMC transmit (serial management channel)"
    },
    {
      "mnemonic": "SMC_RX",
      "bytes": 1,
      "cycles": 4,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "SMC receive"
    },
    {
      "mnemonic": "SPI_XFER",
      "bytes": 1,
      "cycles": 8,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "SPI transfer (clock-dependent)"
    },
    {
      "mnemonic": "CP_CMD",
      "bytes": 2,
      "cycles": 6,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "CPM command to RISC controller"
    },
    {
      "mnemonic": "SDMA_TRANSFER",
      "bytes": 2,
      "cycles": 4,
      "category": "io",
      "addressing_mode": "inherent",
      "flags_affected": "none",
      "notes": "SDMA channel transfer cycle"
    },
    {
      "mnemonic": "TIMER_READ",
      "bytes": 2,
      "cycles": 4,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Read timer register"
    }
  ]
}
