<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREMACFILTER</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.207</version><fileSets><fileSet fileSetId="DESIGNER_FILESET"><file fileid="0"><name>constraints\CoreMACFilter_designer.sdc</name><userFileType>SDC</userFileType></file></fileSet><fileSet fileSetId="SYNPLIFY_SYNTHESIS_FILESET"><file fileid="1"><name>constraints\CoreMACFilter_synplicity.sdc</name><userFileType>SDC</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>rtl\vlog\core\msgmii_cnvrxi_fltr.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\core\msgmii_cnvrxo_fltr.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>rtl\vlog\core\pecrc.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>rtl\vlog\core\perex_pcs_fltr.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>rtl\vlog\core\perex_pma_fltr.v</name><fileType>verilogSource</fileType></file><file fileid="7"><name>rtl\vlog\core\perfn_top_fltr.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>rtl\vlog\core\r10b8b.v</name><fileType>verilogSource</fileType></file><file fileid="9"><name>rtl\vlog\core\si_sal_fltr.v</name><fileType>verilogSource</fileType></file><file fileid="10"><name>rtl\vlog\core\sib_sync_2flp.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl\vlog\core\sib_sync_pulse.v</name><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl\vlog\core\tsm_sysreg_fltr.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>DESIGNER_FILESET</fileSetRef><name>DESIGNER</name></view><view><fileSetRef>SYNPLIFY_SYNTHESIS_FILESET</fileSetRef><name>SYNTHESIS</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>