;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD 10, 9
	SUB 300, 90
	SUB 300, 90
	ADD #270, <0
	ADD 240, 60
	DJN <-127, 100
	SUB -7, <-120
	SUB #0, <0
	CMP -207, <-120
	SPL 10, 9
	SPL 10, 9
	MOV -4, <-20
	SUB -207, <-420
	DJN 0, 2
	SUB @-127, 100
	MOV -4, <-20
	SPL 10, 9
	MOV -1, <-20
	ADD 10, 9
	SLT 20, @12
	SPL 0, #209
	SUB -207, <-120
	SPL 0, #209
	SUB -207, <-120
	SUB @-127, 100
	SLT 270, 60
	SUB 12, @10
	JMP 0, -2
	SPL 0, #2
	DJN 0, -2
	JMP 10, 9
	ADD 270, 60
	ADD 10, 9
	SLT 208, 41
	SPL 0, -2
	SUB -7, <-120
	SLT 12, @10
	ADD @130, 9
	JMP @72, #200
	SUB @0, @2
	SUB @-127, 100
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	JMP @72, #200
	JMP @72, #200
