                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module __stdc_count_leading_zeros
                                      6 	.optsdcc -mmcs51 --model-small
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl ___stdc_count_leading_zeros_PARM_2
                                     12 	.globl ___stdc_count_leading_zeros
                                     13 ;--------------------------------------------------------
                                     14 ; special function registers
                                     15 ;--------------------------------------------------------
                                     16 	.area RSEG    (ABS,DATA)
      000000                         17 	.org 0x0000
                                     18 ;--------------------------------------------------------
                                     19 ; special function bits
                                     20 ;--------------------------------------------------------
                                     21 	.area RSEG    (ABS,DATA)
      000000                         22 	.org 0x0000
                                     23 ;--------------------------------------------------------
                                     24 ; overlayable register banks
                                     25 ;--------------------------------------------------------
                                     26 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         27 	.ds 8
                                     28 ;--------------------------------------------------------
                                     29 ; internal ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area DSEG    (DATA)
                                     32 ;--------------------------------------------------------
                                     33 ; overlayable items in internal ram
                                     34 ;--------------------------------------------------------
                                     35 	.area	OSEG    (OVR,DATA)
      000000                         36 ___stdc_count_leading_zeros_PARM_2:
      000000                         37 	.ds 1
      000001                         38 ___stdc_count_leading_zeros_value_65536_8:
      000001                         39 	.ds 8
      000009                         40 ___stdc_count_leading_zeros_i_131072_10:
      000009                         41 	.ds 1
      00000A                         42 ___stdc_count_leading_zeros_sloc0_1_0:
      00000A                         43 	.ds 1
                                     44 ;--------------------------------------------------------
                                     45 ; indirectly addressable internal ram data
                                     46 ;--------------------------------------------------------
                                     47 	.area ISEG    (DATA)
                                     48 ;--------------------------------------------------------
                                     49 ; absolute internal ram data
                                     50 ;--------------------------------------------------------
                                     51 	.area IABS    (ABS,DATA)
                                     52 	.area IABS    (ABS,DATA)
                                     53 ;--------------------------------------------------------
                                     54 ; bit data
                                     55 ;--------------------------------------------------------
                                     56 	.area BSEG    (BIT)
                                     57 ;--------------------------------------------------------
                                     58 ; paged external ram data
                                     59 ;--------------------------------------------------------
                                     60 	.area PSEG    (PAG,XDATA)
                                     61 ;--------------------------------------------------------
                                     62 ; uninitialized external ram data
                                     63 ;--------------------------------------------------------
                                     64 	.area XSEG    (XDATA)
                                     65 ;--------------------------------------------------------
                                     66 ; absolute external ram data
                                     67 ;--------------------------------------------------------
                                     68 	.area XABS    (ABS,XDATA)
                                     69 ;--------------------------------------------------------
                                     70 ; initialized external ram data
                                     71 ;--------------------------------------------------------
                                     72 	.area XISEG   (XDATA)
                                     73 	.area HOME    (CODE)
                                     74 	.area GSINIT0 (CODE)
                                     75 	.area GSINIT1 (CODE)
                                     76 	.area GSINIT2 (CODE)
                                     77 	.area GSINIT3 (CODE)
                                     78 	.area GSINIT4 (CODE)
                                     79 	.area GSINIT5 (CODE)
                                     80 	.area GSINIT  (CODE)
                                     81 	.area GSFINAL (CODE)
                                     82 	.area CSEG    (CODE)
                                     83 ;--------------------------------------------------------
                                     84 ; global & static initialisations
                                     85 ;--------------------------------------------------------
                                     86 	.area HOME    (CODE)
                                     87 	.area GSINIT  (CODE)
                                     88 	.area GSFINAL (CODE)
                                     89 	.area GSINIT  (CODE)
                                     90 ;--------------------------------------------------------
                                     91 ; Home
                                     92 ;--------------------------------------------------------
                                     93 	.area HOME    (CODE)
                                     94 	.area HOME    (CODE)
                                     95 ;--------------------------------------------------------
                                     96 ; code
                                     97 ;--------------------------------------------------------
                                     98 	.area CSEG    (CODE)
                                     99 ;------------------------------------------------------------
                                    100 ;Allocation info for local variables in function '__stdc_count_leading_zeros'
                                    101 ;------------------------------------------------------------
                                    102 ;width                     Allocated with name '___stdc_count_leading_zeros_PARM_2'
                                    103 ;value                     Allocated with name '___stdc_count_leading_zeros_value_65536_8'
                                    104 ;i                         Allocated with name '___stdc_count_leading_zeros_i_131072_10'
                                    105 ;sloc0                     Allocated with name '___stdc_count_leading_zeros_sloc0_1_0'
                                    106 ;------------------------------------------------------------
                                    107 ;	__stdc_count_leading_zeros.c:36: int_fast8_t __stdc_count_leading_zeros(unsigned long long value, uint_fast8_t width)
                                    108 ;	-----------------------------------------
                                    109 ;	 function __stdc_count_leading_zeros
                                    110 ;	-----------------------------------------
      000000                        111 ___stdc_count_leading_zeros:
                           000007   112 	ar7 = 0x07
                           000006   113 	ar6 = 0x06
                           000005   114 	ar5 = 0x05
                           000004   115 	ar4 = 0x04
                           000003   116 	ar3 = 0x03
                           000002   117 	ar2 = 0x02
                           000001   118 	ar1 = 0x01
                           000000   119 	ar0 = 0x00
      000000 85 82*01         [24]  120 	mov	___stdc_count_leading_zeros_value_65536_8,dpl
      000003 85 83*02         [24]  121 	mov	(___stdc_count_leading_zeros_value_65536_8 + 1),dph
      000006 85 F0*03         [24]  122 	mov	(___stdc_count_leading_zeros_value_65536_8 + 2),b
      000009 F5*04            [12]  123 	mov	(___stdc_count_leading_zeros_value_65536_8 + 3),a
      00000B 8C*05            [24]  124 	mov	(___stdc_count_leading_zeros_value_65536_8 + 4),r4
      00000D 8D*06            [24]  125 	mov	(___stdc_count_leading_zeros_value_65536_8 + 5),r5
      00000F 8E*07            [24]  126 	mov	(___stdc_count_leading_zeros_value_65536_8 + 6),r6
      000011 8F*08            [24]  127 	mov	(___stdc_count_leading_zeros_value_65536_8 + 7),r7
                                    128 ;	__stdc_count_leading_zeros.c:38: for(int_fast8_t i = width - 1; i >= 0; i--)
      000013 E5*00            [12]  129 	mov	a,___stdc_count_leading_zeros_PARM_2
      000015 FF               [12]  130 	mov	r7,a
      000016 14               [12]  131 	dec	a
      000017 F5*09            [12]  132 	mov	___stdc_count_leading_zeros_i_131072_10,a
      000019 85*09*0A         [24]  133 	mov	___stdc_count_leading_zeros_sloc0_1_0,___stdc_count_leading_zeros_i_131072_10
      00001C                        134 00105$:
      00001C E5*0A            [12]  135 	mov	a,___stdc_count_leading_zeros_sloc0_1_0
      00001E 20 E7 70         [24]  136 	jb	acc.7,00103$
                                    137 ;	__stdc_count_leading_zeros.c:39: if(value & (1ull << i))
      000021 C0 07            [24]  138 	push	ar7
      000023 AC*0A            [24]  139 	mov	r4,___stdc_count_leading_zeros_sloc0_1_0
      000025 8C F0            [24]  140 	mov	b,r4
      000027 05 F0            [12]  141 	inc	b
      000029 78 01            [12]  142 	mov	r0,#0x01
      00002B 79 00            [12]  143 	mov	r1,#0x00
      00002D 7A 00            [12]  144 	mov	r2,#0x00
      00002F 7B 00            [12]  145 	mov	r3,#0x00
      000031 7C 00            [12]  146 	mov	r4,#0x00
      000033 7D 00            [12]  147 	mov	r5,#0x00
      000035 7E 00            [12]  148 	mov	r6,#0x00
      000037 7F 00            [12]  149 	mov	r7,#0x00
      000039 80 18            [24]  150 	sjmp	00123$
      00003B                        151 00122$:
      00003B E8               [12]  152 	mov	a,r0
      00003C 28               [12]  153 	add	a,r0
      00003D F8               [12]  154 	mov	r0,a
      00003E E9               [12]  155 	mov	a,r1
      00003F 33               [12]  156 	rlc	a
      000040 F9               [12]  157 	mov	r1,a
      000041 EA               [12]  158 	mov	a,r2
      000042 33               [12]  159 	rlc	a
      000043 FA               [12]  160 	mov	r2,a
      000044 EB               [12]  161 	mov	a,r3
      000045 33               [12]  162 	rlc	a
      000046 FB               [12]  163 	mov	r3,a
      000047 EC               [12]  164 	mov	a,r4
      000048 33               [12]  165 	rlc	a
      000049 FC               [12]  166 	mov	r4,a
      00004A ED               [12]  167 	mov	a,r5
      00004B 33               [12]  168 	rlc	a
      00004C FD               [12]  169 	mov	r5,a
      00004D EE               [12]  170 	mov	a,r6
      00004E 33               [12]  171 	rlc	a
      00004F FE               [12]  172 	mov	r6,a
      000050 EF               [12]  173 	mov	a,r7
      000051 33               [12]  174 	rlc	a
      000052 FF               [12]  175 	mov	r7,a
      000053                        176 00123$:
      000053 D5 F0 E5         [24]  177 	djnz	b,00122$
      000056 E5*01            [12]  178 	mov	a,___stdc_count_leading_zeros_value_65536_8
      000058 52 00            [12]  179 	anl	ar0,a
      00005A E5*02            [12]  180 	mov	a,(___stdc_count_leading_zeros_value_65536_8 + 1)
      00005C 52 01            [12]  181 	anl	ar1,a
      00005E E5*03            [12]  182 	mov	a,(___stdc_count_leading_zeros_value_65536_8 + 2)
      000060 52 02            [12]  183 	anl	ar2,a
      000062 E5*04            [12]  184 	mov	a,(___stdc_count_leading_zeros_value_65536_8 + 3)
      000064 52 03            [12]  185 	anl	ar3,a
      000066 E5*05            [12]  186 	mov	a,(___stdc_count_leading_zeros_value_65536_8 + 4)
      000068 52 04            [12]  187 	anl	ar4,a
      00006A E5*06            [12]  188 	mov	a,(___stdc_count_leading_zeros_value_65536_8 + 5)
      00006C 52 05            [12]  189 	anl	ar5,a
      00006E E5*07            [12]  190 	mov	a,(___stdc_count_leading_zeros_value_65536_8 + 6)
      000070 52 06            [12]  191 	anl	ar6,a
      000072 E5*08            [12]  192 	mov	a,(___stdc_count_leading_zeros_value_65536_8 + 7)
      000074 52 07            [12]  193 	anl	ar7,a
      000076 E8               [12]  194 	mov	a,r0
      000077 49               [12]  195 	orl	a,r1
      000078 4A               [12]  196 	orl	a,r2
      000079 4B               [12]  197 	orl	a,r3
      00007A 4C               [12]  198 	orl	a,r4
      00007B 4D               [12]  199 	orl	a,r5
      00007C 4E               [12]  200 	orl	a,r6
      00007D 4F               [12]  201 	orl	a,r7
      00007E D0 07            [24]  202 	pop	ar7
      000080 60 08            [24]  203 	jz	00106$
                                    204 ;	__stdc_count_leading_zeros.c:40: return (width - i - 1);
      000082 EF               [12]  205 	mov	a,r7
      000083 C3               [12]  206 	clr	c
      000084 95*09            [12]  207 	subb	a,___stdc_count_leading_zeros_i_131072_10
      000086 14               [12]  208 	dec	a
      000087 F5 82            [12]  209 	mov	dpl,a
      000089 22               [24]  210 	ret
      00008A                        211 00106$:
                                    212 ;	__stdc_count_leading_zeros.c:38: for(int_fast8_t i = width - 1; i >= 0; i--)
      00008A 15*0A            [12]  213 	dec	___stdc_count_leading_zeros_sloc0_1_0
      00008C 85*0A*09         [24]  214 	mov	___stdc_count_leading_zeros_i_131072_10,___stdc_count_leading_zeros_sloc0_1_0
      00008F 80 8B            [24]  215 	sjmp	00105$
      000091                        216 00103$:
                                    217 ;	__stdc_count_leading_zeros.c:41: return width;
      000091 85*00 82         [24]  218 	mov	dpl,___stdc_count_leading_zeros_PARM_2
                                    219 ;	__stdc_count_leading_zeros.c:42: }
      000094 22               [24]  220 	ret
                                    221 	.area CSEG    (CODE)
                                    222 	.area CONST   (CODE)
                                    223 	.area XINIT   (CODE)
                                    224 	.area CABS    (ABS,CODE)
