[{"DBLP title": "Embedded system and application aware design of deregulated energy delivery systems.", "DBLP authors": ["Xuejing He", "Robert P. Dick", "Russ Joseph"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324537", "OA papers": [{"PaperId": "https://openalex.org/W4240131404", "PaperTitle": "Embedded system and application aware design of deregulated energy delivery systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Xuejing He", "Robert P. Dick", "Russ Joseph"]}]}, {"DBLP title": "Optimizing mobile display brightness by leveraging human visual perception.", "DBLP authors": ["Matthew Schuchhardt", "Susmit Jha", "Raid Ayoub", "Michael Kishinevsky", "Gokhan Memik"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324538", "OA papers": [{"PaperId": "https://openalex.org/W4229577721", "PaperTitle": "Optimizing mobile display brightness by leveraging human visual perception", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Matthew Schuchhardt", "Susmit Jha", "Raid Ayoub", "Michael Kishinevsky", "Gokhan Memik"]}]}, {"DBLP title": "QuadSeal: Quadruple algorithmic symmetrizing countermeasure against power based side-channel attacks.", "DBLP authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Jude Angelo Ambrose", "Roshan G. Ragel", "Sri Parameswaran"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324539", "OA papers": [{"PaperId": "https://openalex.org/W4246519515", "PaperTitle": "QuadSeal: Quadruple algorithmic symmetrizing countermeasure against power based side-channel attacks", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Jude Angelo Ambrose", "Roshan Ragel", "Sri Parameswaran"]}]}, {"DBLP title": "Evaluating and exploiting impacts of dynamic power management schemes on system reliability.", "DBLP authors": ["Liangzhen Lai", "Vikas Chandra", "Puneet Gupta"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324544", "OA papers": [{"PaperId": "https://openalex.org/W4245698564", "PaperTitle": "Evaluating and exploiting impacts of dynamic power management schemes on system reliability", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Liangzhen Lai", "Vikas Chandra", "Puneet Gupta"]}]}, {"DBLP title": "Exploiting cache conflicts to reduce radiation sensitivity of operating systems on embedded systems.", "DBLP authors": ["Thiago Santini", "Paolo Rech", "Luigi Carro", "Fl\u00e1vio Rech Wagner"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324545", "OA papers": [{"PaperId": "https://openalex.org/W4236268500", "PaperTitle": "Exploiting cache conflicts to reduce radiation sensitivity of operating systems on embedded systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Rio Grande and Rio Grande Community College": 1.3333333333333333, "Institute of Informatics": 1.3333333333333333, "Federal University of Rio Grande do Sul": 1.3333333333333333}, "Authors": ["Thiago Santini", "Paolo Rech", "Luigi Carro", "Fl\u00e1vio Rech Wagner"]}]}, {"DBLP title": "Optimization of multi-channel BCH error decoding for common cases.", "DBLP authors": ["Russ Dill", "Aviral Shrivastava", "Hyunok Oh"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324546", "OA papers": [{"PaperId": "https://openalex.org/W4241050302", "PaperTitle": "Optimization of multi-channel BCH error decoding for common cases", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["R. Dill", "Aviral Shrivastava", "Hyunok Oh"]}]}, {"DBLP title": "PAC: Program Analysis for Approximation-aware Compilation.", "DBLP authors": ["Pooja Roy", "Jianxing Wang", "Weng-Fai Wong"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324547", "OA papers": [{"PaperId": "https://openalex.org/W4247432570", "PaperTitle": "PAC: Program Analysis for Approximation-aware Compilation", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Pooja Roy", "Jianxing Wang", "Weng-Fai Wong"]}]}, {"DBLP title": "Approximation-aware Multi-Level Cells STT-RAM cache architecture.", "DBLP authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324548", "OA papers": [{"PaperId": "https://openalex.org/W4236638837", "PaperTitle": "Approximation-aware Multi-Level Cells STT-RAM cache architecture", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "Jorg Henkel"]}]}, {"DBLP title": "Quality-aware data allocation in approximate DRAM?", "DBLP authors": ["Arnab Raha", "Hrishikesh Jayakumar", "Soubhagya Sutar", "Vijay Raghunathan"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324549", "OA papers": [{"PaperId": "https://openalex.org/W4252874685", "PaperTitle": "Quality-aware data allocation in approximate DRAM", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Arnab Raha", "Hrishikesh Jayakumar", "Soubhagya Sutar", "Vijay Raghunathan"]}]}, {"DBLP title": "Vector-aware register allocation for GPU shader processors.", "DBLP authors": ["Yi-Ping You", "Szu-Chieh Chen"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324550", "OA papers": [{"PaperId": "https://openalex.org/W4250855327", "PaperTitle": "Vector-aware register allocation for GPU shader processors", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Yi-Ping You", "Szu-Chieh Chen"]}]}, {"DBLP title": "A sparse matrix vector multiply accelerator for support vector machine.", "DBLP authors": ["Eriko Nurvitadhi", "Asit K. Mishra", "Debbie Marr"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324551", "OA papers": [{"PaperId": "https://openalex.org/W4232624858", "PaperTitle": "A sparse matrix vector multiply accelerator for support vector machine", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Eriko Nurvitadhi", "Asit K. Mishra", "Debbie Marr"]}]}, {"DBLP title": "Saving memory movements through vector processing in the DRAM.", "DBLP authors": ["Marco A. Z. Alves", "Paulo C. Santos", "Francis B. Moreira", "Matthias Diener", "Luigi Carro"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324552", "OA papers": [{"PaperId": "https://openalex.org/W4237471389", "PaperTitle": "Saving memory movements through vector processing in the DRAM", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Marco G. Alves", "Paulo S\u00e9rgio da Silva Santos", "Francis B. Moreira", "Matthias Diener", "Luigi Carro"]}]}, {"DBLP title": "Efficient SAT-based application mapping and scheduling on multiprocessor systems for throughput maximization.", "DBLP authors": ["Weichen Liu", "Zonghua Gu", "Yaoyao Ye"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324553", "OA papers": [{"PaperId": "https://openalex.org/W4238421456", "PaperTitle": "Efficient SAT-based application mapping and scheduling on multiprocessor systems for throughput maximization", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Weichen Liu", "Zonghua Gu", "None Tian Ye"]}]}, {"DBLP title": "NUVA: Architectural support for runtime verification of parametric specifications over multicores.", "DBLP authors": ["Ahmed Nassar", "Fadi J. Kurdahi", "Wael M. Elsharkasy"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324554", "OA papers": [{"PaperId": "https://openalex.org/W4255793837", "PaperTitle": "NUVA: Architectural support for runtime verification of parametric specifications over multicores", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Ahmed Nassar", "Fadi J. Kurdahi", "Wael M. Elsharkasy"]}]}, {"DBLP title": "High performance and energy efficient wireless NoC-enabled multicore architectures for graph analytics.", "DBLP authors": ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324555", "OA papers": [{"PaperId": "https://openalex.org/W4252610992", "PaperTitle": "High performance and energy efficient wireless NoC-enabled multicore architectures for graph analytics", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"]}]}, {"DBLP title": "Timing characterization of OpenMP4 tasking model.", "DBLP authors": ["Maria A. Serrano", "Alessandra Melani", "Roberto Vargas", "Andrea Marongiu", "Marko Bertogna", "Eduardo Qui\u00f1ones"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324556", "OA papers": [{"PaperId": "https://openalex.org/W4231383420", "PaperTitle": "Timing characterization of OpenMP4 tasking model", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {}, "Authors": ["Maria A. Serrano", "Alessandra Melani", "Roberto Vargas", "Andrea Marongiu", "Marko Bertogna", "Eduardo Quinones"]}]}, {"DBLP title": "Scheduling instruction effects for a statically pipelined processor.", "DBLP authors": ["B. Davis", "Ryan Baird", "Peter Gavin", "Magnus Sj\u00e4lander", "Ian Finlayson", "F. Rasapour", "G. Cook", "Gang-Ryung Uh", "David B. Whalley", "Gary S. Tyson"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324557", "OA papers": [{"PaperId": "https://openalex.org/W4253310681", "PaperTitle": "Scheduling instruction effects for a statically pipelined processor", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Brian J. Davis", "Roger N. Baird", "Patrick R. Gavin", "Magnus Sj\u00e4lander", "Ian Finlayson", "Farhad Rasapour", "Gordon Cook", "Gang-Ryung Uh", "Diane Whalley", "Gary Tyson"]}]}, {"DBLP title": "Reducing shift penalty in Domain Wall Memory through register locality.", "DBLP authors": ["Ehsan Atoofian"], "year": 2015, "doi": "https://doi.org/10.1109/CASES.2015.7324558", "OA papers": [{"PaperId": "https://openalex.org/W4249436712", "PaperTitle": "Reducing shift penalty in Domain Wall Memory through register locality", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Ehsan Atoofian"]}]}]