
# Efinity Interface Configuration
# Version: 2023.2.307.5.10
# Date: 2024-11-11 18:32

# Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

# [required | optional] (input|output|clkout), x, y, z, __bypass__|[~|!]<clock>, [[~|!]<pin_name>] | __vcc__ | __gnd__
clkout, 130, 28, -1, Axi0Clk
clkout, 84, 0, -1, clk_cmos
clkout, 80, 0, -1, cmos_pclk
clkout, 81, 0, -1, cmos_pclk
clkout, 92, 0, -1, cmos_pclk
clkout, 93, 0, -1, cmos_pclk
clkout, 98, 0, -1, cmos_pclk
clkout, 99, 0, -1, cmos_pclk
clkout, 104, 0, -1, cmos_pclk
clkout, 105, 0, -1, cmos_pclk
clkout, 110, 0, -1, cmos_pclk
clkout, 111, 0, -1, cmos_pclk
clkout, 43, 0, -1, hdmi_clk2x_i
clkout, 49, 0, -1, hdmi_clk2x_i
clkout, 55, 0, -1, hdmi_clk2x_i
clkout, 61, 0, -1, hdmi_clk2x_i
clkout, 42, 0, -1, hdmi_clk5x_i
clkout, 48, 0, -1, hdmi_clk5x_i
clkout, 54, 0, -1, hdmi_clk5x_i
clkout, 60, 0, -1, hdmi_clk5x_i
clkout, 130, 328, -1, mipi_clkcal_i
clkout, 130, 419, -1, mipi_clkcal_i
clkout, 130, 330, -1, mipi_pixclk_i
clkout, 130, 421, -1, mipi_pixclk_i
clkout, 12, 0, -1, tx_fastclk
clkout, 18, 0, -1, tx_fastclk
clkout, 24, 0, -1, tx_fastclk
clkout, 30, 0, -1, tx_fastclk
clkout, 36, 0, -1, tx_fastclk
clkout, 3, 0, -1, tx_slowclk
clkout, 13, 0, -1, tx_slowclk
clkout, 19, 0, -1, tx_slowclk
clkout, 25, 0, -1, tx_slowclk
clkout, 31, 0, -1, tx_slowclk
clkout, 37, 0, -1, tx_slowclk
clkout, 124, 0, -1, tx_slowclk
input, 130, 238, 1, __bypass__, Axi0Clk
optional input, 130, 481, 1, __bypass__, AxiPllClkIn
input, 130, 243, 1, __bypass__, clk_cmos
input, 114, 0, 1, __bypass__, cmos_ctl0_i
output, 112, 0, 0, __bypass__, cmos_ctl0_o
output, 113, 0, 2, __bypass__, cmos_ctl0_oe
input, 115, 0, 1, __bypass__, cmos_ctl1_i
output, 113, 0, 0, __bypass__, cmos_ctl1_o
output, 114, 0, 0, __bypass__, cmos_ctl1_oe
input, 120, 0, 1, __bypass__, cmos_ctl2_i
output, 118, 0, 0, __bypass__, cmos_ctl2_o
output, 119, 0, 2, __bypass__, cmos_ctl2_oe
input, 121, 0, 1, __bypass__, cmos_ctl3_i
output, 119, 0, 0, __bypass__, cmos_ctl3_o
output, 120, 0, 0, __bypass__, cmos_ctl3_oe
input, 109, 0, 1, __bypass__, cmos_data[0]
input, 108, 0, 1, __bypass__, cmos_data[1]
input, 103, 0, 1, __bypass__, cmos_data[2]
input, 102, 0, 1, __bypass__, cmos_data[3]
input, 97, 0, 1, __bypass__, cmos_data[4]
input, 96, 0, 1, __bypass__, cmos_data[5]
input, 91, 0, 1, __bypass__, cmos_data[6]
input, 90, 0, 1, __bypass__, cmos_data[7]
input, 79, 0, 1, __bypass__, cmos_href
input, 0, 238, 1, __bypass__, cmos_pclk
output, 70, 0, 0, __bypass__, cmos_sclk
input, 73, 0, 1, __bypass__, cmos_sdat_IN
output, 72, 0, 0, __bypass__, cmos_sdat_OE
output, 71, 0, 0, __bypass__, cmos_sdat_OUT
input, 78, 0, 1, __bypass__, cmos_vsync
output, 130, 99, 0, __bypass__, DdrCtrl_AADDR_0[0]
output, 130, 100, 0, __bypass__, DdrCtrl_AADDR_0[1]
output, 130, 101, 0, __bypass__, DdrCtrl_AADDR_0[2]
output, 130, 102, 0, __bypass__, DdrCtrl_AADDR_0[3]
output, 130, 103, 0, __bypass__, DdrCtrl_AADDR_0[4]
output, 130, 104, 0, __bypass__, DdrCtrl_AADDR_0[5]
output, 130, 105, 0, __bypass__, DdrCtrl_AADDR_0[6]
output, 130, 106, 0, __bypass__, DdrCtrl_AADDR_0[7]
output, 130, 107, 0, __bypass__, DdrCtrl_AADDR_0[8]
output, 130, 108, 0, __bypass__, DdrCtrl_AADDR_0[9]
output, 130, 109, 0, __bypass__, DdrCtrl_AADDR_0[10]
output, 130, 110, 0, __bypass__, DdrCtrl_AADDR_0[11]
output, 130, 111, 0, __bypass__, DdrCtrl_AADDR_0[12]
output, 130, 112, 0, __bypass__, DdrCtrl_AADDR_0[13]
output, 130, 113, 0, __bypass__, DdrCtrl_AADDR_0[14]
output, 130, 114, 0, __bypass__, DdrCtrl_AADDR_0[15]
output, 130, 115, 0, __bypass__, DdrCtrl_AADDR_0[16]
output, 130, 116, 0, __bypass__, DdrCtrl_AADDR_0[17]
output, 130, 117, 0, __bypass__, DdrCtrl_AADDR_0[18]
output, 130, 118, 0, __bypass__, DdrCtrl_AADDR_0[19]
output, 130, 119, 0, __bypass__, DdrCtrl_AADDR_0[20]
output, 130, 120, 0, __bypass__, DdrCtrl_AADDR_0[21]
output, 130, 121, 0, __bypass__, DdrCtrl_AADDR_0[22]
output, 130, 122, 0, __bypass__, DdrCtrl_AADDR_0[23]
output, 130, 123, 0, __bypass__, DdrCtrl_AADDR_0[24]
output, 130, 124, 0, __bypass__, DdrCtrl_AADDR_0[25]
output, 130, 125, 0, __bypass__, DdrCtrl_AADDR_0[26]
output, 130, 126, 0, __bypass__, DdrCtrl_AADDR_0[27]
output, 130, 127, 0, __bypass__, DdrCtrl_AADDR_0[28]
output, 130, 128, 0, __bypass__, DdrCtrl_AADDR_0[29]
output, 130, 129, 0, __bypass__, DdrCtrl_AADDR_0[30]
output, 130, 130, 0, __bypass__, DdrCtrl_AADDR_0[31]
output, 130, 82, 0, __bypass__, DdrCtrl_ABURST_0[0]
output, 130, 83, 0, __bypass__, DdrCtrl_ABURST_0[1]
output, 130, 74, 0, __bypass__, DdrCtrl_AID_0[0]
output, 130, 75, 0, __bypass__, DdrCtrl_AID_0[1]
output, 130, 76, 0, __bypass__, DdrCtrl_AID_0[2]
output, 130, 77, 0, __bypass__, DdrCtrl_AID_0[3]
output, 130, 78, 0, __bypass__, DdrCtrl_AID_0[4]
output, 130, 79, 0, __bypass__, DdrCtrl_AID_0[5]
output, 130, 80, 0, __bypass__, DdrCtrl_AID_0[6]
output, 130, 81, 0, __bypass__, DdrCtrl_AID_0[7]
output, 130, 86, 0, __bypass__, DdrCtrl_ALEN_0[0]
output, 130, 87, 0, __bypass__, DdrCtrl_ALEN_0[1]
output, 130, 88, 0, __bypass__, DdrCtrl_ALEN_0[2]
output, 130, 89, 0, __bypass__, DdrCtrl_ALEN_0[3]
output, 130, 90, 0, __bypass__, DdrCtrl_ALEN_0[4]
output, 130, 91, 0, __bypass__, DdrCtrl_ALEN_0[5]
output, 130, 92, 0, __bypass__, DdrCtrl_ALEN_0[6]
output, 130, 93, 0, __bypass__, DdrCtrl_ALEN_0[7]
output, 130, 84, 0, __bypass__, DdrCtrl_ALOCK_0[0]
output, 130, 85, 0, __bypass__, DdrCtrl_ALOCK_0[1]
input, 130, 86, 1, __bypass__, DdrCtrl_AREADY_0
output, 130, 94, 0, __bypass__, DdrCtrl_ASIZE_0[0]
output, 130, 95, 0, __bypass__, DdrCtrl_ASIZE_0[1]
output, 130, 96, 0, __bypass__, DdrCtrl_ASIZE_0[2]
output, 130, 97, 0, __bypass__, DdrCtrl_ATYPE_0
output, 130, 98, 0, __bypass__, DdrCtrl_AVALID_0
input, 130, 74, 1, __bypass__, DdrCtrl_BID_0[0]
input, 130, 75, 1, __bypass__, DdrCtrl_BID_0[1]
input, 130, 76, 1, __bypass__, DdrCtrl_BID_0[2]
input, 130, 77, 1, __bypass__, DdrCtrl_BID_0[3]
input, 130, 78, 1, __bypass__, DdrCtrl_BID_0[4]
input, 130, 79, 1, __bypass__, DdrCtrl_BID_0[5]
input, 130, 80, 1, __bypass__, DdrCtrl_BID_0[6]
input, 130, 81, 1, __bypass__, DdrCtrl_BID_0[7]
output, 130, 70, 0, __bypass__, DdrCtrl_BREADY_0
input, 130, 84, 1, __bypass__, DdrCtrl_BVALID_0
required output, 130, 183, 0, __bypass__, DdrCtrl_CFG_SEQ_RST
required output, 130, 182, 0, __bypass__, DdrCtrl_CFG_SEQ_START
input, 130, 12, 3, __bypass__, DdrCtrl_RDATA_0[0]
input, 130, 13, 3, __bypass__, DdrCtrl_RDATA_0[1]
input, 130, 14, 3, __bypass__, DdrCtrl_RDATA_0[2]
input, 130, 15, 3, __bypass__, DdrCtrl_RDATA_0[3]
input, 130, 16, 3, __bypass__, DdrCtrl_RDATA_0[4]
input, 130, 17, 3, __bypass__, DdrCtrl_RDATA_0[5]
input, 130, 18, 3, __bypass__, DdrCtrl_RDATA_0[6]
input, 130, 19, 3, __bypass__, DdrCtrl_RDATA_0[7]
input, 130, 20, 3, __bypass__, DdrCtrl_RDATA_0[8]
input, 130, 21, 3, __bypass__, DdrCtrl_RDATA_0[9]
input, 130, 22, 3, __bypass__, DdrCtrl_RDATA_0[10]
input, 130, 23, 3, __bypass__, DdrCtrl_RDATA_0[11]
input, 130, 24, 3, __bypass__, DdrCtrl_RDATA_0[12]
input, 130, 25, 3, __bypass__, DdrCtrl_RDATA_0[13]
input, 130, 26, 3, __bypass__, DdrCtrl_RDATA_0[14]
input, 130, 27, 3, __bypass__, DdrCtrl_RDATA_0[15]
input, 130, 28, 3, __bypass__, DdrCtrl_RDATA_0[16]
input, 130, 29, 3, __bypass__, DdrCtrl_RDATA_0[17]
input, 130, 30, 3, __bypass__, DdrCtrl_RDATA_0[18]
input, 130, 31, 3, __bypass__, DdrCtrl_RDATA_0[19]
input, 130, 32, 1, __bypass__, DdrCtrl_RDATA_0[20]
input, 130, 32, 3, __bypass__, DdrCtrl_RDATA_0[21]
input, 130, 33, 1, __bypass__, DdrCtrl_RDATA_0[22]
input, 130, 33, 3, __bypass__, DdrCtrl_RDATA_0[23]
input, 130, 34, 1, __bypass__, DdrCtrl_RDATA_0[24]
input, 130, 34, 3, __bypass__, DdrCtrl_RDATA_0[25]
input, 130, 35, 1, __bypass__, DdrCtrl_RDATA_0[26]
input, 130, 35, 3, __bypass__, DdrCtrl_RDATA_0[27]
input, 130, 36, 1, __bypass__, DdrCtrl_RDATA_0[28]
input, 130, 36, 3, __bypass__, DdrCtrl_RDATA_0[29]
input, 130, 37, 1, __bypass__, DdrCtrl_RDATA_0[30]
input, 130, 37, 3, __bypass__, DdrCtrl_RDATA_0[31]
input, 130, 38, 1, __bypass__, DdrCtrl_RDATA_0[32]
input, 130, 38, 3, __bypass__, DdrCtrl_RDATA_0[33]
input, 130, 39, 1, __bypass__, DdrCtrl_RDATA_0[34]
input, 130, 39, 3, __bypass__, DdrCtrl_RDATA_0[35]
input, 130, 40, 1, __bypass__, DdrCtrl_RDATA_0[36]
input, 130, 40, 3, __bypass__, DdrCtrl_RDATA_0[37]
input, 130, 41, 1, __bypass__, DdrCtrl_RDATA_0[38]
input, 130, 41, 3, __bypass__, DdrCtrl_RDATA_0[39]
input, 130, 42, 1, __bypass__, DdrCtrl_RDATA_0[40]
input, 130, 42, 3, __bypass__, DdrCtrl_RDATA_0[41]
input, 130, 43, 1, __bypass__, DdrCtrl_RDATA_0[42]
input, 130, 43, 3, __bypass__, DdrCtrl_RDATA_0[43]
input, 130, 44, 1, __bypass__, DdrCtrl_RDATA_0[44]
input, 130, 44, 3, __bypass__, DdrCtrl_RDATA_0[45]
input, 130, 45, 1, __bypass__, DdrCtrl_RDATA_0[46]
input, 130, 45, 3, __bypass__, DdrCtrl_RDATA_0[47]
input, 130, 46, 1, __bypass__, DdrCtrl_RDATA_0[48]
input, 130, 46, 3, __bypass__, DdrCtrl_RDATA_0[49]
input, 130, 47, 3, __bypass__, DdrCtrl_RDATA_0[50]
input, 130, 48, 3, __bypass__, DdrCtrl_RDATA_0[51]
input, 130, 49, 3, __bypass__, DdrCtrl_RDATA_0[52]
input, 130, 50, 3, __bypass__, DdrCtrl_RDATA_0[53]
input, 130, 51, 3, __bypass__, DdrCtrl_RDATA_0[54]
input, 130, 52, 3, __bypass__, DdrCtrl_RDATA_0[55]
input, 130, 53, 3, __bypass__, DdrCtrl_RDATA_0[56]
input, 130, 54, 3, __bypass__, DdrCtrl_RDATA_0[57]
input, 130, 55, 3, __bypass__, DdrCtrl_RDATA_0[58]
input, 130, 56, 3, __bypass__, DdrCtrl_RDATA_0[59]
input, 130, 57, 3, __bypass__, DdrCtrl_RDATA_0[60]
input, 130, 58, 3, __bypass__, DdrCtrl_RDATA_0[61]
input, 130, 59, 3, __bypass__, DdrCtrl_RDATA_0[62]
input, 130, 60, 3, __bypass__, DdrCtrl_RDATA_0[63]
input, 130, 61, 3, __bypass__, DdrCtrl_RDATA_0[64]
input, 130, 62, 3, __bypass__, DdrCtrl_RDATA_0[65]
input, 130, 63, 3, __bypass__, DdrCtrl_RDATA_0[66]
input, 130, 64, 3, __bypass__, DdrCtrl_RDATA_0[67]
input, 130, 65, 3, __bypass__, DdrCtrl_RDATA_0[68]
input, 130, 66, 3, __bypass__, DdrCtrl_RDATA_0[69]
input, 130, 67, 3, __bypass__, DdrCtrl_RDATA_0[70]
input, 130, 68, 3, __bypass__, DdrCtrl_RDATA_0[71]
input, 130, 69, 3, __bypass__, DdrCtrl_RDATA_0[72]
input, 130, 70, 3, __bypass__, DdrCtrl_RDATA_0[73]
input, 130, 71, 3, __bypass__, DdrCtrl_RDATA_0[74]
input, 130, 72, 3, __bypass__, DdrCtrl_RDATA_0[75]
input, 130, 73, 3, __bypass__, DdrCtrl_RDATA_0[76]
input, 130, 74, 3, __bypass__, DdrCtrl_RDATA_0[77]
input, 130, 75, 3, __bypass__, DdrCtrl_RDATA_0[78]
input, 130, 76, 3, __bypass__, DdrCtrl_RDATA_0[79]
input, 130, 77, 3, __bypass__, DdrCtrl_RDATA_0[80]
input, 130, 78, 3, __bypass__, DdrCtrl_RDATA_0[81]
input, 130, 79, 3, __bypass__, DdrCtrl_RDATA_0[82]
input, 130, 80, 3, __bypass__, DdrCtrl_RDATA_0[83]
input, 130, 81, 3, __bypass__, DdrCtrl_RDATA_0[84]
input, 130, 82, 3, __bypass__, DdrCtrl_RDATA_0[85]
input, 130, 83, 3, __bypass__, DdrCtrl_RDATA_0[86]
input, 130, 84, 3, __bypass__, DdrCtrl_RDATA_0[87]
input, 130, 85, 3, __bypass__, DdrCtrl_RDATA_0[88]
input, 130, 86, 3, __bypass__, DdrCtrl_RDATA_0[89]
input, 130, 87, 3, __bypass__, DdrCtrl_RDATA_0[90]
input, 130, 88, 3, __bypass__, DdrCtrl_RDATA_0[91]
input, 130, 89, 3, __bypass__, DdrCtrl_RDATA_0[92]
input, 130, 90, 3, __bypass__, DdrCtrl_RDATA_0[93]
input, 130, 91, 3, __bypass__, DdrCtrl_RDATA_0[94]
input, 130, 92, 3, __bypass__, DdrCtrl_RDATA_0[95]
input, 130, 93, 3, __bypass__, DdrCtrl_RDATA_0[96]
input, 130, 94, 3, __bypass__, DdrCtrl_RDATA_0[97]
input, 130, 95, 3, __bypass__, DdrCtrl_RDATA_0[98]
input, 130, 96, 3, __bypass__, DdrCtrl_RDATA_0[99]
input, 130, 97, 3, __bypass__, DdrCtrl_RDATA_0[100]
input, 130, 98, 3, __bypass__, DdrCtrl_RDATA_0[101]
input, 130, 99, 3, __bypass__, DdrCtrl_RDATA_0[102]
input, 130, 100, 3, __bypass__, DdrCtrl_RDATA_0[103]
input, 130, 101, 3, __bypass__, DdrCtrl_RDATA_0[104]
input, 130, 102, 3, __bypass__, DdrCtrl_RDATA_0[105]
input, 130, 103, 3, __bypass__, DdrCtrl_RDATA_0[106]
input, 130, 104, 3, __bypass__, DdrCtrl_RDATA_0[107]
input, 130, 105, 3, __bypass__, DdrCtrl_RDATA_0[108]
input, 130, 106, 3, __bypass__, DdrCtrl_RDATA_0[109]
input, 130, 107, 3, __bypass__, DdrCtrl_RDATA_0[110]
input, 130, 108, 3, __bypass__, DdrCtrl_RDATA_0[111]
input, 130, 109, 3, __bypass__, DdrCtrl_RDATA_0[112]
input, 130, 110, 3, __bypass__, DdrCtrl_RDATA_0[113]
input, 130, 111, 3, __bypass__, DdrCtrl_RDATA_0[114]
input, 130, 112, 3, __bypass__, DdrCtrl_RDATA_0[115]
input, 130, 113, 3, __bypass__, DdrCtrl_RDATA_0[116]
input, 130, 114, 3, __bypass__, DdrCtrl_RDATA_0[117]
input, 130, 115, 3, __bypass__, DdrCtrl_RDATA_0[118]
input, 130, 116, 3, __bypass__, DdrCtrl_RDATA_0[119]
input, 130, 117, 3, __bypass__, DdrCtrl_RDATA_0[120]
input, 130, 118, 3, __bypass__, DdrCtrl_RDATA_0[121]
input, 130, 119, 3, __bypass__, DdrCtrl_RDATA_0[122]
input, 130, 120, 3, __bypass__, DdrCtrl_RDATA_0[123]
input, 130, 121, 3, __bypass__, DdrCtrl_RDATA_0[124]
input, 130, 122, 3, __bypass__, DdrCtrl_RDATA_0[125]
input, 130, 123, 3, __bypass__, DdrCtrl_RDATA_0[126]
input, 130, 124, 3, __bypass__, DdrCtrl_RDATA_0[127]
input, 130, 89, 1, __bypass__, DdrCtrl_RID_0[0]
input, 130, 90, 1, __bypass__, DdrCtrl_RID_0[1]
input, 130, 91, 1, __bypass__, DdrCtrl_RID_0[2]
input, 130, 92, 1, __bypass__, DdrCtrl_RID_0[3]
input, 130, 93, 1, __bypass__, DdrCtrl_RID_0[4]
input, 130, 94, 1, __bypass__, DdrCtrl_RID_0[5]
input, 130, 95, 1, __bypass__, DdrCtrl_RID_0[6]
input, 130, 96, 1, __bypass__, DdrCtrl_RID_0[7]
input, 130, 97, 1, __bypass__, DdrCtrl_RLAST_0
output, 130, 71, 0, __bypass__, DdrCtrl_RREADY_0
input, 130, 98, 1, __bypass__, DdrCtrl_RRESP_0[0]
input, 130, 99, 1, __bypass__, DdrCtrl_RRESP_0[1]
required output, 130, 181, 0, __bypass__, DdrCtrl_RSTN
input, 130, 100, 1, __bypass__, DdrCtrl_RVALID_0
output, 130, 28, 0, __bypass__, DdrCtrl_WDATA_0[0]
output, 130, 28, 2, __bypass__, DdrCtrl_WDATA_0[1]
output, 130, 29, 0, __bypass__, DdrCtrl_WDATA_0[2]
output, 130, 29, 2, __bypass__, DdrCtrl_WDATA_0[3]
output, 130, 30, 0, __bypass__, DdrCtrl_WDATA_0[4]
output, 130, 30, 2, __bypass__, DdrCtrl_WDATA_0[5]
output, 130, 31, 0, __bypass__, DdrCtrl_WDATA_0[6]
output, 130, 31, 2, __bypass__, DdrCtrl_WDATA_0[7]
output, 130, 32, 0, __bypass__, DdrCtrl_WDATA_0[8]
output, 130, 32, 2, __bypass__, DdrCtrl_WDATA_0[9]
output, 130, 33, 0, __bypass__, DdrCtrl_WDATA_0[10]
output, 130, 33, 2, __bypass__, DdrCtrl_WDATA_0[11]
output, 130, 34, 0, __bypass__, DdrCtrl_WDATA_0[12]
output, 130, 34, 2, __bypass__, DdrCtrl_WDATA_0[13]
output, 130, 35, 0, __bypass__, DdrCtrl_WDATA_0[14]
output, 130, 35, 2, __bypass__, DdrCtrl_WDATA_0[15]
output, 130, 36, 0, __bypass__, DdrCtrl_WDATA_0[16]
output, 130, 36, 2, __bypass__, DdrCtrl_WDATA_0[17]
output, 130, 37, 0, __bypass__, DdrCtrl_WDATA_0[18]
output, 130, 37, 2, __bypass__, DdrCtrl_WDATA_0[19]
output, 130, 38, 0, __bypass__, DdrCtrl_WDATA_0[20]
output, 130, 38, 2, __bypass__, DdrCtrl_WDATA_0[21]
output, 130, 39, 0, __bypass__, DdrCtrl_WDATA_0[22]
output, 130, 39, 2, __bypass__, DdrCtrl_WDATA_0[23]
output, 130, 40, 0, __bypass__, DdrCtrl_WDATA_0[24]
output, 130, 40, 2, __bypass__, DdrCtrl_WDATA_0[25]
output, 130, 41, 0, __bypass__, DdrCtrl_WDATA_0[26]
output, 130, 41, 2, __bypass__, DdrCtrl_WDATA_0[27]
output, 130, 42, 0, __bypass__, DdrCtrl_WDATA_0[28]
output, 130, 42, 2, __bypass__, DdrCtrl_WDATA_0[29]
output, 130, 43, 0, __bypass__, DdrCtrl_WDATA_0[30]
output, 130, 43, 2, __bypass__, DdrCtrl_WDATA_0[31]
output, 130, 44, 0, __bypass__, DdrCtrl_WDATA_0[32]
output, 130, 44, 2, __bypass__, DdrCtrl_WDATA_0[33]
output, 130, 45, 0, __bypass__, DdrCtrl_WDATA_0[34]
output, 130, 45, 2, __bypass__, DdrCtrl_WDATA_0[35]
output, 130, 46, 0, __bypass__, DdrCtrl_WDATA_0[36]
output, 130, 46, 2, __bypass__, DdrCtrl_WDATA_0[37]
output, 130, 47, 0, __bypass__, DdrCtrl_WDATA_0[38]
output, 130, 47, 2, __bypass__, DdrCtrl_WDATA_0[39]
output, 130, 48, 0, __bypass__, DdrCtrl_WDATA_0[40]
output, 130, 48, 2, __bypass__, DdrCtrl_WDATA_0[41]
output, 130, 49, 0, __bypass__, DdrCtrl_WDATA_0[42]
output, 130, 49, 2, __bypass__, DdrCtrl_WDATA_0[43]
output, 130, 50, 0, __bypass__, DdrCtrl_WDATA_0[44]
output, 130, 50, 2, __bypass__, DdrCtrl_WDATA_0[45]
output, 130, 51, 0, __bypass__, DdrCtrl_WDATA_0[46]
output, 130, 51, 2, __bypass__, DdrCtrl_WDATA_0[47]
output, 130, 52, 0, __bypass__, DdrCtrl_WDATA_0[48]
output, 130, 52, 2, __bypass__, DdrCtrl_WDATA_0[49]
output, 130, 53, 2, __bypass__, DdrCtrl_WDATA_0[50]
output, 130, 54, 2, __bypass__, DdrCtrl_WDATA_0[51]
output, 130, 55, 2, __bypass__, DdrCtrl_WDATA_0[52]
output, 130, 56, 2, __bypass__, DdrCtrl_WDATA_0[53]
output, 130, 57, 2, __bypass__, DdrCtrl_WDATA_0[54]
output, 130, 58, 2, __bypass__, DdrCtrl_WDATA_0[55]
output, 130, 59, 2, __bypass__, DdrCtrl_WDATA_0[56]
output, 130, 60, 2, __bypass__, DdrCtrl_WDATA_0[57]
output, 130, 61, 2, __bypass__, DdrCtrl_WDATA_0[58]
output, 130, 62, 2, __bypass__, DdrCtrl_WDATA_0[59]
output, 130, 63, 2, __bypass__, DdrCtrl_WDATA_0[60]
output, 130, 64, 2, __bypass__, DdrCtrl_WDATA_0[61]
output, 130, 65, 2, __bypass__, DdrCtrl_WDATA_0[62]
output, 130, 66, 2, __bypass__, DdrCtrl_WDATA_0[63]
output, 130, 67, 2, __bypass__, DdrCtrl_WDATA_0[64]
output, 130, 68, 2, __bypass__, DdrCtrl_WDATA_0[65]
output, 130, 69, 2, __bypass__, DdrCtrl_WDATA_0[66]
output, 130, 70, 2, __bypass__, DdrCtrl_WDATA_0[67]
output, 130, 71, 2, __bypass__, DdrCtrl_WDATA_0[68]
output, 130, 72, 2, __bypass__, DdrCtrl_WDATA_0[69]
output, 130, 73, 2, __bypass__, DdrCtrl_WDATA_0[70]
output, 130, 74, 2, __bypass__, DdrCtrl_WDATA_0[71]
output, 130, 75, 2, __bypass__, DdrCtrl_WDATA_0[72]
output, 130, 76, 2, __bypass__, DdrCtrl_WDATA_0[73]
output, 130, 77, 2, __bypass__, DdrCtrl_WDATA_0[74]
output, 130, 78, 2, __bypass__, DdrCtrl_WDATA_0[75]
output, 130, 79, 2, __bypass__, DdrCtrl_WDATA_0[76]
output, 130, 80, 2, __bypass__, DdrCtrl_WDATA_0[77]
output, 130, 81, 2, __bypass__, DdrCtrl_WDATA_0[78]
output, 130, 82, 2, __bypass__, DdrCtrl_WDATA_0[79]
output, 130, 83, 2, __bypass__, DdrCtrl_WDATA_0[80]
output, 130, 84, 2, __bypass__, DdrCtrl_WDATA_0[81]
output, 130, 85, 2, __bypass__, DdrCtrl_WDATA_0[82]
output, 130, 86, 2, __bypass__, DdrCtrl_WDATA_0[83]
output, 130, 87, 2, __bypass__, DdrCtrl_WDATA_0[84]
output, 130, 88, 2, __bypass__, DdrCtrl_WDATA_0[85]
output, 130, 89, 2, __bypass__, DdrCtrl_WDATA_0[86]
output, 130, 90, 2, __bypass__, DdrCtrl_WDATA_0[87]
output, 130, 91, 2, __bypass__, DdrCtrl_WDATA_0[88]
output, 130, 92, 2, __bypass__, DdrCtrl_WDATA_0[89]
output, 130, 93, 2, __bypass__, DdrCtrl_WDATA_0[90]
output, 130, 94, 2, __bypass__, DdrCtrl_WDATA_0[91]
output, 130, 95, 2, __bypass__, DdrCtrl_WDATA_0[92]
output, 130, 96, 2, __bypass__, DdrCtrl_WDATA_0[93]
output, 130, 97, 2, __bypass__, DdrCtrl_WDATA_0[94]
output, 130, 98, 2, __bypass__, DdrCtrl_WDATA_0[95]
output, 130, 99, 2, __bypass__, DdrCtrl_WDATA_0[96]
output, 130, 100, 2, __bypass__, DdrCtrl_WDATA_0[97]
output, 130, 101, 2, __bypass__, DdrCtrl_WDATA_0[98]
output, 130, 102, 2, __bypass__, DdrCtrl_WDATA_0[99]
output, 130, 103, 2, __bypass__, DdrCtrl_WDATA_0[100]
output, 130, 104, 2, __bypass__, DdrCtrl_WDATA_0[101]
output, 130, 105, 2, __bypass__, DdrCtrl_WDATA_0[102]
output, 130, 106, 2, __bypass__, DdrCtrl_WDATA_0[103]
output, 130, 107, 2, __bypass__, DdrCtrl_WDATA_0[104]
output, 130, 108, 2, __bypass__, DdrCtrl_WDATA_0[105]
output, 130, 109, 2, __bypass__, DdrCtrl_WDATA_0[106]
output, 130, 110, 2, __bypass__, DdrCtrl_WDATA_0[107]
output, 130, 111, 2, __bypass__, DdrCtrl_WDATA_0[108]
output, 130, 112, 2, __bypass__, DdrCtrl_WDATA_0[109]
output, 130, 113, 2, __bypass__, DdrCtrl_WDATA_0[110]
output, 130, 114, 2, __bypass__, DdrCtrl_WDATA_0[111]
output, 130, 115, 2, __bypass__, DdrCtrl_WDATA_0[112]
output, 130, 116, 2, __bypass__, DdrCtrl_WDATA_0[113]
output, 130, 117, 2, __bypass__, DdrCtrl_WDATA_0[114]
output, 130, 118, 2, __bypass__, DdrCtrl_WDATA_0[115]
output, 130, 119, 2, __bypass__, DdrCtrl_WDATA_0[116]
output, 130, 120, 2, __bypass__, DdrCtrl_WDATA_0[117]
output, 130, 121, 2, __bypass__, DdrCtrl_WDATA_0[118]
output, 130, 122, 2, __bypass__, DdrCtrl_WDATA_0[119]
output, 130, 123, 2, __bypass__, DdrCtrl_WDATA_0[120]
output, 130, 124, 2, __bypass__, DdrCtrl_WDATA_0[121]
output, 130, 125, 2, __bypass__, DdrCtrl_WDATA_0[122]
output, 130, 126, 2, __bypass__, DdrCtrl_WDATA_0[123]
output, 130, 127, 2, __bypass__, DdrCtrl_WDATA_0[124]
output, 130, 128, 2, __bypass__, DdrCtrl_WDATA_0[125]
output, 130, 129, 2, __bypass__, DdrCtrl_WDATA_0[126]
output, 130, 130, 2, __bypass__, DdrCtrl_WDATA_0[127]
output, 130, 19, 2, __bypass__, DdrCtrl_WID_0[0]
output, 130, 20, 2, __bypass__, DdrCtrl_WID_0[1]
output, 130, 21, 2, __bypass__, DdrCtrl_WID_0[2]
output, 130, 22, 2, __bypass__, DdrCtrl_WID_0[3]
output, 130, 23, 2, __bypass__, DdrCtrl_WID_0[4]
output, 130, 24, 2, __bypass__, DdrCtrl_WID_0[5]
output, 130, 25, 2, __bypass__, DdrCtrl_WID_0[6]
output, 130, 26, 2, __bypass__, DdrCtrl_WID_0[7]
output, 130, 17, 2, __bypass__, DdrCtrl_WLAST_0
input, 130, 85, 1, __bypass__, DdrCtrl_WREADY_0
output, 130, 12, 0, __bypass__, DdrCtrl_WSTRB_0[0]
output, 130, 13, 0, __bypass__, DdrCtrl_WSTRB_0[1]
output, 130, 14, 0, __bypass__, DdrCtrl_WSTRB_0[2]
output, 130, 15, 0, __bypass__, DdrCtrl_WSTRB_0[3]
output, 130, 16, 0, __bypass__, DdrCtrl_WSTRB_0[4]
output, 130, 17, 0, __bypass__, DdrCtrl_WSTRB_0[5]
output, 130, 18, 0, __bypass__, DdrCtrl_WSTRB_0[6]
output, 130, 19, 0, __bypass__, DdrCtrl_WSTRB_0[7]
output, 130, 20, 0, __bypass__, DdrCtrl_WSTRB_0[8]
output, 130, 21, 0, __bypass__, DdrCtrl_WSTRB_0[9]
output, 130, 22, 0, __bypass__, DdrCtrl_WSTRB_0[10]
output, 130, 23, 0, __bypass__, DdrCtrl_WSTRB_0[11]
output, 130, 24, 0, __bypass__, DdrCtrl_WSTRB_0[12]
output, 130, 25, 0, __bypass__, DdrCtrl_WSTRB_0[13]
output, 130, 26, 0, __bypass__, DdrCtrl_WSTRB_0[14]
output, 130, 27, 0, __bypass__, DdrCtrl_WSTRB_0[15]
output, 130, 14, 2, __bypass__, DdrCtrl_WVALID_0
optional input, 130, 9, 1, __bypass__, DdrPllClkIn
input, 130, 244, 1, __bypass__, hdmi_clk1x_i
input, 130, 241, 1, __bypass__, hdmi_clk2x_i
input, 130, 242, 1, __bypass__, hdmi_clk5x_i
input, 127, 0, 3, __bypass__, hdmi_lock_i
required output, 126, 0, 0, __bypass__, hdmi_resetn_o
output, 52, 0, 0, __bypass__, hdmi_tx0_o[0]
output, 53, 0, 0, __bypass__, hdmi_tx0_o[1]
output, 53, 0, 2, __bypass__, hdmi_tx0_o[2]
output, 54, 0, 0, __bypass__, hdmi_tx0_o[3]
output, 55, 0, 0, __bypass__, hdmi_tx0_o[4]
output, 46, 0, 0, __bypass__, hdmi_tx1_o[0]
output, 47, 0, 0, __bypass__, hdmi_tx1_o[1]
output, 47, 0, 2, __bypass__, hdmi_tx1_o[2]
output, 48, 0, 0, __bypass__, hdmi_tx1_o[3]
output, 49, 0, 0, __bypass__, hdmi_tx1_o[4]
output, 40, 0, 0, __bypass__, hdmi_tx2_o[0]
output, 41, 0, 0, __bypass__, hdmi_tx2_o[1]
output, 41, 0, 2, __bypass__, hdmi_tx2_o[2]
output, 42, 0, 0, __bypass__, hdmi_tx2_o[3]
output, 43, 0, 0, __bypass__, hdmi_tx2_o[4]
output, 58, 0, 0, __bypass__, hdmi_txc_o[0]
output, 59, 0, 0, __bypass__, hdmi_txc_o[1]
output, 59, 0, 2, __bypass__, hdmi_txc_o[2]
output, 60, 0, 0, __bypass__, hdmi_txc_o[3]
output, 61, 0, 0, __bypass__, hdmi_txc_o[4]
input, 0, 6, 3, __bypass__, jtag_inst1_CAPTURE
input, 0, 2, 3, __bypass__, jtag_inst1_DRCK
input, 0, 4, 3, __bypass__, jtag_inst1_RESET
input, 0, 5, 1, __bypass__, jtag_inst1_RUNTEST
input, 0, 2, 1, __bypass__, jtag_inst1_SEL
input, 0, 5, 3, __bypass__, jtag_inst1_SHIFT
input, 0, 4, 1, __bypass__, jtag_inst1_TCK
input, 0, 3, 1, __bypass__, jtag_inst1_TDI
output, 0, 2, 0, __bypass__, jtag_inst1_TDO
input, 0, 3, 3, __bypass__, jtag_inst1_TMS
input, 0, 6, 1, __bypass__, jtag_inst1_UPDATE
input, 130, 294, 1, __bypass__, key0
output, 17, 483, 0, __bypass__, lcd_pwm
output, 0, 102, 0, __bypass__, led_data[0]
output, 0, 105, 0, __bypass__, led_data[1]
output, 0, 109, 0, __bypass__, led_data[2]
output, 0, 128, 0, __bypass__, led_data[3]
output, 0, 107, 0, __bypass__, led_data[4]
output, 0, 123, 0, __bypass__, led_data[5]
output, 0, 133, 0, __bypass__, led_data[6]
output, 0, 112, 0, __bypass__, led_data[7]
output, 34, 0, 0, __bypass__, lvds_tx0_DATA[0]
output, 35, 0, 0, __bypass__, lvds_tx0_DATA[1]
output, 35, 0, 2, __bypass__, lvds_tx0_DATA[2]
output, 36, 0, 0, __bypass__, lvds_tx0_DATA[3]
output, 37, 0, 0, __bypass__, lvds_tx0_DATA[4]
output, 37, 0, 2, __bypass__, lvds_tx0_DATA[5]
output, 38, 0, 0, __bypass__, lvds_tx0_DATA[6]
output, 28, 0, 0, __bypass__, lvds_tx1_DATA[0]
output, 29, 0, 0, __bypass__, lvds_tx1_DATA[1]
output, 29, 0, 2, __bypass__, lvds_tx1_DATA[2]
output, 30, 0, 0, __bypass__, lvds_tx1_DATA[3]
output, 31, 0, 0, __bypass__, lvds_tx1_DATA[4]
output, 31, 0, 2, __bypass__, lvds_tx1_DATA[5]
output, 32, 0, 0, __bypass__, lvds_tx1_DATA[6]
output, 22, 0, 0, __bypass__, lvds_tx2_DATA[0]
output, 23, 0, 0, __bypass__, lvds_tx2_DATA[1]
output, 23, 0, 2, __bypass__, lvds_tx2_DATA[2]
output, 24, 0, 0, __bypass__, lvds_tx2_DATA[3]
output, 25, 0, 0, __bypass__, lvds_tx2_DATA[4]
output, 25, 0, 2, __bypass__, lvds_tx2_DATA[5]
output, 26, 0, 0, __bypass__, lvds_tx2_DATA[6]
output, 10, 0, 0, __bypass__, lvds_tx3_DATA[0]
output, 11, 0, 0, __bypass__, lvds_tx3_DATA[1]
output, 11, 0, 2, __bypass__, lvds_tx3_DATA[2]
output, 12, 0, 0, __bypass__, lvds_tx3_DATA[3]
output, 13, 0, 0, __bypass__, lvds_tx3_DATA[4]
output, 13, 0, 2, __bypass__, lvds_tx3_DATA[5]
output, 14, 0, 0, __bypass__, lvds_tx3_DATA[6]
output, 16, 0, 0, __bypass__, lvds_tx_clk_DATA[0]
output, 17, 0, 0, __bypass__, lvds_tx_clk_DATA[1]
output, 17, 0, 2, __bypass__, lvds_tx_clk_DATA[2]
output, 18, 0, 0, __bypass__, lvds_tx_clk_DATA[3]
output, 19, 0, 0, __bypass__, lvds_tx_clk_DATA[4]
output, 19, 0, 2, __bypass__, lvds_tx_clk_DATA[5]
output, 20, 0, 0, __bypass__, lvds_tx_clk_DATA[6]
input, 42, 483, 1, __bypass__, mipi0_scl_i
output, 41, 483, 2, __bypass__, mipi0_scl_o
output, 43, 483, 2, __bypass__, mipi0_scl_oe
input, 27, 483, 3, __bypass__, mipi0_sda_i
output, 27, 483, 2, __bypass__, mipi0_sda_o
output, 29, 483, 2, __bypass__, mipi0_sda_oe
input, 32, 483, 1, __bypass__, mipi1_scl_i
output, 31, 483, 2, __bypass__, mipi1_scl_o
output, 33, 483, 2, __bypass__, mipi1_scl_oe
input, 42, 483, 3, __bypass__, mipi1_sda_i
output, 42, 483, 2, __bypass__, mipi1_sda_o
output, 44, 483, 2, __bypass__, mipi1_sda_oe
input, 0, 239, 1, __bypass__, mipi_clkcal_i
input, 0, 241, 1, __bypass__, mipi_clkesc_i
input, 2, 0, 1, __bypass__, mipi_lock_i
input, 0, 240, 1, __bypass__, mipi_pixclk_i
required output, 2, 0, 0, __bypass__, mipi_resetn_o
output, 130, 410, 2, __bypass__, mipi_rx_0_CLEAR
input, 130, 459, 3, __bypass__, mipi_rx_0_CNT_i[0]
input, 130, 459, 1, __bypass__, mipi_rx_0_CNT_i[1]
input, 130, 458, 3, __bypass__, mipi_rx_0_CNT_i[2]
input, 130, 458, 1, __bypass__, mipi_rx_0_CNT_i[3]
input, 130, 457, 3, __bypass__, mipi_rx_0_DATA_i[0]
input, 130, 457, 1, __bypass__, mipi_rx_0_DATA_i[1]
input, 130, 456, 3, __bypass__, mipi_rx_0_DATA_i[2]
input, 130, 456, 1, __bypass__, mipi_rx_0_DATA_i[3]
input, 130, 455, 3, __bypass__, mipi_rx_0_DATA_i[4]
input, 130, 455, 1, __bypass__, mipi_rx_0_DATA_i[5]
input, 130, 454, 3, __bypass__, mipi_rx_0_DATA_i[6]
input, 130, 454, 1, __bypass__, mipi_rx_0_DATA_i[7]
input, 130, 453, 3, __bypass__, mipi_rx_0_DATA_i[8]
input, 130, 453, 1, __bypass__, mipi_rx_0_DATA_i[9]
input, 130, 452, 3, __bypass__, mipi_rx_0_DATA_i[10]
input, 130, 452, 1, __bypass__, mipi_rx_0_DATA_i[11]
input, 130, 451, 3, __bypass__, mipi_rx_0_DATA_i[12]
input, 130, 451, 1, __bypass__, mipi_rx_0_DATA_i[13]
input, 130, 450, 3, __bypass__, mipi_rx_0_DATA_i[14]
input, 130, 450, 1, __bypass__, mipi_rx_0_DATA_i[15]
input, 130, 449, 3, __bypass__, mipi_rx_0_DATA_i[16]
input, 130, 449, 1, __bypass__, mipi_rx_0_DATA_i[17]
input, 130, 448, 3, __bypass__, mipi_rx_0_DATA_i[18]
input, 130, 448, 1, __bypass__, mipi_rx_0_DATA_i[19]
input, 130, 447, 3, __bypass__, mipi_rx_0_DATA_i[20]
input, 130, 447, 1, __bypass__, mipi_rx_0_DATA_i[21]
input, 130, 446, 3, __bypass__, mipi_rx_0_DATA_i[22]
input, 130, 446, 1, __bypass__, mipi_rx_0_DATA_i[23]
input, 130, 445, 3, __bypass__, mipi_rx_0_DATA_i[24]
input, 130, 445, 1, __bypass__, mipi_rx_0_DATA_i[25]
input, 130, 444, 3, __bypass__, mipi_rx_0_DATA_i[26]
input, 130, 444, 1, __bypass__, mipi_rx_0_DATA_i[27]
input, 130, 443, 3, __bypass__, mipi_rx_0_DATA_i[28]
input, 130, 443, 1, __bypass__, mipi_rx_0_DATA_i[29]
input, 130, 442, 3, __bypass__, mipi_rx_0_DATA_i[30]
input, 130, 442, 1, __bypass__, mipi_rx_0_DATA_i[31]
input, 130, 441, 3, __bypass__, mipi_rx_0_DATA_i[32]
input, 130, 441, 1, __bypass__, mipi_rx_0_DATA_i[33]
input, 130, 440, 3, __bypass__, mipi_rx_0_DATA_i[34]
input, 130, 440, 1, __bypass__, mipi_rx_0_DATA_i[35]
input, 130, 439, 3, __bypass__, mipi_rx_0_DATA_i[36]
input, 130, 439, 1, __bypass__, mipi_rx_0_DATA_i[37]
input, 130, 438, 3, __bypass__, mipi_rx_0_DATA_i[38]
input, 130, 438, 1, __bypass__, mipi_rx_0_DATA_i[39]
input, 130, 437, 3, __bypass__, mipi_rx_0_DATA_i[40]
input, 130, 437, 1, __bypass__, mipi_rx_0_DATA_i[41]
input, 130, 436, 3, __bypass__, mipi_rx_0_DATA_i[42]
input, 130, 436, 1, __bypass__, mipi_rx_0_DATA_i[43]
input, 130, 435, 3, __bypass__, mipi_rx_0_DATA_i[44]
input, 130, 435, 1, __bypass__, mipi_rx_0_DATA_i[45]
input, 130, 434, 3, __bypass__, mipi_rx_0_DATA_i[46]
input, 130, 434, 1, __bypass__, mipi_rx_0_DATA_i[47]
input, 130, 433, 3, __bypass__, mipi_rx_0_DATA_i[48]
input, 130, 433, 1, __bypass__, mipi_rx_0_DATA_i[49]
input, 130, 432, 3, __bypass__, mipi_rx_0_DATA_i[50]
input, 130, 432, 1, __bypass__, mipi_rx_0_DATA_i[51]
input, 130, 431, 3, __bypass__, mipi_rx_0_DATA_i[52]
input, 130, 431, 1, __bypass__, mipi_rx_0_DATA_i[53]
input, 130, 430, 3, __bypass__, mipi_rx_0_DATA_i[54]
input, 130, 430, 1, __bypass__, mipi_rx_0_DATA_i[55]
input, 130, 429, 3, __bypass__, mipi_rx_0_DATA_i[56]
input, 130, 429, 1, __bypass__, mipi_rx_0_DATA_i[57]
input, 130, 428, 3, __bypass__, mipi_rx_0_DATA_i[58]
input, 130, 428, 1, __bypass__, mipi_rx_0_DATA_i[59]
input, 130, 427, 3, __bypass__, mipi_rx_0_DATA_i[60]
input, 130, 427, 1, __bypass__, mipi_rx_0_DATA_i[61]
input, 130, 426, 3, __bypass__, mipi_rx_0_DATA_i[62]
input, 130, 426, 1, __bypass__, mipi_rx_0_DATA_i[63]
required output, 130, 407, 0, __bypass__, mipi_rx_0_DPHY_RSTN_o
input, 130, 421, 1, __bypass__, mipi_rx_0_ERROR[0]
input, 130, 420, 3, __bypass__, mipi_rx_0_ERROR[1]
input, 130, 420, 1, __bypass__, mipi_rx_0_ERROR[2]
input, 130, 419, 3, __bypass__, mipi_rx_0_ERROR[3]
input, 130, 419, 1, __bypass__, mipi_rx_0_ERROR[4]
input, 130, 418, 3, __bypass__, mipi_rx_0_ERROR[5]
input, 130, 418, 1, __bypass__, mipi_rx_0_ERROR[6]
input, 130, 417, 3, __bypass__, mipi_rx_0_ERROR[7]
input, 130, 417, 1, __bypass__, mipi_rx_0_ERROR[8]
input, 130, 416, 3, __bypass__, mipi_rx_0_ERROR[9]
input, 130, 416, 1, __bypass__, mipi_rx_0_ERROR[10]
input, 130, 415, 3, __bypass__, mipi_rx_0_ERROR[11]
input, 130, 415, 1, __bypass__, mipi_rx_0_ERROR[12]
input, 130, 414, 3, __bypass__, mipi_rx_0_ERROR[13]
input, 130, 413, 3, __bypass__, mipi_rx_0_ERROR[14]
input, 130, 412, 3, __bypass__, mipi_rx_0_ERROR[15]
input, 130, 411, 3, __bypass__, mipi_rx_0_ERROR[16]
input, 130, 410, 3, __bypass__, mipi_rx_0_ERROR[17]
input, 130, 463, 1, __bypass__, mipi_rx_0_HSYNC_i[0]
input, 130, 462, 1, __bypass__, mipi_rx_0_HSYNC_i[1]
input, 130, 461, 1, __bypass__, mipi_rx_0_HSYNC_i[2]
input, 130, 460, 1, __bypass__, mipi_rx_0_HSYNC_i[3]
output, 130, 408, 0, __bypass__, mipi_rx_0_LANES_o[0]
output, 130, 407, 2, __bypass__, mipi_rx_0_LANES_o[1]
required output, 130, 406, 2, __bypass__, mipi_rx_0_RSTN_o
input, 130, 425, 3, __bypass__, mipi_rx_0_TYPE_i[0]
input, 130, 425, 1, __bypass__, mipi_rx_0_TYPE_i[1]
input, 130, 424, 3, __bypass__, mipi_rx_0_TYPE_i[2]
input, 130, 424, 1, __bypass__, mipi_rx_0_TYPE_i[3]
input, 130, 423, 3, __bypass__, mipi_rx_0_TYPE_i[4]
input, 130, 423, 1, __bypass__, mipi_rx_0_TYPE_i[5]
input, 130, 409, 3, __bypass__, mipi_rx_0_ULPS[0]
input, 130, 408, 3, __bypass__, mipi_rx_0_ULPS[1]
input, 130, 407, 3, __bypass__, mipi_rx_0_ULPS[2]
input, 130, 406, 3, __bypass__, mipi_rx_0_ULPS[3]
input, 130, 410, 1, __bypass__, mipi_rx_0_ULPS_CLK
input, 130, 422, 3, __bypass__, mipi_rx_0_VALID_i
output, 130, 410, 0, __bypass__, mipi_rx_0_VC_ENA_o[0]
output, 130, 409, 2, __bypass__, mipi_rx_0_VC_ENA_o[1]
output, 130, 409, 0, __bypass__, mipi_rx_0_VC_ENA_o[2]
output, 130, 408, 2, __bypass__, mipi_rx_0_VC_ENA_o[3]
input, 130, 422, 1, __bypass__, mipi_rx_0_VC_i[0]
input, 130, 421, 3, __bypass__, mipi_rx_0_VC_i[1]
input, 130, 463, 3, __bypass__, mipi_rx_0_VSYNC_i[0]
input, 130, 462, 3, __bypass__, mipi_rx_0_VSYNC_i[1]
input, 130, 461, 3, __bypass__, mipi_rx_0_VSYNC_i[2]
input, 130, 460, 3, __bypass__, mipi_rx_0_VSYNC_i[3]
output, 130, 319, 2, __bypass__, mipi_rx_1_CLEAR
input, 130, 368, 3, __bypass__, mipi_rx_1_CNT_i[0]
input, 130, 368, 1, __bypass__, mipi_rx_1_CNT_i[1]
input, 130, 367, 3, __bypass__, mipi_rx_1_CNT_i[2]
input, 130, 367, 1, __bypass__, mipi_rx_1_CNT_i[3]
input, 130, 366, 3, __bypass__, mipi_rx_1_DATA_i[0]
input, 130, 366, 1, __bypass__, mipi_rx_1_DATA_i[1]
input, 130, 365, 3, __bypass__, mipi_rx_1_DATA_i[2]
input, 130, 365, 1, __bypass__, mipi_rx_1_DATA_i[3]
input, 130, 364, 3, __bypass__, mipi_rx_1_DATA_i[4]
input, 130, 364, 1, __bypass__, mipi_rx_1_DATA_i[5]
input, 130, 363, 3, __bypass__, mipi_rx_1_DATA_i[6]
input, 130, 363, 1, __bypass__, mipi_rx_1_DATA_i[7]
input, 130, 362, 3, __bypass__, mipi_rx_1_DATA_i[8]
input, 130, 362, 1, __bypass__, mipi_rx_1_DATA_i[9]
input, 130, 361, 3, __bypass__, mipi_rx_1_DATA_i[10]
input, 130, 361, 1, __bypass__, mipi_rx_1_DATA_i[11]
input, 130, 360, 3, __bypass__, mipi_rx_1_DATA_i[12]
input, 130, 360, 1, __bypass__, mipi_rx_1_DATA_i[13]
input, 130, 359, 3, __bypass__, mipi_rx_1_DATA_i[14]
input, 130, 359, 1, __bypass__, mipi_rx_1_DATA_i[15]
input, 130, 358, 3, __bypass__, mipi_rx_1_DATA_i[16]
input, 130, 358, 1, __bypass__, mipi_rx_1_DATA_i[17]
input, 130, 357, 3, __bypass__, mipi_rx_1_DATA_i[18]
input, 130, 357, 1, __bypass__, mipi_rx_1_DATA_i[19]
input, 130, 356, 3, __bypass__, mipi_rx_1_DATA_i[20]
input, 130, 356, 1, __bypass__, mipi_rx_1_DATA_i[21]
input, 130, 355, 3, __bypass__, mipi_rx_1_DATA_i[22]
input, 130, 355, 1, __bypass__, mipi_rx_1_DATA_i[23]
input, 130, 354, 3, __bypass__, mipi_rx_1_DATA_i[24]
input, 130, 354, 1, __bypass__, mipi_rx_1_DATA_i[25]
input, 130, 353, 3, __bypass__, mipi_rx_1_DATA_i[26]
input, 130, 353, 1, __bypass__, mipi_rx_1_DATA_i[27]
input, 130, 352, 3, __bypass__, mipi_rx_1_DATA_i[28]
input, 130, 352, 1, __bypass__, mipi_rx_1_DATA_i[29]
input, 130, 351, 3, __bypass__, mipi_rx_1_DATA_i[30]
input, 130, 351, 1, __bypass__, mipi_rx_1_DATA_i[31]
input, 130, 350, 3, __bypass__, mipi_rx_1_DATA_i[32]
input, 130, 350, 1, __bypass__, mipi_rx_1_DATA_i[33]
input, 130, 349, 3, __bypass__, mipi_rx_1_DATA_i[34]
input, 130, 349, 1, __bypass__, mipi_rx_1_DATA_i[35]
input, 130, 348, 3, __bypass__, mipi_rx_1_DATA_i[36]
input, 130, 348, 1, __bypass__, mipi_rx_1_DATA_i[37]
input, 130, 347, 3, __bypass__, mipi_rx_1_DATA_i[38]
input, 130, 347, 1, __bypass__, mipi_rx_1_DATA_i[39]
input, 130, 346, 3, __bypass__, mipi_rx_1_DATA_i[40]
input, 130, 346, 1, __bypass__, mipi_rx_1_DATA_i[41]
input, 130, 345, 3, __bypass__, mipi_rx_1_DATA_i[42]
input, 130, 345, 1, __bypass__, mipi_rx_1_DATA_i[43]
input, 130, 344, 3, __bypass__, mipi_rx_1_DATA_i[44]
input, 130, 344, 1, __bypass__, mipi_rx_1_DATA_i[45]
input, 130, 343, 3, __bypass__, mipi_rx_1_DATA_i[46]
input, 130, 343, 1, __bypass__, mipi_rx_1_DATA_i[47]
input, 130, 342, 3, __bypass__, mipi_rx_1_DATA_i[48]
input, 130, 342, 1, __bypass__, mipi_rx_1_DATA_i[49]
input, 130, 341, 3, __bypass__, mipi_rx_1_DATA_i[50]
input, 130, 341, 1, __bypass__, mipi_rx_1_DATA_i[51]
input, 130, 340, 3, __bypass__, mipi_rx_1_DATA_i[52]
input, 130, 340, 1, __bypass__, mipi_rx_1_DATA_i[53]
input, 130, 339, 3, __bypass__, mipi_rx_1_DATA_i[54]
input, 130, 339, 1, __bypass__, mipi_rx_1_DATA_i[55]
input, 130, 338, 3, __bypass__, mipi_rx_1_DATA_i[56]
input, 130, 338, 1, __bypass__, mipi_rx_1_DATA_i[57]
input, 130, 337, 3, __bypass__, mipi_rx_1_DATA_i[58]
input, 130, 337, 1, __bypass__, mipi_rx_1_DATA_i[59]
input, 130, 336, 3, __bypass__, mipi_rx_1_DATA_i[60]
input, 130, 336, 1, __bypass__, mipi_rx_1_DATA_i[61]
input, 130, 335, 3, __bypass__, mipi_rx_1_DATA_i[62]
input, 130, 335, 1, __bypass__, mipi_rx_1_DATA_i[63]
required output, 130, 316, 0, __bypass__, mipi_rx_1_DPHY_RSTN_o
input, 130, 330, 1, __bypass__, mipi_rx_1_ERROR[0]
input, 130, 329, 3, __bypass__, mipi_rx_1_ERROR[1]
input, 130, 329, 1, __bypass__, mipi_rx_1_ERROR[2]
input, 130, 328, 3, __bypass__, mipi_rx_1_ERROR[3]
input, 130, 328, 1, __bypass__, mipi_rx_1_ERROR[4]
input, 130, 327, 3, __bypass__, mipi_rx_1_ERROR[5]
input, 130, 327, 1, __bypass__, mipi_rx_1_ERROR[6]
input, 130, 326, 3, __bypass__, mipi_rx_1_ERROR[7]
input, 130, 326, 1, __bypass__, mipi_rx_1_ERROR[8]
input, 130, 325, 3, __bypass__, mipi_rx_1_ERROR[9]
input, 130, 325, 1, __bypass__, mipi_rx_1_ERROR[10]
input, 130, 324, 3, __bypass__, mipi_rx_1_ERROR[11]
input, 130, 324, 1, __bypass__, mipi_rx_1_ERROR[12]
input, 130, 323, 3, __bypass__, mipi_rx_1_ERROR[13]
input, 130, 322, 3, __bypass__, mipi_rx_1_ERROR[14]
input, 130, 321, 3, __bypass__, mipi_rx_1_ERROR[15]
input, 130, 320, 3, __bypass__, mipi_rx_1_ERROR[16]
input, 130, 319, 3, __bypass__, mipi_rx_1_ERROR[17]
input, 130, 372, 1, __bypass__, mipi_rx_1_HSYNC_i[0]
input, 130, 371, 1, __bypass__, mipi_rx_1_HSYNC_i[1]
input, 130, 370, 1, __bypass__, mipi_rx_1_HSYNC_i[2]
input, 130, 369, 1, __bypass__, mipi_rx_1_HSYNC_i[3]
output, 130, 317, 0, __bypass__, mipi_rx_1_LANES_o[0]
output, 130, 316, 2, __bypass__, mipi_rx_1_LANES_o[1]
required output, 130, 315, 2, __bypass__, mipi_rx_1_RSTN_o
input, 130, 334, 3, __bypass__, mipi_rx_1_TYPE_i[0]
input, 130, 334, 1, __bypass__, mipi_rx_1_TYPE_i[1]
input, 130, 333, 3, __bypass__, mipi_rx_1_TYPE_i[2]
input, 130, 333, 1, __bypass__, mipi_rx_1_TYPE_i[3]
input, 130, 332, 3, __bypass__, mipi_rx_1_TYPE_i[4]
input, 130, 332, 1, __bypass__, mipi_rx_1_TYPE_i[5]
input, 130, 318, 3, __bypass__, mipi_rx_1_ULPS[0]
input, 130, 317, 3, __bypass__, mipi_rx_1_ULPS[1]
input, 130, 316, 3, __bypass__, mipi_rx_1_ULPS[2]
input, 130, 315, 3, __bypass__, mipi_rx_1_ULPS[3]
input, 130, 319, 1, __bypass__, mipi_rx_1_ULPS_CLK
input, 130, 331, 3, __bypass__, mipi_rx_1_VALID_i
output, 130, 319, 0, __bypass__, mipi_rx_1_VC_ENA_o[0]
output, 130, 318, 2, __bypass__, mipi_rx_1_VC_ENA_o[1]
output, 130, 318, 0, __bypass__, mipi_rx_1_VC_ENA_o[2]
output, 130, 317, 2, __bypass__, mipi_rx_1_VC_ENA_o[3]
input, 130, 331, 1, __bypass__, mipi_rx_1_VC_i[0]
input, 130, 330, 3, __bypass__, mipi_rx_1_VC_i[1]
input, 130, 372, 3, __bypass__, mipi_rx_1_VSYNC_i[0]
input, 130, 371, 3, __bypass__, mipi_rx_1_VSYNC_i[1]
input, 130, 370, 3, __bypass__, mipi_rx_1_VSYNC_i[2]
input, 130, 369, 3, __bypass__, mipi_rx_1_VSYNC_i[3]
output, 32, 483, 2, __bypass__, mipi_trig_o[0]
output, 26, 483, 2, __bypass__, mipi_trig_o[1]
input, 126, 0, 3, __bypass__, PllLocked[0]
input, 122, 483, 3, __bypass__, PllLocked[1]
input, 130, 240, 1, __bypass__, tx_fastclk
input, 130, 239, 1, __bypass__, tx_slowclk
output, 119, 483, 0, __bypass__, zone_bit0
output, 114, 483, 0, __bypass__, zone_bit1
output, 109, 483, 2, __bypass__, zone_bit2
