m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Github/FPGA/Quartus/Example/AND_GATE/simulation/modelsim
vand_gate
Z1 !s110 1661325177
!i10b 1
!s100 H=i3[l5>3n7lC=eo]@[iG0
InD0Dhe3@lK23`F=3b>E[E3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1661324774
8D:/Github/FPGA/Quartus/Example/AND_GATE/and_gate.v
FD:/Github/FPGA/Quartus/Example/AND_GATE/and_gate.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1661325177.000000
!s107 D:/Github/FPGA/Quartus/Example/AND_GATE/and_gate.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/FPGA/Quartus/Example/AND_GATE|D:/Github/FPGA/Quartus/Example/AND_GATE/and_gate.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/Github/FPGA/Quartus/Example/AND_GATE
Z7 tCvgOpt 0
vtb_and_gate
R1
!i10b 1
!s100 7B8RoPO4hkjA01Ahm@:eV2
IbIz1V2_k>Mf:CWBPK2]Jk0
R2
R0
w1661325061
8D:/Github/FPGA/Quartus/Example/AND_GATE/tb_and_gate.v
FD:/Github/FPGA/Quartus/Example/AND_GATE/tb_and_gate.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/Github/FPGA/Quartus/Example/AND_GATE/tb_and_gate.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Github/FPGA/Quartus/Example/AND_GATE|D:/Github/FPGA/Quartus/Example/AND_GATE/tb_and_gate.v|
!i113 1
R5
R6
R7
