AArch64 coWW-gic+R
{
 [INTID(A)]=(enabled:0, affinity:P0);
 0:X1=gicval_t:(intid:A, affinity:P1);
 0:X2=gicval_t:(intid:A);
 1:X1=gicval_t:(intid:A);
}
 P0               | P1                   ;
 GIC CDAFF, X1    | GIC CDRCFG, X1       ;
 GIC CDEN, X2     | ISB                  ;
                  | MRS X0, ICC_ICSR_EL1 ;

exists(1:X0=intval_t:(affinity:P0, enabled:1))

