$date
        2021-May-14 18:43:00
$end
$version
        Vivado v2017.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 32 " static_region_i/system_ila_0/inst/net_slot_0_axis_tdata [31:0] $end
$var reg 1 B static_region_i/system_ila_0/inst/net_slot_0_axis_tvalid $end
$var reg 1 C static_region_i/system_ila_0/inst/net_slot_0_axis_tready $end
$var reg 1 D static_region_i/system_ila_0/inst/net_slot_0_axis_tlast $end
$var reg 2 E static_region_i/system_ila_0/inst/net_slot_1_axi_ar_cnt [1:0] $end
$var reg 32 G static_region_i/system_ila_0/inst/net_slot_1_axi_araddr [31:0] $end
$var reg 4 g static_region_i/system_ila_0/inst/net_slot_1_axi_arcache [3:0] $end
$var reg 8 k static_region_i/system_ila_0/inst/net_slot_1_axi_arlen [7:0] $end
$var reg 1 s static_region_i/system_ila_0/inst/net_slot_1_axi_arlock $end
$var reg 3 t static_region_i/system_ila_0/inst/net_slot_1_axi_arprot [2:0] $end
$var reg 4 w static_region_i/system_ila_0/inst/net_slot_1_axi_arqos [3:0] $end
$var reg 4 { static_region_i/system_ila_0/inst/net_slot_1_axi_arregion [3:0] $end
$var reg 3 !" static_region_i/system_ila_0/inst/net_slot_1_axi_arsize [2:0] $end
$var reg 2 $" static_region_i/system_ila_0/inst/net_slot_1_axi_aw_cnt [1:0] $end
$var reg 32 &" static_region_i/system_ila_0/inst/net_slot_1_axi_awaddr [31:0] $end
$var reg 4 F" static_region_i/system_ila_0/inst/net_slot_1_axi_awcache [3:0] $end
$var reg 8 J" static_region_i/system_ila_0/inst/net_slot_1_axi_awlen [7:0] $end
$var reg 1 R" static_region_i/system_ila_0/inst/net_slot_1_axi_awlock $end
$var reg 3 S" static_region_i/system_ila_0/inst/net_slot_1_axi_awprot [2:0] $end
$var reg 4 V" static_region_i/system_ila_0/inst/net_slot_1_axi_awqos [3:0] $end
$var reg 4 Z" static_region_i/system_ila_0/inst/net_slot_1_axi_awregion [3:0] $end
$var reg 3 ^" static_region_i/system_ila_0/inst/net_slot_1_axi_awsize [2:0] $end
$var reg 2 a" static_region_i/system_ila_0/inst/net_slot_1_axi_b_cnt [1:0] $end
$var reg 2 c" static_region_i/system_ila_0/inst/net_slot_1_axi_bresp [1:0] $end
$var reg 2 e" static_region_i/system_ila_0/inst/net_slot_1_axi_r_cnt [1:0] $end
$var reg 32 g" static_region_i/system_ila_0/inst/net_slot_1_axi_rdata [31:0] $end
$var reg 2 )# static_region_i/system_ila_0/inst/net_slot_1_axi_rresp [1:0] $end
$var reg 32 +# static_region_i/system_ila_0/inst/net_slot_1_axi_wdata [31:0] $end
$var reg 4 K# static_region_i/system_ila_0/inst/net_slot_1_axi_wstrb [3:0] $end
$var reg 2 O# static_region_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl [1:0] $end
$var reg 1 Q# static_region_i/system_ila_0/inst/net_slot_1_axi_awvalid $end
$var reg 1 R# static_region_i/system_ila_0/inst/net_slot_1_axi_awready $end
$var reg 1 S# static_region_i/system_ila_0/inst/net_slot_1_axi_wvalid $end
$var reg 3 T# static_region_i/system_ila_0/inst/net_slot_1_axi_w_ctrl [2:0] $end
$var reg 1 W# static_region_i/system_ila_0/inst/net_slot_1_axi_wready $end
$var reg 1 X# static_region_i/system_ila_0/inst/net_slot_1_axi_wlast $end
$var reg 2 Y# static_region_i/system_ila_0/inst/net_slot_1_axi_b_ctrl [1:0] $end
$var reg 1 [# static_region_i/system_ila_0/inst/net_slot_1_axi_bvalid $end
$var reg 1 \# static_region_i/system_ila_0/inst/net_slot_1_axi_bready $end
$var reg 1 ]# static_region_i/system_ila_0/inst/net_slot_1_axi_arvalid $end
$var reg 2 ^# static_region_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl [1:0] $end
$var reg 1 `# static_region_i/system_ila_0/inst/net_slot_1_axi_arready $end
$var reg 3 a# static_region_i/system_ila_0/inst/net_slot_1_axi_r_ctrl [2:0] $end
$var reg 1 d# static_region_i/system_ila_0/inst/net_slot_1_axi_rvalid $end
$var reg 1 e# static_region_i/system_ila_0/inst/net_slot_1_axi_rready $end
$var reg 1 f# static_region_i/system_ila_0/inst/net_slot_1_axi_rlast $end
$var reg 2 g# static_region_i/system_ila_0/inst/net_slot_2_axi_ar_cnt [1:0] $end
$var reg 32 i# static_region_i/system_ila_0/inst/net_slot_2_axi_araddr [31:0] $end
$var reg 4 +$ static_region_i/system_ila_0/inst/net_slot_2_axi_arcache [3:0] $end
$var reg 8 /$ static_region_i/system_ila_0/inst/net_slot_2_axi_arlen [7:0] $end
$var reg 1 7$ static_region_i/system_ila_0/inst/net_slot_2_axi_arlock $end
$var reg 3 8$ static_region_i/system_ila_0/inst/net_slot_2_axi_arprot [2:0] $end
$var reg 4 ;$ static_region_i/system_ila_0/inst/net_slot_2_axi_arqos [3:0] $end
$var reg 4 ?$ static_region_i/system_ila_0/inst/net_slot_2_axi_arregion [3:0] $end
$var reg 3 C$ static_region_i/system_ila_0/inst/net_slot_2_axi_arsize [2:0] $end
$var reg 2 F$ static_region_i/system_ila_0/inst/net_slot_2_axi_aw_cnt [1:0] $end
$var reg 32 H$ static_region_i/system_ila_0/inst/net_slot_2_axi_awaddr [31:0] $end
$var reg 4 h$ static_region_i/system_ila_0/inst/net_slot_2_axi_awcache [3:0] $end
$var reg 8 l$ static_region_i/system_ila_0/inst/net_slot_2_axi_awlen [7:0] $end
$var reg 1 t$ static_region_i/system_ila_0/inst/net_slot_2_axi_awlock $end
$var reg 3 u$ static_region_i/system_ila_0/inst/net_slot_2_axi_awprot [2:0] $end
$var reg 4 x$ static_region_i/system_ila_0/inst/net_slot_2_axi_awqos [3:0] $end
$var reg 4 |$ static_region_i/system_ila_0/inst/net_slot_2_axi_awregion [3:0] $end
$var reg 3 "% static_region_i/system_ila_0/inst/net_slot_2_axi_awsize [2:0] $end
$var reg 2 %% static_region_i/system_ila_0/inst/net_slot_2_axi_b_cnt [1:0] $end
$var reg 2 '% static_region_i/system_ila_0/inst/net_slot_2_axi_bresp [1:0] $end
$var reg 2 )% static_region_i/system_ila_0/inst/net_slot_2_axi_r_cnt [1:0] $end
$var reg 32 +% static_region_i/system_ila_0/inst/net_slot_2_axi_rdata [31:0] $end
$var reg 2 K% static_region_i/system_ila_0/inst/net_slot_2_axi_rresp [1:0] $end
$var reg 32 M% static_region_i/system_ila_0/inst/net_slot_2_axi_wdata [31:0] $end
$var reg 4 m% static_region_i/system_ila_0/inst/net_slot_2_axi_wstrb [3:0] $end
$var reg 2 q% static_region_i/system_ila_0/inst/net_slot_2_axi_aw_ctrl [1:0] $end
$var reg 1 s% static_region_i/system_ila_0/inst/net_slot_2_axi_awvalid $end
$var reg 1 t% static_region_i/system_ila_0/inst/net_slot_2_axi_awready $end
$var reg 3 u% static_region_i/system_ila_0/inst/net_slot_2_axi_w_ctrl [2:0] $end
$var reg 1 x% static_region_i/system_ila_0/inst/net_slot_2_axi_wvalid $end
$var reg 1 y% static_region_i/system_ila_0/inst/net_slot_2_axi_wready $end
$var reg 1 z% static_region_i/system_ila_0/inst/net_slot_2_axi_wlast $end
$var reg 1 {% static_region_i/system_ila_0/inst/net_slot_2_axi_bvalid $end
$var reg 2 |% static_region_i/system_ila_0/inst/net_slot_2_axi_b_ctrl [1:0] $end
$var reg 1 ~% static_region_i/system_ila_0/inst/net_slot_2_axi_bready $end
$var reg 1 !& static_region_i/system_ila_0/inst/net_slot_2_axi_arvalid $end
$var reg 2 "& static_region_i/system_ila_0/inst/net_slot_2_axi_ar_ctrl [1:0] $end
$var reg 1 $& static_region_i/system_ila_0/inst/net_slot_2_axi_arready $end
$var reg 3 %& static_region_i/system_ila_0/inst/net_slot_2_axi_r_ctrl [2:0] $end
$var reg 1 (& static_region_i/system_ila_0/inst/net_slot_2_axi_rvalid $end
$var reg 1 )& static_region_i/system_ila_0/inst/net_slot_2_axi_rready $end
$var reg 1 *& static_region_i/system_ila_0/inst/net_slot_2_axi_rlast $end
$var reg 2 +& static_region_i/system_ila_0/inst/net_slot_3_axi_ar_cnt [1:0] $end
$var reg 32 -& static_region_i/system_ila_0/inst/net_slot_3_axi_araddr [31:0] $end
$var reg 4 M& static_region_i/system_ila_0/inst/net_slot_3_axi_arcache [3:0] $end
$var reg 8 Q& static_region_i/system_ila_0/inst/net_slot_3_axi_arlen [7:0] $end
$var reg 1 Y& static_region_i/system_ila_0/inst/net_slot_3_axi_arlock $end
$var reg 3 Z& static_region_i/system_ila_0/inst/net_slot_3_axi_arprot [2:0] $end
$var reg 4 ]& static_region_i/system_ila_0/inst/net_slot_3_axi_arqos [3:0] $end
$var reg 4 a& static_region_i/system_ila_0/inst/net_slot_3_axi_arregion [3:0] $end
$var reg 3 e& static_region_i/system_ila_0/inst/net_slot_3_axi_arsize [2:0] $end
$var reg 2 h& static_region_i/system_ila_0/inst/net_slot_3_axi_aw_cnt [1:0] $end
$var reg 32 j& static_region_i/system_ila_0/inst/net_slot_3_axi_awaddr [31:0] $end
$var reg 4 ,' static_region_i/system_ila_0/inst/net_slot_3_axi_awcache [3:0] $end
$var reg 8 0' static_region_i/system_ila_0/inst/net_slot_3_axi_awlen [7:0] $end
$var reg 1 8' static_region_i/system_ila_0/inst/net_slot_3_axi_awlock $end
$var reg 3 9' static_region_i/system_ila_0/inst/net_slot_3_axi_awprot [2:0] $end
$var reg 4 <' static_region_i/system_ila_0/inst/net_slot_3_axi_awqos [3:0] $end
$var reg 4 @' static_region_i/system_ila_0/inst/net_slot_3_axi_awregion [3:0] $end
$var reg 3 D' static_region_i/system_ila_0/inst/net_slot_3_axi_awsize [2:0] $end
$var reg 2 G' static_region_i/system_ila_0/inst/net_slot_3_axi_b_cnt [1:0] $end
$var reg 2 I' static_region_i/system_ila_0/inst/net_slot_3_axi_bresp [1:0] $end
$var reg 2 K' static_region_i/system_ila_0/inst/net_slot_3_axi_r_cnt [1:0] $end
$var reg 32 M' static_region_i/system_ila_0/inst/net_slot_3_axi_rdata [31:0] $end
$var reg 2 m' static_region_i/system_ila_0/inst/net_slot_3_axi_rresp [1:0] $end
$var reg 32 o' static_region_i/system_ila_0/inst/net_slot_3_axi_wdata [31:0] $end
$var reg 4 1( static_region_i/system_ila_0/inst/net_slot_3_axi_wstrb [3:0] $end
$var reg 2 5( static_region_i/system_ila_0/inst/net_slot_3_axi_aw_ctrl [1:0] $end
$var reg 1 7( static_region_i/system_ila_0/inst/net_slot_3_axi_awvalid $end
$var reg 1 8( static_region_i/system_ila_0/inst/net_slot_3_axi_awready $end
$var reg 1 9( static_region_i/system_ila_0/inst/net_slot_3_axi_wvalid $end
$var reg 3 :( static_region_i/system_ila_0/inst/net_slot_3_axi_w_ctrl [2:0] $end
$var reg 1 =( static_region_i/system_ila_0/inst/net_slot_3_axi_wready $end
$var reg 1 >( static_region_i/system_ila_0/inst/net_slot_3_axi_wlast $end
$var reg 1 ?( static_region_i/system_ila_0/inst/net_slot_3_axi_bvalid $end
$var reg 2 @( static_region_i/system_ila_0/inst/net_slot_3_axi_b_ctrl [1:0] $end
$var reg 1 B( static_region_i/system_ila_0/inst/net_slot_3_axi_bready $end
$var reg 2 C( static_region_i/system_ila_0/inst/net_slot_3_axi_ar_ctrl [1:0] $end
$var reg 1 E( static_region_i/system_ila_0/inst/net_slot_3_axi_arvalid $end
$var reg 1 F( static_region_i/system_ila_0/inst/net_slot_3_axi_arready $end
$var reg 1 G( static_region_i/system_ila_0/inst/net_slot_3_axi_rvalid $end
$var reg 3 H( static_region_i/system_ila_0/inst/net_slot_3_axi_r_ctrl [2:0] $end
$var reg 1 K( static_region_i/system_ila_0/inst/net_slot_3_axi_rready $end
$var reg 1 L( static_region_i/system_ila_0/inst/net_slot_3_axi_rlast $end
$var reg 2 M( static_region_i/system_ila_0/inst/net_slot_4_axi_ar_cnt [1:0] $end
$var reg 32 O( static_region_i/system_ila_0/inst/net_slot_4_axi_araddr [31:0] $end
$var reg 4 o( static_region_i/system_ila_0/inst/net_slot_4_axi_arcache [3:0] $end
$var reg 8 s( static_region_i/system_ila_0/inst/net_slot_4_axi_arlen [7:0] $end
$var reg 1 {( static_region_i/system_ila_0/inst/net_slot_4_axi_arlock $end
$var reg 3 |( static_region_i/system_ila_0/inst/net_slot_4_axi_arprot [2:0] $end
$var reg 4 !) static_region_i/system_ila_0/inst/net_slot_4_axi_arqos [3:0] $end
$var reg 4 %) static_region_i/system_ila_0/inst/net_slot_4_axi_arregion [3:0] $end
$var reg 3 )) static_region_i/system_ila_0/inst/net_slot_4_axi_arsize [2:0] $end
$var reg 2 ,) static_region_i/system_ila_0/inst/net_slot_4_axi_aw_cnt [1:0] $end
$var reg 32 .) static_region_i/system_ila_0/inst/net_slot_4_axi_awaddr [31:0] $end
$var reg 4 N) static_region_i/system_ila_0/inst/net_slot_4_axi_awcache [3:0] $end
$var reg 8 R) static_region_i/system_ila_0/inst/net_slot_4_axi_awlen [7:0] $end
$var reg 1 Z) static_region_i/system_ila_0/inst/net_slot_4_axi_awlock $end
$var reg 3 [) static_region_i/system_ila_0/inst/net_slot_4_axi_awprot [2:0] $end
$var reg 4 ^) static_region_i/system_ila_0/inst/net_slot_4_axi_awqos [3:0] $end
$var reg 4 b) static_region_i/system_ila_0/inst/net_slot_4_axi_awregion [3:0] $end
$var reg 3 f) static_region_i/system_ila_0/inst/net_slot_4_axi_awsize [2:0] $end
$var reg 2 i) static_region_i/system_ila_0/inst/net_slot_4_axi_b_cnt [1:0] $end
$var reg 2 k) static_region_i/system_ila_0/inst/net_slot_4_axi_bresp [1:0] $end
$var reg 2 m) static_region_i/system_ila_0/inst/net_slot_4_axi_r_cnt [1:0] $end
$var reg 32 o) static_region_i/system_ila_0/inst/net_slot_4_axi_rdata [31:0] $end
$var reg 2 1* static_region_i/system_ila_0/inst/net_slot_4_axi_rresp [1:0] $end
$var reg 32 3* static_region_i/system_ila_0/inst/net_slot_4_axi_wdata [31:0] $end
$var reg 4 S* static_region_i/system_ila_0/inst/net_slot_4_axi_wstrb [3:0] $end
$var reg 2 W* static_region_i/system_ila_0/inst/net_slot_4_axi_aw_ctrl [1:0] $end
$var reg 1 Y* static_region_i/system_ila_0/inst/net_slot_4_axi_awvalid $end
$var reg 1 Z* static_region_i/system_ila_0/inst/net_slot_4_axi_awready $end
$var reg 3 [* static_region_i/system_ila_0/inst/net_slot_4_axi_w_ctrl [2:0] $end
$var reg 1 ^* static_region_i/system_ila_0/inst/net_slot_4_axi_wvalid $end
$var reg 1 _* static_region_i/system_ila_0/inst/net_slot_4_axi_wready $end
$var reg 1 `* static_region_i/system_ila_0/inst/net_slot_4_axi_wlast $end
$var reg 1 a* static_region_i/system_ila_0/inst/net_slot_4_axi_bvalid $end
$var reg 2 b* static_region_i/system_ila_0/inst/net_slot_4_axi_b_ctrl [1:0] $end
$var reg 1 d* static_region_i/system_ila_0/inst/net_slot_4_axi_bready $end
$var reg 1 e* static_region_i/system_ila_0/inst/net_slot_4_axi_arvalid $end
$var reg 2 f* static_region_i/system_ila_0/inst/net_slot_4_axi_ar_ctrl [1:0] $end
$var reg 1 h* static_region_i/system_ila_0/inst/net_slot_4_axi_arready $end
$var reg 1 i* static_region_i/system_ila_0/inst/net_slot_4_axi_rvalid $end
$var reg 3 j* static_region_i/system_ila_0/inst/net_slot_4_axi_r_ctrl [2:0] $end
$var reg 1 m* static_region_i/system_ila_0/inst/net_slot_4_axi_rready $end
$var reg 1 n* static_region_i/system_ila_0/inst/net_slot_4_axi_rlast $end
$var reg 2 o* static_region_i/system_ila_0/inst/net_slot_5_axi_ar_cnt [1:0] $end
$var reg 32 q* static_region_i/system_ila_0/inst/net_slot_5_axi_araddr [31:0] $end
$var reg 4 3+ static_region_i/system_ila_0/inst/net_slot_5_axi_arcache [3:0] $end
$var reg 8 7+ static_region_i/system_ila_0/inst/net_slot_5_axi_arlen [7:0] $end
$var reg 1 ?+ static_region_i/system_ila_0/inst/net_slot_5_axi_arlock $end
$var reg 3 @+ static_region_i/system_ila_0/inst/net_slot_5_axi_arprot [2:0] $end
$var reg 4 C+ static_region_i/system_ila_0/inst/net_slot_5_axi_arqos [3:0] $end
$var reg 4 G+ static_region_i/system_ila_0/inst/net_slot_5_axi_arregion [3:0] $end
$var reg 3 K+ static_region_i/system_ila_0/inst/net_slot_5_axi_arsize [2:0] $end
$var reg 2 N+ static_region_i/system_ila_0/inst/net_slot_5_axi_aw_cnt [1:0] $end
$var reg 32 P+ static_region_i/system_ila_0/inst/net_slot_5_axi_awaddr [31:0] $end
$var reg 4 p+ static_region_i/system_ila_0/inst/net_slot_5_axi_awcache [3:0] $end
$var reg 8 t+ static_region_i/system_ila_0/inst/net_slot_5_axi_awlen [7:0] $end
$var reg 1 |+ static_region_i/system_ila_0/inst/net_slot_5_axi_awlock $end
$var reg 3 }+ static_region_i/system_ila_0/inst/net_slot_5_axi_awprot [2:0] $end
$var reg 4 ", static_region_i/system_ila_0/inst/net_slot_5_axi_awqos [3:0] $end
$var reg 4 &, static_region_i/system_ila_0/inst/net_slot_5_axi_awregion [3:0] $end
$var reg 3 *, static_region_i/system_ila_0/inst/net_slot_5_axi_awsize [2:0] $end
$var reg 2 -, static_region_i/system_ila_0/inst/net_slot_5_axi_b_cnt [1:0] $end
$var reg 2 /, static_region_i/system_ila_0/inst/net_slot_5_axi_bresp [1:0] $end
$var reg 2 1, static_region_i/system_ila_0/inst/net_slot_5_axi_r_cnt [1:0] $end
$var reg 32 3, static_region_i/system_ila_0/inst/net_slot_5_axi_rdata [31:0] $end
$var reg 2 S, static_region_i/system_ila_0/inst/net_slot_5_axi_rresp [1:0] $end
$var reg 32 U, static_region_i/system_ila_0/inst/net_slot_5_axi_wdata [31:0] $end
$var reg 4 u, static_region_i/system_ila_0/inst/net_slot_5_axi_wstrb [3:0] $end
$var reg 2 y, static_region_i/system_ila_0/inst/net_slot_5_axi_aw_ctrl [1:0] $end
$var reg 1 {, static_region_i/system_ila_0/inst/net_slot_5_axi_awvalid $end
$var reg 1 |, static_region_i/system_ila_0/inst/net_slot_5_axi_awready $end
$var reg 3 }, static_region_i/system_ila_0/inst/net_slot_5_axi_w_ctrl [2:0] $end
$var reg 1 "- static_region_i/system_ila_0/inst/net_slot_5_axi_wvalid $end
$var reg 1 #- static_region_i/system_ila_0/inst/net_slot_5_axi_wready $end
$var reg 1 $- static_region_i/system_ila_0/inst/net_slot_5_axi_wlast $end
$var reg 2 %- static_region_i/system_ila_0/inst/net_slot_5_axi_b_ctrl [1:0] $end
$var reg 1 '- static_region_i/system_ila_0/inst/net_slot_5_axi_bvalid $end
$var reg 1 (- static_region_i/system_ila_0/inst/net_slot_5_axi_bready $end
$var reg 1 )- static_region_i/system_ila_0/inst/net_slot_5_axi_arvalid $end
$var reg 2 *- static_region_i/system_ila_0/inst/net_slot_5_axi_ar_ctrl [1:0] $end
$var reg 1 ,- static_region_i/system_ila_0/inst/net_slot_5_axi_arready $end
$var reg 3 -- static_region_i/system_ila_0/inst/net_slot_5_axi_r_ctrl [2:0] $end
$var reg 1 0- static_region_i/system_ila_0/inst/net_slot_5_axi_rvalid $end
$var reg 1 1- static_region_i/system_ila_0/inst/net_slot_5_axi_rready $end
$var reg 1 2- static_region_i/system_ila_0/inst/net_slot_5_axi_rlast $end
$var reg 2 3- static_region_i/system_ila_0/inst/net_slot_6_axi_ar_cnt [1:0] $end
$var reg 32 5- static_region_i/system_ila_0/inst/net_slot_6_axi_araddr [31:0] $end
$var reg 4 U- static_region_i/system_ila_0/inst/net_slot_6_axi_arcache [3:0] $end
$var reg 8 Y- static_region_i/system_ila_0/inst/net_slot_6_axi_arlen [7:0] $end
$var reg 1 a- static_region_i/system_ila_0/inst/net_slot_6_axi_arlock $end
$var reg 3 b- static_region_i/system_ila_0/inst/net_slot_6_axi_arprot [2:0] $end
$var reg 4 e- static_region_i/system_ila_0/inst/net_slot_6_axi_arqos [3:0] $end
$var reg 4 i- static_region_i/system_ila_0/inst/net_slot_6_axi_arregion [3:0] $end
$var reg 3 m- static_region_i/system_ila_0/inst/net_slot_6_axi_arsize [2:0] $end
$var reg 2 p- static_region_i/system_ila_0/inst/net_slot_6_axi_aw_cnt [1:0] $end
$var reg 32 r- static_region_i/system_ila_0/inst/net_slot_6_axi_awaddr [31:0] $end
$var reg 4 4. static_region_i/system_ila_0/inst/net_slot_6_axi_awcache [3:0] $end
$var reg 8 8. static_region_i/system_ila_0/inst/net_slot_6_axi_awlen [7:0] $end
$var reg 1 @. static_region_i/system_ila_0/inst/net_slot_6_axi_awlock $end
$var reg 3 A. static_region_i/system_ila_0/inst/net_slot_6_axi_awprot [2:0] $end
$var reg 4 D. static_region_i/system_ila_0/inst/net_slot_6_axi_awqos [3:0] $end
$var reg 4 H. static_region_i/system_ila_0/inst/net_slot_6_axi_awregion [3:0] $end
$var reg 3 L. static_region_i/system_ila_0/inst/net_slot_6_axi_awsize [2:0] $end
$var reg 2 O. static_region_i/system_ila_0/inst/net_slot_6_axi_b_cnt [1:0] $end
$var reg 2 Q. static_region_i/system_ila_0/inst/net_slot_6_axi_bresp [1:0] $end
$var reg 2 S. static_region_i/system_ila_0/inst/net_slot_6_axi_r_cnt [1:0] $end
$var reg 32 U. static_region_i/system_ila_0/inst/net_slot_6_axi_rdata [31:0] $end
$var reg 2 u. static_region_i/system_ila_0/inst/net_slot_6_axi_rresp [1:0] $end
$var reg 32 w. static_region_i/system_ila_0/inst/net_slot_6_axi_wdata [31:0] $end
$var reg 4 9/ static_region_i/system_ila_0/inst/net_slot_6_axi_wstrb [3:0] $end
$var reg 2 =/ static_region_i/system_ila_0/inst/net_slot_6_axi_aw_ctrl [1:0] $end
$var reg 1 ?/ static_region_i/system_ila_0/inst/net_slot_6_axi_awvalid $end
$var reg 1 @/ static_region_i/system_ila_0/inst/net_slot_6_axi_awready $end
$var reg 3 A/ static_region_i/system_ila_0/inst/net_slot_6_axi_w_ctrl [2:0] $end
$var reg 1 D/ static_region_i/system_ila_0/inst/net_slot_6_axi_wvalid $end
$var reg 1 E/ static_region_i/system_ila_0/inst/net_slot_6_axi_wready $end
$var reg 1 F/ static_region_i/system_ila_0/inst/net_slot_6_axi_wlast $end
$var reg 1 G/ static_region_i/system_ila_0/inst/net_slot_6_axi_bvalid $end
$var reg 2 H/ static_region_i/system_ila_0/inst/net_slot_6_axi_b_ctrl [1:0] $end
$var reg 1 J/ static_region_i/system_ila_0/inst/net_slot_6_axi_bready $end
$var reg 1 K/ static_region_i/system_ila_0/inst/net_slot_6_axi_arvalid $end
$var reg 2 L/ static_region_i/system_ila_0/inst/net_slot_6_axi_ar_ctrl [1:0] $end
$var reg 1 N/ static_region_i/system_ila_0/inst/net_slot_6_axi_arready $end
$var reg 3 O/ static_region_i/system_ila_0/inst/net_slot_6_axi_r_ctrl [2:0] $end
$var reg 1 R/ static_region_i/system_ila_0/inst/net_slot_6_axi_rvalid $end
$var reg 1 S/ static_region_i/system_ila_0/inst/net_slot_6_axi_rready $end
$var reg 1 T/ static_region_i/system_ila_0/inst/net_slot_6_axi_rlast $end
$var reg 32 U/ static_region_i/system_ila_0/inst/net_slot_7_axis_tdata [31:0] $end
$var reg 1 u/ static_region_i/system_ila_0/inst/net_slot_7_axis_tvalid $end
$var reg 1 v/ static_region_i/system_ila_0/inst/net_slot_7_axis_tready $end
$var reg 1 w/ static_region_i/system_ila_0/inst/net_slot_7_axis_tlast $end
$var reg 32 x/ static_region_i/system_ila_0/inst/net_slot_8_axis_tdata [31:0] $end
$var reg 1 :0 static_region_i/system_ila_0/inst/net_slot_8_axis_tvalid $end
$var reg 1 ;0 static_region_i/system_ila_0/inst/net_slot_8_axis_tready $end
$var reg 1 <0 static_region_i/system_ila_0/inst/net_slot_8_axis_tlast $end
$var reg 32 =0 static_region_i/system_ila_0/inst/net_slot_9_axis_tdata [31:0] $end
$var reg 1 ]0 static_region_i/system_ila_0/inst/net_slot_9_axis_tvalid $end
$var reg 1 ^0 static_region_i/system_ila_0/inst/net_slot_9_axis_tready $end
$var reg 1 _0 static_region_i/system_ila_0/inst/net_slot_9_axis_tlast $end
$var reg 32 `0 static_region_i/system_ila_0/inst/net_slot_10_axis_tdata [31:0] $end
$var reg 1 "1 static_region_i/system_ila_0/inst/net_slot_10_axis_tvalid $end
$var reg 1 #1 static_region_i/system_ila_0/inst/net_slot_10_axis_tready $end
$var reg 1 $1 static_region_i/system_ila_0/inst/net_slot_10_axis_tlast $end
$var reg 32 %1 static_region_i/system_ila_0/inst/net_slot_11_axis_tdata [31:0] $end
$var reg 1 E1 static_region_i/system_ila_0/inst/net_slot_11_axis_tvalid $end
$var reg 1 F1 static_region_i/system_ila_0/inst/net_slot_11_axis_tready $end
$var reg 1 G1 static_region_i/system_ila_0/inst/net_slot_11_axis_tlast $end
$var reg 3 H1 AR_Channel__i1_s1___input_memory_0_m_axi_output_r_ [2:0] $end
$var reg 3 K1 AR_Channel__i1_s2___output_layer_0_m_axi_output_r_ [2:0] $end
$var reg 3 N1 AR_Channel__i1_s3___output_layer_1_m_axi_output_r_ [2:0] $end
$var reg 3 Q1 AR_Channel__i1_s4___output_layer_2_m_axi_output_r_ [2:0] $end
$var reg 3 T1 AR_Channel__i1_s5___output_layer_3_m_axi_output_r_ [2:0] $end
$var reg 3 W1 AR_Channel__i1_s6___output_layer_4_m_axi_output_r_ [2:0] $end
$var reg 3 Z1 AW_Channel__i1_s1___input_memory_0_m_axi_output_r_ [2:0] $end
$var reg 3 ]1 AW_Channel__i1_s2___output_layer_0_m_axi_output_r_ [2:0] $end
$var reg 3 `1 AW_Channel__i1_s3___output_layer_1_m_axi_output_r_ [2:0] $end
$var reg 3 c1 AW_Channel__i1_s4___output_layer_2_m_axi_output_r_ [2:0] $end
$var reg 3 f1 AW_Channel__i1_s5___output_layer_3_m_axi_output_r_ [2:0] $end
$var reg 3 i1 AW_Channel__i1_s6___output_layer_4_m_axi_output_r_ [2:0] $end
$var reg 3 l1 B_Channel__i1_s1___input_memory_0_m_axi_output_r_ [2:0] $end
$var reg 3 o1 B_Channel__i1_s2___output_layer_0_m_axi_output_r_ [2:0] $end
$var reg 3 r1 B_Channel__i1_s3___output_layer_1_m_axi_output_r_ [2:0] $end
$var reg 3 u1 B_Channel__i1_s4___output_layer_2_m_axi_output_r_ [2:0] $end
$var reg 3 x1 B_Channel__i1_s5___output_layer_3_m_axi_output_r_ [2:0] $end
$var reg 3 {1 B_Channel__i1_s6___output_layer_4_m_axi_output_r_ [2:0] $end
$var reg 3 ~1 R_Channel__i1_s1___input_memory_0_m_axi_output_r_ [2:0] $end
$var reg 3 #2 R_Channel__i1_s2___output_layer_0_m_axi_output_r_ [2:0] $end
$var reg 3 &2 R_Channel__i1_s3___output_layer_1_m_axi_output_r_ [2:0] $end
$var reg 3 )2 R_Channel__i1_s4___output_layer_2_m_axi_output_r_ [2:0] $end
$var reg 3 ,2 R_Channel__i1_s5___output_layer_3_m_axi_output_r_ [2:0] $end
$var reg 3 /2 R_Channel__i1_s6___output_layer_4_m_axi_output_r_ [2:0] $end
$var reg 3 22 T_Channel__i1_s0___input_layer_0_output_r_ [2:0] $end
$var reg 3 52 T_Channel__i1_s10___output_layer_3_output_stream_V_ [2:0] $end
$var reg 3 82 T_Channel__i1_s11___output_layer_4_output_stream_V_ [2:0] $end
$var reg 3 ;2 T_Channel__i1_s7___output_layer_0_output_stream_V_ [2:0] $end
$var reg 3 >2 T_Channel__i1_s8___output_layer_1_output_stream_V_ [2:0] $end
$var reg 3 A2 T_Channel__i1_s9___output_layer_2_output_stream_V_ [2:0] $end
$var reg 3 D2 W_Channel__i1_s1___input_memory_0_m_axi_output_r_ [2:0] $end
$var reg 3 G2 W_Channel__i1_s2___output_layer_0_m_axi_output_r_ [2:0] $end
$var reg 3 J2 W_Channel__i1_s3___output_layer_1_m_axi_output_r_ [2:0] $end
$var reg 3 M2 W_Channel__i1_s4___output_layer_2_m_axi_output_r_ [2:0] $end
$var reg 3 P2 W_Channel__i1_s5___output_layer_3_m_axi_output_r_ [2:0] $end
$var reg 3 S2 W_Channel__i1_s6___output_layer_4_m_axi_output_r_ [2:0] $end
$var reg 1 V2 _TRIGGER $end
$var reg 1 W2 _WINDOW $end
$var reg 1 X2 _GAP $end
$upscope $end
$enddefinitions $end
