// Seed: 168241170
module module_0 (
    output uwire id_0,
    output wor id_1
    , id_9,
    input uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri id_5,
    output tri id_6,
    input supply1 id_7
);
  wire id_10;
  assign id_0 = {id_9, 0, 1};
  wire id_11;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    input  tri0 id_2,
    input  wire id_3
);
  id_5(
      1'b0 * id_2, 1, 1, id_2, 1, id_3
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0
  );
endmodule
