#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x124e09240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124e093b0 .scope module, "rasterizer_tb" "rasterizer_tb" 3 4;
 .timescale -9 -12;
P_0x124e09710 .param/l "H" 0 3 6, +C4<00000000000000000000000001000000>;
P_0x124e09750 .param/l "W" 0 3 6, +C4<00000000000000000000000001000000>;
v0x124e22680_0 .var "clk", 0 0;
v0x124e22710_0 .net "color", 7 0, v0x124e21390_0;  1 drivers
v0x124e227a0_0 .var "hcount_in", 5 0;
v0x124e22850_0 .var "new_frame", 0 0;
v0x124e22900_0 .var "obj_done", 0 0;
v0x124e229d0_0 .var "rst", 0 0;
v0x124e22a60_0 .var "valid_tri", 0 0;
v0x124e22b10_0 .var "vcount_in", 5 0;
S_0x124e0aef0 .scope module, "uut" "rasterizer" 3 21, 4 1 0, S_0x124e093b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "valid_tri";
    .port_info 3 /INPUT 1 "obj_done";
    .port_info 4 /INPUT 1 "new_frame";
    .port_info 5 /INPUT 6 "hcount";
    .port_info 6 /INPUT 6 "vcount";
    .port_info 7 /OUTPUT 8 "color";
P_0x124e0b060 .param/l "BLACK" 1 4 17, C4<00000000>;
P_0x124e0b0a0 .param/l "COLOR" 1 4 17, C4<11001100>;
P_0x124e0b0e0 .param/l "HEIGHT" 0 4 3, +C4<00000000000000000000000001000000>;
P_0x124e0b120 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000001000000>;
enum0x124f07a90 .enum2/s (32)
   "RECEIVE" 0,
   "ITER" 1,
   "SEND" 2
 ;
L_0x124e22bc0 .functor BUFZ 1, v0x124e22a60_0, C4<0>, C4<0>, C4<0>;
L_0x124e23430 .functor AND 1, L_0x124e23020, L_0x124e23300, C4<1>, C4<1>;
L_0x124e23a10 .functor AND 1, L_0x124e23600, L_0x124e238a0, C4<1>, C4<1>;
L_0x124e23ac0 .functor AND 1, L_0x124e23430, L_0x124e23a10, C4<1>, C4<1>;
L_0x124e248f0 .functor NOT 1, v0x124e21260_0, C4<0>, C4<0>, C4<0>;
v0x124e21d20_1 .array/port v0x124e21d20, 1;
L_0x124e25500 .functor BUFZ 1, v0x124e21d20_1, C4<0>, C4<0>, C4<0>;
v0x124e1edd0_0 .net *"_ivl_100", 31 0, L_0x124e24e50;  1 drivers
L_0x118040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e1ee70_0 .net *"_ivl_103", 25 0, L_0x118040640;  1 drivers
v0x124e1ef10_0 .net *"_ivl_104", 31 0, L_0x124e24ef0;  1 drivers
L_0x118040688 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e1efa0_0 .net *"_ivl_107", 25 0, L_0x118040688;  1 drivers
L_0x1180406d0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x124e1f030_0 .net/2u *"_ivl_108", 31 0, L_0x1180406d0;  1 drivers
v0x124e1f100_0 .net *"_ivl_111", 31 0, L_0x124e24d90;  1 drivers
v0x124e1f1b0_0 .net *"_ivl_112", 31 0, L_0x124e250e0;  1 drivers
v0x124e1f260_0 .net *"_ivl_114", 31 0, L_0x124e25300;  1 drivers
v0x124e1f310_0 .net *"_ivl_119", 7 0, L_0x124e25570;  1 drivers
v0x124e1f420_0 .net *"_ivl_121", 7 0, L_0x124e25220;  1 drivers
v0x124e1f4d0_0 .net *"_ivl_14", 31 0, L_0x124e22eb0;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e1f580_0 .net *"_ivl_17", 22 0, L_0x118040178;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0x124e1f630_0 .net/2u *"_ivl_18", 31 0, L_0x1180401c0;  1 drivers
v0x124e1f6e0_0 .net *"_ivl_20", 0 0, L_0x124e23020;  1 drivers
v0x124e1f780_0 .net *"_ivl_22", 31 0, L_0x124e23140;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e1f830_0 .net *"_ivl_25", 22 0, L_0x118040208;  1 drivers
L_0x118040250 .functor BUFT 1, C4<00000000000000000000000011111010>, C4<0>, C4<0>, C4<0>;
v0x124e1f8e0_0 .net/2u *"_ivl_26", 31 0, L_0x118040250;  1 drivers
v0x124e1fa70_0 .net *"_ivl_28", 0 0, L_0x124e23300;  1 drivers
v0x124e1fb00_0 .net *"_ivl_31", 0 0, L_0x124e23430;  1 drivers
v0x124e1fb90_0 .net *"_ivl_32", 31 0, L_0x124e23520;  1 drivers
L_0x118040298 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e1fc40_0 .net *"_ivl_35", 22 0, L_0x118040298;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0x124e1fcf0_0 .net/2u *"_ivl_36", 31 0, L_0x1180402e0;  1 drivers
v0x124e1fda0_0 .net *"_ivl_38", 0 0, L_0x124e23600;  1 drivers
v0x124e1fe40_0 .net *"_ivl_40", 31 0, L_0x124e23780;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e1fef0_0 .net *"_ivl_43", 22 0, L_0x118040328;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000011111010>, C4<0>, C4<0>, C4<0>;
v0x124e1ffa0_0 .net/2u *"_ivl_44", 31 0, L_0x118040370;  1 drivers
v0x124e20050_0 .net *"_ivl_46", 0 0, L_0x124e238a0;  1 drivers
v0x124e200f0_0 .net *"_ivl_49", 0 0, L_0x124e23a10;  1 drivers
v0x124e20190_0 .net *"_ivl_52", 31 0, L_0x124e23bd0;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e20240_0 .net *"_ivl_55", 22 0, L_0x1180403b8;  1 drivers
v0x124e202f0_0 .net *"_ivl_56", 31 0, L_0x124e23cd0;  1 drivers
L_0x118040400 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e203a0_0 .net *"_ivl_59", 22 0, L_0x118040400;  1 drivers
L_0x118040448 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x124e20450_0 .net/2u *"_ivl_60", 31 0, L_0x118040448;  1 drivers
v0x124e1f990_0 .net *"_ivl_63", 31 0, L_0x124e23e50;  1 drivers
v0x124e206e0_0 .net *"_ivl_64", 31 0, L_0x124e23f70;  1 drivers
v0x124e20770_0 .net *"_ivl_66", 31 0, L_0x124e240e0;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e20810_0 .net *"_ivl_69", 25 0, L_0x118040490;  1 drivers
v0x124e208c0_0 .net *"_ivl_70", 31 0, L_0x124e242c0;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e20970_0 .net *"_ivl_73", 25 0, L_0x1180404d8;  1 drivers
L_0x118040520 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x124e20a20_0 .net/2u *"_ivl_74", 31 0, L_0x118040520;  1 drivers
v0x124e20ad0_0 .net *"_ivl_77", 31 0, L_0x124e243e0;  1 drivers
v0x124e20b80_0 .net *"_ivl_78", 31 0, L_0x124e244c0;  1 drivers
v0x124e20c30_0 .net *"_ivl_80", 31 0, L_0x124e24690;  1 drivers
v0x124e20ce0_0 .net *"_ivl_84", 0 0, L_0x124e248f0;  1 drivers
v0x124e20d90_0 .net *"_ivl_86", 31 0, L_0x124e24960;  1 drivers
L_0x118040568 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e20e40_0 .net *"_ivl_89", 22 0, L_0x118040568;  1 drivers
v0x124e20ef0_0 .net *"_ivl_90", 31 0, L_0x124e24a00;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124e20fa0_0 .net *"_ivl_93", 22 0, L_0x1180405b0;  1 drivers
L_0x1180405f8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x124e21050_0 .net/2u *"_ivl_94", 31 0, L_0x1180405f8;  1 drivers
v0x124e21100_0 .net *"_ivl_97", 31 0, L_0x124e24850;  1 drivers
v0x124e211b0_0 .net *"_ivl_98", 31 0, L_0x124e24c50;  1 drivers
v0x124e21260_0 .var "buf_sel", 0 0;
v0x124e21300_0 .net "clk_in", 0 0, v0x124e22680_0;  1 drivers
v0x124e21390_0 .var "color", 7 0;
L_0x118040130 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x124e21440_0 .net "depth", 8 0, L_0x118040130;  1 drivers
v0x124e214f0_0 .net "hcount", 5 0, v0x124e227a0_0;  1 drivers
v0x124e215a0_0 .net "in_tri", 0 0, L_0x124e23ac0;  1 drivers
v0x124e21640_0 .net "new_frame", 0 0, v0x124e22850_0;  1 drivers
v0x124e216e0_0 .net "obj_done", 0 0, v0x124e22900_0;  1 drivers
v0x124e21780_0 .net "read_addr0", 16 0, L_0x124e24770;  1 drivers
v0x124e21830_0 .net "read_addr1", 16 0, L_0x124e253a0;  1 drivers
v0x124e218e0_0 .net "read_out", 7 0, L_0x124e25710;  1 drivers
v0x124e21990_0 .net "read_out0", 16 0, v0x124e1bf10_0;  1 drivers
v0x124e21a50_0 .net "read_out1", 16 0, v0x124e1dd70_0;  1 drivers
v0x124e21ae0_0 .net "read_out_w", 16 0, L_0x124e22d70;  1 drivers
v0x124e204e0_0 .net "rst_in", 0 0, v0x124e229d0_0;  1 drivers
v0x124e205f0_0 .var/2s "state", 31 0;
v0x124e21b70_0 .net "tp_valid_out", 0 0, L_0x124e22bc0;  1 drivers
v0x124e21c00_0 .var "valid_r", 0 0;
v0x124e21c90_0 .net "valid_read", 0 0, L_0x124e25500;  1 drivers
v0x124e21d20 .array "valid_read_pipe", 0 1, 0 0;
v0x124e21dc0_0 .net "valid_tri", 0 0, v0x124e22a60_0;  1 drivers
v0x124e21e60_0 .net "vcount", 5 0, v0x124e22b10_0;  1 drivers
v0x124e21f10_0 .var "wea0", 0 0;
v0x124e21fc0_0 .var "wea1", 0 0;
v0x124e22050_0 .var "write_addr", 16 0;
v0x124e220e0_0 .var "write_in", 16 0;
v0x124e221b0_0 .var "x_iter", 8 0;
L_0x118040010 .functor BUFT 1, C4<001000000>, C4<0>, C4<0>, C4<0>;
v0x124e22250_0 .net "x_max", 8 0, L_0x118040010;  1 drivers
L_0x118040058 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x124e22300_0 .net "x_min", 8 0, L_0x118040058;  1 drivers
v0x124e223b0_0 .var "y_iter", 8 0;
L_0x1180400a0 .functor BUFT 1, C4<001000000>, C4<0>, C4<0>, C4<0>;
v0x124e22460_0 .net "y_max", 8 0, L_0x1180400a0;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x124e22510_0 .net "y_min", 8 0, L_0x1180400e8;  1 drivers
L_0x124e22d70 .functor MUXZ 17, v0x124e1dd70_0, v0x124e1bf10_0, v0x124e21260_0, C4<>;
L_0x124e22eb0 .concat [ 9 23 0 0], v0x124e221b0_0, L_0x118040178;
L_0x124e23020 .cmp/ge 32, L_0x124e22eb0, L_0x1180401c0;
L_0x124e23140 .concat [ 9 23 0 0], v0x124e221b0_0, L_0x118040208;
L_0x124e23300 .cmp/gt 32, L_0x118040250, L_0x124e23140;
L_0x124e23520 .concat [ 9 23 0 0], v0x124e223b0_0, L_0x118040298;
L_0x124e23600 .cmp/ge 32, L_0x124e23520, L_0x1180402e0;
L_0x124e23780 .concat [ 9 23 0 0], v0x124e223b0_0, L_0x118040328;
L_0x124e238a0 .cmp/gt 32, L_0x118040370, L_0x124e23780;
L_0x124e23bd0 .concat [ 9 23 0 0], v0x124e221b0_0, L_0x1180403b8;
L_0x124e23cd0 .concat [ 9 23 0 0], v0x124e223b0_0, L_0x118040400;
L_0x124e23e50 .arith/mult 32, L_0x124e23cd0, L_0x118040448;
L_0x124e23f70 .arith/sum 32, L_0x124e23bd0, L_0x124e23e50;
L_0x124e240e0 .concat [ 6 26 0 0], v0x124e227a0_0, L_0x118040490;
L_0x124e242c0 .concat [ 6 26 0 0], v0x124e22b10_0, L_0x1180404d8;
L_0x124e243e0 .arith/mult 32, L_0x124e242c0, L_0x118040520;
L_0x124e244c0 .arith/sum 32, L_0x124e240e0, L_0x124e243e0;
L_0x124e24690 .functor MUXZ 32, L_0x124e244c0, L_0x124e23f70, v0x124e21260_0, C4<>;
L_0x124e24770 .part L_0x124e24690, 0, 17;
L_0x124e24960 .concat [ 9 23 0 0], v0x124e221b0_0, L_0x118040568;
L_0x124e24a00 .concat [ 9 23 0 0], v0x124e223b0_0, L_0x1180405b0;
L_0x124e24850 .arith/mult 32, L_0x124e24a00, L_0x1180405f8;
L_0x124e24c50 .arith/sum 32, L_0x124e24960, L_0x124e24850;
L_0x124e24e50 .concat [ 6 26 0 0], v0x124e227a0_0, L_0x118040640;
L_0x124e24ef0 .concat [ 6 26 0 0], v0x124e22b10_0, L_0x118040688;
L_0x124e24d90 .arith/mult 32, L_0x124e24ef0, L_0x1180406d0;
L_0x124e250e0 .arith/sum 32, L_0x124e24e50, L_0x124e24d90;
L_0x124e25300 .functor MUXZ 32, L_0x124e250e0, L_0x124e24c50, L_0x124e248f0, C4<>;
L_0x124e253a0 .part L_0x124e25300, 0, 17;
L_0x124e25570 .part v0x124e1dd70_0, 9, 8;
L_0x124e25220 .part v0x124e1bf10_0, 9, 8;
L_0x124e25710 .functor MUXZ 8, L_0x124e25220, L_0x124e25570, v0x124e21260_0, C4<>;
L_0x124e25910 .part v0x124e22050_0, 0, 12;
L_0x124e25610 .part L_0x124e24770, 0, 12;
L_0x124e25ce0 .part v0x124e22050_0, 0, 12;
L_0x124e259b0 .part L_0x124e253a0, 0, 12;
S_0x124e0b220 .scope module, "z_buffer0" "xilinx_true_dual_port_read_first_2_clock_ram" 4 181, 5 10 0, S_0x124e0aef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 17 "dina";
    .port_info 3 /INPUT 17 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 17 "douta";
    .port_info 15 /OUTPUT 17 "doutb";
P_0x124e0b390 .param/str "INIT_FILE" 0 5 14, "\000";
P_0x124e0b3d0 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0x124e0b410 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x124e0b450 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000010001>;
v0x124e1bfc0 .array "BRAM", 0 4095, 16 0;
v0x124e1c070_0 .net "addra", 11 0, L_0x124e25910;  1 drivers
v0x124e1c120_0 .net "addrb", 11 0, L_0x124e25610;  1 drivers
v0x124e1c1e0_0 .net "clka", 0 0, v0x124e22680_0;  alias, 1 drivers
v0x124e1c280_0 .net "clkb", 0 0, v0x124e22680_0;  alias, 1 drivers
v0x124e1c350_0 .net "dina", 16 0, v0x124e220e0_0;  1 drivers
o0x1180081c0 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0x124e1c3f0_0 .net "dinb", 16 0, o0x1180081c0;  0 drivers
v0x124e1c4a0_0 .net "douta", 16 0, L_0x124e257b0;  1 drivers
v0x124e1c550_0 .net "doutb", 16 0, v0x124e1bf10_0;  alias, 1 drivers
L_0x118040760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124e1c680_0 .net "ena", 0 0, L_0x118040760;  1 drivers
L_0x1180407a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124e1c720_0 .net "enb", 0 0, L_0x1180407a8;  1 drivers
v0x124e1c7c0_0 .var/i "idx", 31 0;
v0x124e1c870_0 .var "ram_data_a", 16 0;
v0x124e1c920_0 .var "ram_data_b", 16 0;
L_0x1180407f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124e1c9d0_0 .net "regcea", 0 0, L_0x1180407f0;  1 drivers
L_0x118040838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124e1ca70_0 .net "regceb", 0 0, L_0x118040838;  1 drivers
v0x124e1cb10_0 .net "rsta", 0 0, v0x124e229d0_0;  alias, 1 drivers
v0x124e1cca0_0 .net "rstb", 0 0, v0x124e229d0_0;  alias, 1 drivers
v0x124e1cd30_0 .net "wea", 0 0, v0x124e21f10_0;  1 drivers
L_0x118040718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124e1cdc0_0 .net "web", 0 0, L_0x118040718;  1 drivers
S_0x124e0b790 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0x124e0b220;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x124e0b790
v0x124e1b8f0_0 .var/i "depth", 31 0;
TD_rasterizer_tb.uut.z_buffer0.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x124e1b8f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x124e1b8f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x124e1b8f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x124e1b9a0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_0x124e0b220;
 .timescale -9 -12;
v0x124e1bb70_0 .var/i "ram_index", 31 0;
S_0x124e1bc20 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0x124e0b220;
 .timescale -9 -12;
L_0x124e257b0 .functor BUFZ 17, v0x124e1be50_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x124e1be50_0 .var "douta_reg", 16 0;
v0x124e1bf10_0 .var "doutb_reg", 16 0;
E_0x124e1be00 .event posedge, v0x124e1c1e0_0;
S_0x124e1cf50 .scope module, "z_buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 4 203, 5 10 0, S_0x124e0aef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 17 "dina";
    .port_info 3 /INPUT 17 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 17 "douta";
    .port_info 15 /OUTPUT 17 "doutb";
P_0x124e1d120 .param/str "INIT_FILE" 0 5 14, "\000";
P_0x124e1d160 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0x124e1d1a0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x124e1d1e0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000010001>;
v0x124e1de20 .array "BRAM", 0 4095, 16 0;
v0x124e1ded0_0 .net "addra", 11 0, L_0x124e25ce0;  1 drivers
v0x124e1df80_0 .net "addrb", 11 0, L_0x124e259b0;  1 drivers
v0x124e1e040_0 .net "clka", 0 0, v0x124e22680_0;  alias, 1 drivers
v0x124e1e110_0 .net "clkb", 0 0, v0x124e22680_0;  alias, 1 drivers
v0x124e1e1e0_0 .net "dina", 16 0, v0x124e220e0_0;  alias, 1 drivers
o0x118008880 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0x124e1e270_0 .net "dinb", 16 0, o0x118008880;  0 drivers
v0x124e1e300_0 .net "douta", 16 0, L_0x124e25b20;  1 drivers
v0x124e1e3b0_0 .net "doutb", 16 0, v0x124e1dd70_0;  alias, 1 drivers
L_0x1180408c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124e1e4e0_0 .net "ena", 0 0, L_0x1180408c8;  1 drivers
L_0x118040910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124e1e580_0 .net "enb", 0 0, L_0x118040910;  1 drivers
v0x124e1e620_0 .var/i "idx", 31 0;
v0x124e1e6d0_0 .var "ram_data_a", 16 0;
v0x124e1e780_0 .var "ram_data_b", 16 0;
L_0x118040958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124e1e830_0 .net "regcea", 0 0, L_0x118040958;  1 drivers
L_0x1180409a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x124e1e8d0_0 .net "regceb", 0 0, L_0x1180409a0;  1 drivers
v0x124e1e970_0 .net "rsta", 0 0, v0x124e229d0_0;  alias, 1 drivers
v0x124e1eb00_0 .net "rstb", 0 0, v0x124e229d0_0;  alias, 1 drivers
v0x124e1eb90_0 .net "wea", 0 0, v0x124e21fc0_0;  1 drivers
L_0x118040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124e1ec20_0 .net "web", 0 0, L_0x118040880;  1 drivers
S_0x124e1d560 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0x124e1cf50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x124e1d560
v0x124e1d7b0_0 .var/i "depth", 31 0;
TD_rasterizer_tb.uut.z_buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x124e1d7b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x124e1d7b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x124e1d7b0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x124e1d860 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_0x124e1cf50;
 .timescale -9 -12;
v0x124e1da30_0 .var/i "ram_index", 31 0;
S_0x124e1dae0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0x124e1cf50;
 .timescale -9 -12;
L_0x124e25b20 .functor BUFZ 17, v0x124e1dcc0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x124e1dcc0_0 .var "douta_reg", 16 0;
v0x124e1dd70_0 .var "doutb_reg", 16 0;
    .scope S_0x124e1b9a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e1bb70_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x124e1bb70_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 17;
    %ix/getv/s 4, v0x124e1bb70_0;
    %store/vec4a v0x124e1bfc0, 4, 0;
    %load/vec4 v0x124e1bb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124e1bb70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x124e1bc20;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x124e1be50_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x124e1bf10_0, 0, 17;
    %end;
    .thread T_3, $init;
    .scope S_0x124e1bc20;
T_4 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e1cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x124e1be50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x124e1c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x124e1c870_0;
    %assign/vec4 v0x124e1be50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x124e1bc20;
T_5 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e1cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x124e1bf10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x124e1ca70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x124e1c920_0;
    %assign/vec4 v0x124e1bf10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x124e0b220;
T_6 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x124e1c870_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x124e1c920_0, 0, 17;
    %end;
    .thread T_6, $init;
    .scope S_0x124e0b220;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e1c7c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x124e1c7c0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_7.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x124e1bfc0, v0x124e1c7c0_0 > {0 0 0};
    %load/vec4 v0x124e1c7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124e1c7c0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x124e0b220;
T_8 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e1c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x124e1cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x124e1c350_0;
    %load/vec4 v0x124e1c070_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1bfc0, 0, 4;
T_8.2 ;
    %load/vec4 v0x124e1c070_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x124e1bfc0, 4;
    %assign/vec4 v0x124e1c870_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x124e0b220;
T_9 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e1c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x124e1cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x124e1c3f0_0;
    %load/vec4 v0x124e1c120_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1bfc0, 0, 4;
T_9.2 ;
    %load/vec4 v0x124e1c120_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x124e1bfc0, 4;
    %assign/vec4 v0x124e1c920_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x124e1d860;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e1da30_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x124e1da30_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 17;
    %ix/getv/s 4, v0x124e1da30_0;
    %store/vec4a v0x124e1de20, 4, 0;
    %load/vec4 v0x124e1da30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124e1da30_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x124e1dae0;
T_11 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x124e1dcc0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x124e1dd70_0, 0, 17;
    %end;
    .thread T_11, $init;
    .scope S_0x124e1dae0;
T_12 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e1e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x124e1dcc0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x124e1e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x124e1e6d0_0;
    %assign/vec4 v0x124e1dcc0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x124e1dae0;
T_13 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e1eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x124e1dd70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x124e1e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x124e1e780_0;
    %assign/vec4 v0x124e1dd70_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x124e1cf50;
T_14 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x124e1e6d0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x124e1e780_0, 0, 17;
    %end;
    .thread T_14, $init;
    .scope S_0x124e1cf50;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e1e620_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x124e1e620_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_15.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x124e1de20, v0x124e1e620_0 > {0 0 0};
    %load/vec4 v0x124e1e620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124e1e620_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x124e1cf50;
T_16 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e1e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x124e1eb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x124e1e1e0_0;
    %load/vec4 v0x124e1ded0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1de20, 0, 4;
T_16.2 ;
    %load/vec4 v0x124e1ded0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x124e1de20, 4;
    %assign/vec4 v0x124e1e6d0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x124e1cf50;
T_17 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e1e580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x124e1ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x124e1e270_0;
    %load/vec4 v0x124e1df80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1de20, 0, 4;
T_17.2 ;
    %load/vec4 v0x124e1df80_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x124e1de20, 4;
    %assign/vec4 v0x124e1e780_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x124e0aef0;
T_18 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e204e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e21260_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x124e21640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x124e21260_0;
    %inv;
    %assign/vec4 v0x124e21260_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x124e0aef0;
T_19 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e204e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x124e22300_0;
    %assign/vec4 v0x124e221b0_0, 0;
    %load/vec4 v0x124e22510_0;
    %assign/vec4 v0x124e223b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e21f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e21fc0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x124e205f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v0x124e21b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x124e205f0_0, 0;
T_19.6 ;
    %load/vec4 v0x124e22300_0;
    %assign/vec4 v0x124e221b0_0, 0;
    %load/vec4 v0x124e22510_0;
    %assign/vec4 v0x124e223b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e21f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e21fc0_0, 0;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x124e215a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.10, 9;
    %load/vec4 v0x124e21440_0;
    %load/vec4 v0x124e21ae0_0;
    %parti/s 9, 0, 2;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x124e221b0_0;
    %pad/u 32;
    %load/vec4 v0x124e223b0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 17;
    %assign/vec4 v0x124e22050_0, 0;
    %pushi/vec4 204, 0, 8;
    %load/vec4 v0x124e21440_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x124e220e0_0, 0;
    %load/vec4 v0x124e21260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124e21f10_0, 0;
    %jmp T_19.12;
T_19.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124e21fc0_0, 0;
T_19.12 ;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e21f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e21fc0_0, 0;
T_19.9 ;
    %load/vec4 v0x124e221b0_0;
    %load/vec4 v0x124e22250_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.13, 5;
    %load/vec4 v0x124e221b0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x124e221b0_0, 0, 9;
    %jmp T_19.14;
T_19.13 ;
    %load/vec4 v0x124e22300_0;
    %assign/vec4 v0x124e221b0_0, 0;
    %load/vec4 v0x124e223b0_0;
    %load/vec4 v0x124e22460_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.15, 5;
    %load/vec4 v0x124e223b0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x124e223b0_0, 0, 9;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0x124e22510_0;
    %assign/vec4 v0x124e223b0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x124e205f0_0, 0;
T_19.16 ;
T_19.14 ;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124e21c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124e205f0_0, 0;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x124e0aef0;
T_20 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e204e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x124e21390_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x124e21c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x124e218e0_0;
    %assign/vec4 v0x124e21390_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x124e0aef0;
T_21 ;
    %wait E_0x124e1be00;
    %load/vec4 v0x124e21c00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e21d20, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124e21d20, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e21d20, 0, 4;
    %jmp T_21;
    .thread T_21;
    .scope S_0x124e093b0;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x124e22680_0;
    %inv;
    %store/vec4 v0x124e22680_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x124e093b0;
T_23 ;
    %vpi_call/w 3 39 "$dumpfile", "rasterizer_tb.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x124e093b0 {0 0 0};
    %vpi_call/w 3 41 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e22680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e229d0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e229d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e229d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x124e227a0_0, 0, 6;
T_23.0 ;
    %load/vec4 v0x124e227a0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_23.1, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x124e22b10_0, 0, 6;
T_23.2 ;
    %load/vec4 v0x124e22b10_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_23.3, 5;
    %delay 10000, 0;
    %load/vec4 v0x124e22b10_0;
    %addi 1, 0, 6;
    %store/vec4 v0x124e22b10_0, 0, 6;
    %jmp T_23.2;
T_23.3 ;
    %load/vec4 v0x124e227a0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x124e227a0_0, 0, 6;
    %jmp T_23.0;
T_23.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 55 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/rasterizer_tb.sv";
    "hdl/rasterizer.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
