{
    "DESIGN_NAME": "dac_matrix_decoder",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_TREE_SYNTH": false,
    "CLOCK_PORT":null,
    "PL_RANDOM_GLB_PLACEMENT": true,
    "FP_CORE_UTIL": 50,
    
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 40 80",
    "PL_TARGET_DENSITY": 0.9,
    

    "FP_PDN_AUTO_ADJUST": false,
    "FP_PDN_VPITCH": 15,
    "FP_PDN_HPITCH": 15,
    "FP_PDN_VOFFSET": 3,
    "FP_PDN_HOFFSET": 3,
    "FP_IO_MODE":"matching",
    "FP_IO_MIN_DISTANCE" : 2,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

    "VDD_PIN": "DVDD",
    "GND_PIN": "DVSS"
}
