{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749211962",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (228p)",
            "contributor": "Director, Stephen W.",
            "creator": "Dewey, Allen M.",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "digital"
            ],
            "identifier": [
                "(doi)10.1007/978-1-4613-0693-1",
                "(ppn)749211962",
                "(isbn13)9781461306931",
                "(firstid)GBV:749211962"
            ],
            "publisher": "Springer",
            "subject": [
                "(classificationName=ddc)620.00420285",
                "Computer engineering",
                "Computer-aided engineering.",
                "(classificationName=linseach:mapping)rest",
                "Computer science",
                "Electrical engineering.",
                "(classificationName=loc)TA345-345.5",
                "Computer aided design",
                "(classificationName=ddc)670.285"
            ],
            "title": "Principles of VLSI System Planning : A Framework for Conceptual Design",
            "abstract": [
                "1 Introduction -- 1.1 Benefits of VLSI System Planning -- 1.2 VLSI System Planning Overview -- 1.3 Comparisons to Previous Related Efforts -- 1.4 Organization of Book -- 2 Alternatives Exploration -- 2.1 Formalizing Design Knowledge -- 2.2 Hierarchy: Controlling Complexity -- 2.3 Constraints -- 2.4 Delaying Design Decisions -- 2.5 Backtracking: Changing Design Decisions -- 3 Design Assistance -- 3.1 Advice -- 3.2 Prediction -- 4 General Software Architecture -- 4.1 User Interface -- 4.2 Conventional/AI Software Integration -- 4.3 The Knowledge Base -- 5 A DSP VLSI System Planner -- 5.1 Algorithmic and Architectural Issues -- 5.2 Logical Level Issues -- 5.3 Circuit and Physical Level Issues -- 6 A DSP Prediction Methodology -- 6.1 Algorithmic Level Predictions -- 6.2 Architectural Level Predictions -- 6.3 Logical Level Predictions -- 6.4 Physical Level Predictions -- 6.5 Experimental Results -- 7 Yoda: Sample Planning Session -- 7.1 Constraints and Delaying Decisions -- 7.2 Advice and Consistency Constraints -- 7.3 Qualitative and Quantitative Advice -- 7.4 Context Switching and Subplans -- 7.5 Backtracking -- 7.6 Invoking Prediction Models -- 8 Summary -- 8.1 Future Work -- A Commercial Digital Filter ICs -- A.1 TRW -- A.2 NCR -- A.3 Harris -- A.4 Zoran -- A.5 Inmos -- A.6 Motorola -- B Software Implementation Details -- B.1 Bicorporal Architecture -- B.2 Alternatives Exploration Subsystem -- B.2.1 Representing Plans -- B.2.2 Representing Constraints -- B.3 Design Assistance Subsystem -- B.3.1 Representing Knowledge Sources -- B.4 Code Management -- Biblography.",
                "This book describes a new type of computer aided VLSI design tool, called a VLSI System Planning, that is meant to aid designers dur\u00ad ing the early, or conceptual, state of design. During this stage of design, the objective is to define a general design plan, or approach, that is likely to result in an efficient implementation satisfying the initial specifications, or to determine that the initial specifications are not realizable. A design plan is a collection of high level design decisions. As an example, the conceptual design of digital filters involves choosing the type of algorithm to implement (e. g. , finite impulse response or infinite impulse response), the type of polyno\u00ad mial approximation (e. g. , Equiripple or Chebyshev), the fabrication technology (e. g. , CMOS or BiCMOS), and so on. Once a particu\u00ad lar design plan is chosen, the detailed design phase can begin. It is during this phase that various synthesis, simulation, layout, and test activities occur to refine the conceptual design, gradually filling more detail until the design is finally realized. The principal advantage of VLSI System Planning is that the increasingly expensive resources of the detailed design process are more efficiently managed. Costly redesigns are minimized because the detailed design process is guided by a more credible, consistent, and correct design plan."
            ],
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-BAE"
            ],
            "issued": "1990",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "97",
            "isLike": "doi:10.1007/978-1-4613-0693-1",
            "P30128": "The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "abstract": "http://purl.org/dc/terms/abstract",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "license": "http://purl.org/dc/terms/license",
        "title": "http://purl.org/dc/elements/1.1/title",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "description": "http://purl.org/dc/elements/1.1/description",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "volume": "http://purl.org/ontology/bibo/volume",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "issued": "http://purl.org/dc/terms/issued",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}