Timing Analyzer report for edge_detection
Tue May 18 17:26:09 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'cmos_pclk'
 13. Slow 1200mV 85C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Hold: 'cmos_pclk'
 17. Slow 1200mV 85C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk'
 20. Slow 1200mV 85C Model Recovery: 'cmos_pclk'
 21. Slow 1200mV 85C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Removal: 'cmos_pclk'
 25. Slow 1200mV 85C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'cmos_pclk'
 34. Slow 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'clk'
 37. Slow 1200mV 0C Model Hold: 'cmos_pclk'
 38. Slow 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Hold: 'clk'
 41. Slow 1200mV 0C Model Recovery: 'cmos_pclk'
 42. Slow 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Removal: 'cmos_pclk'
 46. Slow 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'cmos_pclk'
 54. Fast 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Setup: 'clk'
 57. Fast 1200mV 0C Model Hold: 'cmos_pclk'
 58. Fast 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'clk'
 61. Fast 1200mV 0C Model Recovery: 'cmos_pclk'
 62. Fast 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 64. Fast 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Removal: 'cmos_pclk'
 66. Fast 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; edge_detection                                          ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.8%      ;
;     Processor 3            ;   9.1%      ;
;     Processor 4            ;   8.7%      ;
;     Processors 5-6         ;   1.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk }                                                ;
; cmos_pclk                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { cmos_pclk }                                          ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.333 ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 2         ; 3           ;       ;        ;           ;            ; false    ; clk    ; u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 111.31 MHz ; 111.31 MHz      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 122.12 MHz ; 122.12 MHz      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 139.41 MHz ; 139.41 MHz      ; clk                                                ;      ;
; 144.93 MHz ; 144.93 MHz      ; cmos_pclk                                          ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -5.900 ; -917.622      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -2.672 ; -5.343        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.144  ; 0.000         ;
; clk                                                ; 12.827 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; cmos_pclk                                          ; 0.297 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.420 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
; clk                                                ; 0.452 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -2.821 ; -798.401      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -2.780 ; -141.241      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.968  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.167 ; 0.000         ;
; cmos_pclk                                          ; 1.682 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.877 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -3.201 ; -708.075      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.697  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 6.363  ; 0.000         ;
; clk                                                ; 9.783  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.900 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 7.185      ;
; -5.854 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.860      ;
; -5.800 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.806      ;
; -5.787 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.993      ;
; -5.708 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.714      ;
; -5.704 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.710      ;
; -5.687 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.972      ;
; -5.654 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.660      ;
; -5.650 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.656      ;
; -5.641 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.847      ;
; -5.637 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.843      ;
; -5.632 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.908      ;
; -5.550 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.835      ;
; -5.541 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.826      ;
; -5.531 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.807      ;
; -5.528 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.534      ;
; -5.514 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.520      ;
; -5.507 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.713      ;
; -5.489 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.695      ;
; -5.487 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.772      ;
; -5.474 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.480      ;
; -5.461 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.667      ;
; -5.460 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.466      ;
; -5.416 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 6.632      ;
; -5.395 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.680      ;
; -5.365 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.650      ;
; -5.361 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.567      ;
; -5.357 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.563      ;
; -5.341 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.547      ;
; -5.303 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.309      ;
; -5.297 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.303      ;
; -5.277 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.553      ;
; -5.274 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.559      ;
; -5.249 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[0]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.534      ;
; -5.236 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.512      ;
; -5.232 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.508      ;
; -5.219 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.504      ;
; -5.181 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.387      ;
; -5.167 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.373      ;
; -5.140 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.146      ;
; -5.137 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.422      ;
; -5.135 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.411      ;
; -5.131 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.407      ;
; -5.128 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.413      ;
; -5.103 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 6.109      ;
; -5.067 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.640      ;
; -5.057 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.630      ;
; -5.056 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.332      ;
; -5.045 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.321      ;
; -5.038 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.314      ;
; -5.029 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 6.245      ;
; -5.014 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.220      ;
; -5.005 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[8]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.578      ;
; -5.002 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.208      ;
; -4.982 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.267      ;
; -4.972 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 6.188      ;
; -4.960 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.236      ;
; -4.955 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.231      ;
; -4.952 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.237      ;
; -4.925 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.201      ;
; -4.921 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[7]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.494      ;
; -4.911 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[7]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.484      ;
; -4.899 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.175      ;
; -4.893 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.169      ;
; -4.892 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 6.168      ;
; -4.891 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[8]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.464      ;
; -4.883 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 6.099      ;
; -4.880 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.086      ;
; -4.859 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[6]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.432      ;
; -4.856 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.062      ;
; -4.836 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[0]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.121      ;
; -4.808 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[8]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.381      ;
; -4.806 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.264      ; 6.091      ;
; -4.804 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.377      ;
; -4.797 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 6.003      ;
; -4.792 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 6.008      ;
; -4.775 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[5]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.348      ;
; -4.765 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[5]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.338      ;
; -4.745 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[6]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.318      ;
; -4.740 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.313      ;
; -4.734 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 5.940      ;
; -4.714 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[0]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 5.720      ;
; -4.693 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 5.909      ;
; -4.681 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[4]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.254      ;
; -4.676 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 5.882      ;
; -4.662 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[6]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.235      ;
; -4.658 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[7]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.231      ;
; -4.613 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[5]  ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.430     ; 5.204      ;
; -4.600 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[12] ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.430     ; 5.191      ;
; -4.594 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[7]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.167      ;
; -4.590 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.195      ; 5.806      ;
; -4.588 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 5.794      ;
; -4.564 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[8]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.448     ; 5.137      ;
; -4.544 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.255      ; 5.820      ;
; -4.527 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.493     ; 5.055      ;
; -4.524 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[0]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 5.530      ;
; -4.524 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.493     ; 5.052      ;
; -4.523 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.493     ; 5.051      ;
; -4.514 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.493     ; 5.042      ;
; -4.499 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.185      ; 5.705      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                         ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.672 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag ; cmos_pclk                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.693     ; 0.920      ;
; -2.671 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank      ; cmos_pclk                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.693     ; 0.919      ;
; 1.016  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.903      ;
; 1.027  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.892      ;
; 1.167  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.752      ;
; 1.178  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.741      ;
; 1.224  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.695      ;
; 1.330  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.589      ;
; 1.354  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.562      ;
; 1.354  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.562      ;
; 1.354  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.562      ;
; 1.354  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.562      ;
; 1.354  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.562      ;
; 1.354  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.562      ;
; 1.354  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.562      ;
; 1.365  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.551      ;
; 1.365  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.551      ;
; 1.365  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.551      ;
; 1.365  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.551      ;
; 1.365  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.551      ;
; 1.365  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.551      ;
; 1.365  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.551      ;
; 1.375  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.544      ;
; 1.481  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.438      ;
; 1.509  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.409      ;
; 1.509  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.409      ;
; 1.515  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.402      ;
; 1.520  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.398      ;
; 1.520  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.398      ;
; 1.524  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.382      ;
; 1.526  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.391      ;
; 1.527  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.390      ;
; 1.527  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.390      ;
; 1.527  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.390      ;
; 1.527  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.390      ;
; 1.527  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.390      ;
; 1.527  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.390      ;
; 1.529  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.377      ;
; 1.530  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.376      ;
; 1.535  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.371      ;
; 1.538  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.379      ;
; 1.538  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.379      ;
; 1.538  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.379      ;
; 1.538  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.379      ;
; 1.538  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.379      ;
; 1.538  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.379      ;
; 1.540  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.366      ;
; 1.541  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.365      ;
; 1.562  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.354      ;
; 1.562  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.354      ;
; 1.562  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.354      ;
; 1.562  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.354      ;
; 1.562  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.354      ;
; 1.562  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.354      ;
; 1.562  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.354      ;
; 1.573  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.344      ;
; 1.584  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.333      ;
; 1.589  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.330      ;
; 1.600  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.319      ;
; 1.630  ; sdram_driver:u_sdram_driver|state_c.00000001 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.289      ;
; 1.668  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.248      ;
; 1.668  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.248      ;
; 1.668  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.248      ;
; 1.668  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.248      ;
; 1.668  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.248      ;
; 1.668  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.248      ;
; 1.668  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.248      ;
; 1.717  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.201      ;
; 1.717  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.201      ;
; 1.723  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.194      ;
; 1.732  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.174      ;
; 1.735  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.182      ;
; 1.735  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.182      ;
; 1.735  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.182      ;
; 1.735  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.182      ;
; 1.735  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.182      ;
; 1.735  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.182      ;
; 1.737  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.169      ;
; 1.738  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.168      ;
; 1.781  ; sdram_driver:u_sdram_driver|state_c.00000001 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.138      ;
; 1.781  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.136      ;
; 1.792  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|command[1]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.125      ;
; 1.797  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.122      ;
; 1.803  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|command[1]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.114      ;
; 1.814  ; sdram_driver:u_sdram_driver|state_c.01000000 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.106      ;
; 1.823  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.095      ;
; 1.823  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.095      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[10]           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[0]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[2]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[3]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[4]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[5]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[6]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[7]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[8]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[9]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[13]           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[11]           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
; 1.828  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[12]           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.089      ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.144 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.612      ;
; 5.145 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.611      ;
; 5.337 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.419      ;
; 5.338 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.418      ;
; 5.470 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.286      ;
; 5.471 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.285      ;
; 5.549 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.207      ;
; 5.550 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.206      ;
; 5.550 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.206      ;
; 5.550 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.206      ;
; 5.743 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.013      ;
; 5.743 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 7.013      ;
; 5.841 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 7.287      ;
; 5.876 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.880      ;
; 5.876 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.880      ;
; 5.918 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 7.230      ;
; 5.930 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 7.218      ;
; 5.944 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 7.204      ;
; 5.955 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.801      ;
; 5.955 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.801      ;
; 5.968 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.788      ;
; 5.970 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.786      ;
; 5.972 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.784      ;
; 6.000 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.756      ;
; 6.048 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 7.080      ;
; 6.052 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.704      ;
; 6.053 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.703      ;
; 6.125 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 7.023      ;
; 6.137 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 7.011      ;
; 6.151 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.997      ;
; 6.161 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.595      ;
; 6.163 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.593      ;
; 6.165 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.591      ;
; 6.177 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 6.951      ;
; 6.181 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 6.947      ;
; 6.193 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.563      ;
; 6.222 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.534      ;
; 6.223 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.533      ;
; 6.224 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.532      ;
; 6.225 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.531      ;
; 6.240 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.251     ; 6.890      ;
; 6.258 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.890      ;
; 6.260 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 6.868      ;
; 6.270 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.878      ;
; 6.284 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.864      ;
; 6.293 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.855      ;
; 6.294 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.462      ;
; 6.296 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.460      ;
; 6.298 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.458      ;
; 6.326 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.430      ;
; 6.335 ; vga_interface:u_vga_interface|vsync_cnt[9] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.421      ;
; 6.336 ; vga_interface:u_vga_interface|vsync_cnt[9] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.420      ;
; 6.336 ; vga_interface:u_vga_interface|vsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.552     ; 6.446      ;
; 6.337 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.811      ;
; 6.337 ; vga_interface:u_vga_interface|vsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.552     ; 6.445      ;
; 6.349 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.799      ;
; 6.363 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.785      ;
; 6.370 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 6.758      ;
; 6.373 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.383      ;
; 6.375 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.381      ;
; 6.377 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.379      ;
; 6.395 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.361      ;
; 6.395 ; vga_interface:u_vga_interface|hsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.361      ;
; 6.396 ; vga_interface:u_vga_interface|hsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.360      ;
; 6.399 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.357      ;
; 6.401 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.574     ; 6.359      ;
; 6.401 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.574     ; 6.359      ;
; 6.402 ; vga_interface:u_vga_interface|vsync_cnt[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.354      ;
; 6.403 ; vga_interface:u_vga_interface|vsync_cnt[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.353      ;
; 6.405 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.351      ;
; 6.433 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.251     ; 6.697      ;
; 6.473 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.283      ;
; 6.474 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.282      ;
; 6.486 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.662      ;
; 6.503 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 6.625      ;
; 6.565 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.250     ; 6.566      ;
; 6.566 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.251     ; 6.564      ;
; 6.567 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 6.561      ;
; 6.578 ; vga_interface:u_vga_interface|vsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.552     ; 6.204      ;
; 6.579 ; vga_interface:u_vga_interface|vsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.552     ; 6.203      ;
; 6.582 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 6.546      ;
; 6.588 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.168      ;
; 6.592 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.164      ;
; 6.594 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.574     ; 6.166      ;
; 6.594 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.574     ; 6.166      ;
; 6.611 ; vga_interface:u_vga_interface|vsync_cnt[1] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.145      ;
; 6.612 ; vga_interface:u_vga_interface|vsync_cnt[1] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.144      ;
; 6.619 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.529      ;
; 6.643 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.113      ;
; 6.644 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.504      ;
; 6.644 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.112      ;
; 6.645 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.251     ; 6.485      ;
; 6.645 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.111      ;
; 6.646 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.110      ;
; 6.656 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.492      ;
; 6.670 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.478      ;
; 6.698 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.450      ;
; 6.702 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.575     ; 6.057      ;
; 6.706 ; vga_interface:u_vga_interface|hsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.050      ;
; 6.707 ; vga_interface:u_vga_interface|hsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 6.049      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                         ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.827 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.094     ; 7.080      ;
; 12.920 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.069     ; 7.012      ;
; 12.953 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.981      ;
; 13.081 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.087     ; 6.833      ;
; 13.160 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.088     ; 6.753      ;
; 13.174 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.087     ; 6.740      ;
; 13.202 ; sccb_interface:u_sccb_interface|cnt_bit[1]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.079     ; 6.720      ;
; 13.261 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.069     ; 6.671      ;
; 13.279 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.094     ; 6.628      ;
; 13.379 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.069     ; 6.553      ;
; 13.388 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.080     ; 6.533      ;
; 13.424 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.510      ;
; 13.441 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.069     ; 6.491      ;
; 13.457 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.087     ; 6.457      ;
; 13.486 ; sccb_interface:u_sccb_interface|cnt_bit[4]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.079     ; 6.436      ;
; 13.487 ; sccb_interface:u_sccb_interface|cnt_step[0]    ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.079     ; 6.435      ;
; 13.563 ; sccb_interface:u_sccb_interface|cnt_step[1]    ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.079     ; 6.359      ;
; 13.621 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.313      ;
; 13.625 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.069     ; 6.307      ;
; 13.649 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.069     ; 6.283      ;
; 13.687 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.088     ; 6.226      ;
; 13.708 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.088     ; 6.205      ;
; 13.730 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.204      ;
; 13.745 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.069     ; 6.187      ;
; 13.748 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 6.190      ;
; 13.775 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.159      ;
; 13.799 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.135      ;
; 13.810 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 6.128      ;
; 13.833 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.101      ;
; 13.848 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.094     ; 6.059      ;
; 13.854 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.099     ; 6.048      ;
; 13.859 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.098     ; 6.044      ;
; 13.860 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.074      ;
; 13.870 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.069     ; 6.062      ;
; 13.874 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.067     ; 6.060      ;
; 13.875 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 6.063      ;
; 13.878 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.087     ; 6.036      ;
; 13.957 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.067     ; 5.977      ;
; 13.960 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.087     ; 5.954      ;
; 13.967 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.953      ;
; 13.967 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.953      ;
; 14.018 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.069     ; 5.914      ;
; 14.056 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.087     ; 5.858      ;
; 14.058 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.098     ; 5.845      ;
; 14.075 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.099     ; 5.827      ;
; 14.089 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.095     ; 5.817      ;
; 14.155 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.095     ; 5.751      ;
; 14.181 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[8]  ; clk          ; clk         ; 20.000       ; -0.084     ; 5.736      ;
; 14.185 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[7]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.735      ;
; 14.188 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[3]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.732      ;
; 14.188 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[6]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.732      ;
; 14.189 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[4]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.731      ;
; 14.195 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.069     ; 5.737      ;
; 14.202 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.080     ; 5.719      ;
; 14.218 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.098     ; 5.685      ;
; 14.223 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[10] ; clk          ; clk         ; 20.000       ; -0.094     ; 5.684      ;
; 14.257 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.080     ; 5.664      ;
; 14.265 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.094     ; 5.642      ;
; 14.266 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.095     ; 5.640      ;
; 14.269 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.095     ; 5.637      ;
; 14.328 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.088     ; 5.585      ;
; 14.338 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.099     ; 5.564      ;
; 14.342 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.094     ; 5.565      ;
; 14.358 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.088     ; 5.555      ;
; 14.378 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 5.560      ;
; 14.380 ; sccb_interface:u_sccb_interface|reg_addr_ff[0] ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.084     ; 5.537      ;
; 14.398 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.067     ; 5.536      ;
; 14.402 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.094     ; 5.505      ;
; 14.411 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.098     ; 5.492      ;
; 14.413 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[3]  ; clk          ; clk         ; 20.000       ; -0.080     ; 5.508      ;
; 14.428 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 5.510      ;
; 14.438 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.098     ; 5.465      ;
; 14.456 ; sccb_interface:u_sccb_interface|cnt_bit[0]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.079     ; 5.466      ;
; 14.467 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.099     ; 5.435      ;
; 14.469 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.087     ; 5.445      ;
; 14.506 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.094     ; 5.401      ;
; 14.507 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.094     ; 5.400      ;
; 14.512 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.408      ;
; 14.512 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.408      ;
; 14.513 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.080     ; 5.408      ;
; 14.534 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.099     ; 5.368      ;
; 14.553 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.087     ; 5.361      ;
; 14.558 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.362      ;
; 14.558 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.362      ;
; 14.561 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[10] ; clk          ; clk         ; 20.000       ; -0.094     ; 5.346      ;
; 14.569 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.095     ; 5.337      ;
; 14.586 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.069     ; 5.346      ;
; 14.603 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.098     ; 5.300      ;
; 14.614 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[11] ; clk          ; clk         ; 20.000       ; -0.094     ; 5.293      ;
; 14.623 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.080     ; 5.298      ;
; 14.624 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|config_done  ; clk          ; clk         ; 20.000       ; -0.088     ; 5.289      ;
; 14.643 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.095     ; 5.263      ;
; 14.644 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.087     ; 5.270      ;
; 14.689 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.094     ; 5.218      ;
; 14.698 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[5]  ; clk          ; clk         ; 20.000       ; -0.087     ; 5.216      ;
; 14.700 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.063     ; 5.238      ;
; 14.717 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[5]  ; clk          ; clk         ; 20.000       ; -0.087     ; 5.197      ;
; 14.730 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[7]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.190      ;
; 14.731 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.069     ; 5.201      ;
; 14.733 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[3]   ; clk          ; clk         ; 20.000       ; -0.081     ; 5.187      ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.493      ; 1.002      ;
; 0.321 ; ov5640_config:u_ov5640_config|en_capture                                                                                                                        ; capture:u_capture|en_capture_ff                                                                                                                                             ; clk          ; cmos_pclk   ; 0.000        ; 0.756      ; 1.319      ;
; 0.483 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.142      ; 0.837      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; capture:u_capture|flag_capture                                                                                                                                  ; capture:u_capture|flag_capture                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end                                                                                                                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo_flag                                                                                                                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo_flag                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; key_filter:u_key|flag                                                                                                                                           ; key_filter:u_key|flag                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; gray_bit:u_gray_bit|value[1]                                                                                                                                    ; gray_bit:u_gray_bit|value[1]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.491 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 0.819      ;
; 0.493 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[0]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 0.821      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.109      ; 0.818      ;
; 0.516 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.099      ; 0.827      ;
; 0.527 ; sobel:u_sobel|din_sop_ff3                                                                                                                                       ; sobel:u_sobel|dout_sop                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.793      ;
; 0.528 ; gs_filter:u_gs_filter|dout_vld                                                                                                                                  ; gray_bit:u_gray_bit|dout_vld                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff0                                                                                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff1                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.796      ;
; 0.529 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11]             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.794      ;
; 0.529 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.795      ;
; 0.531 ; gs_filter:u_gs_filter|din_eop_ff2                                                                                                                               ; gs_filter:u_gs_filter|dout_eop                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.796      ;
; 0.532 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.469      ; 1.213      ;
; 0.534 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.800      ;
; 0.555 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.805      ;
; 0.556 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|din_vld_ff0                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.822      ;
; 0.558 ; gs_filter:u_gs_filter|taps2_ff0[6]                                                                                                                              ; gs_filter:u_gs_filter|taps2_ff1[6]                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.821      ;
; 0.573 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.808      ;
; 0.597 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.451      ; 1.260      ;
; 0.606 ; capture:u_capture|dout_vld                                                                                                                                      ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.383      ; 1.201      ;
; 0.621 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.450      ; 1.283      ;
; 0.625 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gy_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 0.953      ;
; 0.627 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.588      ; 1.469      ;
; 0.638 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.109      ; 0.959      ;
; 0.639 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[19]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.755      ; 1.605      ;
; 0.639 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[20]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.755      ; 1.605      ;
; 0.639 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[21]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.755      ; 1.605      ;
; 0.639 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[22]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.755      ; 1.605      ;
; 0.640 ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a1~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.743      ; 1.637      ;
; 0.642 ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a1~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.743      ; 1.639      ;
; 0.643 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.142      ; 0.997      ;
; 0.645 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.903      ; 1.802      ;
; 0.655 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.560      ; 1.469      ;
; 0.655 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.921      ;
; 0.662 ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a7~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.757      ; 1.673      ;
; 0.673 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|gy_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.001      ;
; 0.679 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.142      ; 1.033      ;
; 0.683 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.949      ;
; 0.683 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|gy_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.011      ;
; 0.686 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.952      ;
; 0.694 ; capture:u_capture|dout[2]                                                                                                                                       ; capture:u_capture|dout[10]                                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.960      ;
; 0.695 ; capture:u_capture|dout[0]                                                                                                                                       ; capture:u_capture|dout[8]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 0.961      ;
; 0.708 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.142      ; 1.062      ;
; 0.720 ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                               ; gs_filter:u_gs_filter|dout_vld                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.462      ; 1.394      ;
; 0.721 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.142      ; 1.075      ;
; 0.724 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.052      ;
; 0.724 ; sobel:u_sobel|din_sop_ff0                                                                                                                                       ; sobel:u_sobel|din_sop_ff1                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.991      ;
; 0.725 ; sobel:u_sobel|din_eop_ff3                                                                                                                                       ; sobel:u_sobel|dout_eop                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.992      ;
; 0.725 ; sobel:u_sobel|din_eop_ff2                                                                                                                                       ; sobel:u_sobel|din_eop_ff3                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.992      ;
; 0.726 ; sobel:u_sobel|din_eop_ff0                                                                                                                                       ; sobel:u_sobel|din_eop_ff1                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.993      ;
; 0.726 ; gray_bit:u_gray_bit|dout_sop                                                                                                                                    ; sobel:u_sobel|din_sop_ff0                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.993      ;
; 0.727 ; gs_filter:u_gs_filter|dout_eop                                                                                                                                  ; gray_bit:u_gray_bit|dout_eop                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.992      ;
; 0.727 ; sobel:u_sobel|din_eop_ff1                                                                                                                                       ; sobel:u_sobel|din_eop_ff2                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 0.994      ;
; 0.727 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.992      ;
; 0.727 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.992      ;
; 0.730 ; sobel:u_sobel|taps1_ff0                                                                                                                                         ; sobel:u_sobel|taps1_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 0.995      ;
; 0.738 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gy_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.066      ;
; 0.739 ; sobel:u_sobel|taps2_ff0                                                                                                                                         ; sobel:u_sobel|gy_2[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.067      ;
; 0.741 ; gs_filter:u_gs_filter|taps2_ff0[4]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[5]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.105      ; 1.058      ;
; 0.742 ; gs_filter:u_gs_filter|taps2_ff0[1]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[2]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.105      ; 1.059      ;
; 0.743 ; gs_filter:u_gs_filter|taps2_ff0[3]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[4]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.105      ; 1.060      ;
; 0.744 ; sobel:u_sobel|taps2_ff0                                                                                                                                         ; sobel:u_sobel|taps2_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 1.011      ;
; 0.745 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|taps0_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.055      ; 1.012      ;
; 0.747 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gy_2[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.075      ;
; 0.751 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.079      ;
; 0.751 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.486      ; 1.449      ;
; 0.752 ; gs_filter:u_gs_filter|taps0_ff0[0]                                                                                                                              ; gs_filter:u_gs_filter|taps0_ff1[0]                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.053      ; 1.017      ;
; 0.753 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.109      ; 1.074      ;
; 0.754 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.109      ; 1.075      ;
; 0.759 ; sobel:u_sobel|taps2_ff0                                                                                                                                         ; sobel:u_sobel|gy_2[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.087      ;
; 0.759 ; gs_filter:u_gs_filter|taps2_ff0[0]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[1]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.105      ; 1.076      ;
; 0.759 ; gs_filter:u_gs_filter|din_vld_ff1                                                                                                                               ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.054      ; 1.025      ;
; 0.762 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.109      ; 1.083      ;
; 0.766 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gy_2[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.116      ; 1.094      ;
; 0.766 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.476      ; 1.454      ;
; 0.768 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.029      ;
; 0.768 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.029      ;
; 0.768 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.029      ;
; 0.768 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                      ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.029      ;
; 0.769 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                      ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.030      ;
; 0.770 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 1.031      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.420 ; sdram_driver:u_sdram_driver|rd_dout[5]                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~porta_datain_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.154      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_driver:u_sdram_driver|wr_falg                                                                                                                             ; sdram_driver:u_sdram_driver|wr_falg                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_driver:u_sdram_driver|initial_done                                                                                                                        ; sdram_driver:u_sdram_driver|initial_done                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_driver:u_sdram_driver|state_c.00100000                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00100000                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_driver:u_sdram_driver|rd_falg                                                                                                                             ; sdram_driver:u_sdram_driver|rd_falg                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_driver:u_sdram_driver|refresh_flag                                                                                                                        ; sdram_driver:u_sdram_driver|refresh_flag                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                           ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_driver:u_sdram_driver|rd_dout[15]                                                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~porta_datain_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.192      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.475 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 1.122      ;
; 0.483 ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.777      ;
; 0.500 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[3]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sdram_driver:u_sdram_driver|rd_dout[14]                                                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~porta_datain_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.242      ;
; 0.509 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.516 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[11]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[10]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.810      ;
; 0.526 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[0]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[0]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.530 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[5]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.530 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[12]                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[12]                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.533 ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00001000                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.827      ;
; 0.535 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[3]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.827      ;
; 0.538 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[4]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.830      ;
; 0.551 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[9]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.844      ;
; 0.556 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[8]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.316      ;
; 0.560 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.208      ;
; 0.565 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 1.213      ;
; 0.567 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[8]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.861      ;
; 0.568 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.217      ;
; 0.573 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 1.220      ;
; 0.599 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.505      ; 1.358      ;
; 0.626 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.918      ;
; 0.649 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.943      ;
; 0.652 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.944      ;
; 0.653 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.947      ;
; 0.654 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.948      ;
; 0.654 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00001                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.948      ;
; 0.657 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.951      ;
; 0.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[9]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.957      ;
; 0.666 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[10]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.958      ;
; 0.667 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[11]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.959      ;
; 0.668 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.962      ;
; 0.668 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.671 ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000010                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.965      ;
; 0.673 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.966      ;
; 0.677 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.971      ;
; 0.698 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[7]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 1.459      ;
; 0.699 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.994      ;
; 0.700 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.703 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.997      ;
; 0.708 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[1]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.000      ;
; 0.711 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.004      ;
; 0.712 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[2]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.004      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.433 ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.483 ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.795      ;
; 0.483 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.484 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.487 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.780      ;
; 0.500 ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                         ; vga_interface:u_vga_interface|h_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[8]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[6]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.521 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.814      ;
; 0.624 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.672 ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.985      ;
; 0.680 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.680 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.681 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.992      ;
; 0.681 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[3]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.992      ;
; 0.683 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.994      ;
; 0.699 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[9]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[12] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.708 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.708 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.000      ;
; 0.711 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.003      ;
; 0.718 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.011      ;
; 0.730 ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.043      ;
; 0.734 ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.047      ;
; 0.735 ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.048      ;
; 0.740 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.744 ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.748 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.061      ;
; 0.752 ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.065      ;
; 0.753 ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.066      ;
; 0.753 ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.066      ;
; 0.768 ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.081      ;
; 0.773 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.431      ;
; 0.774 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.781 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.440      ;
; 0.781 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.785 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.791 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.792 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.085      ;
; 0.795 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.453      ;
; 0.796 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.801 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.094      ;
; 0.804 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.462      ;
; 0.811 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.469      ;
; 0.821 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.479      ;
; 0.834 ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[13]                                                                                                                      ; vga_interface:u_vga_interface|dout[13]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.303      ;
; 0.845 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.138      ;
; 0.862 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.155      ;
; 0.869 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.546      ;
; 0.873 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.549      ;
; 0.884 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.560      ;
; 0.903 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.579      ;
; 0.911 ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[15]                                                                                                                      ; vga_interface:u_vga_interface|dout[15]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.381      ;
; 0.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.238      ;
; 0.947 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.239      ;
; 0.949 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.968 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.261      ;
; 0.970 ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.269      ;
; 0.977 ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.394     ; 0.795      ;
; 0.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.279      ;
; 0.989 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.286      ;
; 1.017 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.314      ;
; 1.024 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.682      ;
; 1.028 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.683      ;
; 1.031 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.323      ;
; 1.050 ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[0]                                                                                                                       ; vga_interface:u_vga_interface|dout[0]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.232     ; 1.030      ;
; 1.056 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.349      ;
; 1.060 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.353      ;
; 1.061 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.354      ;
; 1.062 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.356      ;
; 1.062 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.356      ;
; 1.065 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.358      ;
; 1.067 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.070 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.363      ;
; 1.082 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.739      ;
; 1.088 ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.401      ;
; 1.095 ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.408      ;
; 1.096 ; vga_interface:u_vga_interface|vsync_cnt[7]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.409      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                          ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; sccb_interface:u_sccb_interface|sio_c       ; sccb_interface:u_sccb_interface|sio_c          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sccb_interface:u_sccb_interface|sio_d_wr_en ; sccb_interface:u_sccb_interface|sio_d_wr_en    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|rw_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|rw_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov5640_config:u_ov5640_config|config_done   ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ov5640_config:u_ov5640_config|flag_wait     ; ov5640_config:u_ov5640_config|flag_wait        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|cnt_step[1]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|cnt_step[0]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.509 ; ov5640_config:u_ov5640_config|reg_cnt[8]    ; ov5640_config:u_ov5640_config|reg_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.511 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|rw_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.804      ;
; 0.699 ; ov5640_config:u_ov5640_config|cfg_addr[4]   ; sccb_interface:u_sccb_interface|reg_addr_ff[4] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.991      ;
; 0.701 ; ov5640_config:u_ov5640_config|cfg_addr[6]   ; sccb_interface:u_sccb_interface|reg_addr_ff[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.994      ;
; 0.703 ; ov5640_config:u_ov5640_config|cfg_addr[5]   ; sccb_interface:u_sccb_interface|reg_addr_ff[5] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.995      ;
; 0.743 ; ov5640_config:u_ov5640_config|wait_cnt[13]  ; ov5640_config:u_ov5640_config|wait_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; ov5640_config:u_ov5640_config|wait_cnt[11]  ; ov5640_config:u_ov5640_config|wait_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; ov5640_config:u_ov5640_config|wait_cnt[5]   ; ov5640_config:u_ov5640_config|wait_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; sccb_interface:u_sccb_interface|sioc_cnt[1] ; sccb_interface:u_sccb_interface|sioc_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; ov5640_config:u_ov5640_config|wait_cnt[8]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; ov5640_config:u_ov5640_config|wait_cnt[1]   ; ov5640_config:u_ov5640_config|wait_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; ov5640_config:u_ov5640_config|wait_cnt[16]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; ov5640_config:u_ov5640_config|wait_cnt[6]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; ov5640_config:u_ov5640_config|wait_cnt[14]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.750 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|rw_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.043      ;
; 0.756 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|flag_wait        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.049      ;
; 0.760 ; ov5640_config:u_ov5640_config|wait_cnt[9]   ; ov5640_config:u_ov5640_config|wait_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.762 ; ov5640_config:u_ov5640_config|wait_cnt[3]   ; ov5640_config:u_ov5640_config|wait_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sccb_interface:u_sccb_interface|sioc_cnt[3] ; sccb_interface:u_sccb_interface|sioc_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.771 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|wait_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.777 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|cnt_step[1]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.069      ;
; 0.779 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|cnt_step[0]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.071      ;
; 0.782 ; sccb_interface:u_sccb_interface|cnt_bit[4]  ; sccb_interface:u_sccb_interface|cnt_bit[4]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.074      ;
; 0.789 ; sccb_interface:u_sccb_interface|cnt_bit[1]  ; sccb_interface:u_sccb_interface|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.081      ;
; 0.792 ; sccb_interface:u_sccb_interface|cnt_bit[2]  ; sccb_interface:u_sccb_interface|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.084      ;
; 0.793 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.085      ;
; 0.793 ; ov5640_config:u_ov5640_config|reg_cnt[1]    ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.086      ;
; 0.794 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|cfg_addr[11]     ; clk          ; clk         ; 0.000        ; 0.067      ; 1.073      ;
; 0.796 ; ov5640_config:u_ov5640_config|reg_cnt[0]    ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.089      ;
; 0.799 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.091      ;
; 0.906 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|wr_en            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.199      ;
; 0.909 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.202      ;
; 0.950 ; ov5640_config:u_ov5640_config|cfg_data[6]   ; sccb_interface:u_sccb_interface|wr_data_ff[6]  ; clk          ; clk         ; 0.000        ; 0.077      ; 1.239      ;
; 0.962 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.962 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.966 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.259      ;
; 0.967 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.260      ;
; 0.978 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|cfg_addr[8]      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.268      ;
; 1.030 ; ov5640_config:u_ov5640_config|cfg_addr[0]   ; sccb_interface:u_sccb_interface|reg_addr_ff[0] ; clk          ; clk         ; 0.000        ; 0.089      ; 1.331      ;
; 1.033 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_data[2]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.327      ;
; 1.036 ; sccb_interface:u_sccb_interface|wr_flag     ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.328      ;
; 1.043 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|wr_en            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.336      ;
; 1.046 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.339      ;
; 1.048 ; ov5640_config:u_ov5640_config|cfg_addr[9]   ; sccb_interface:u_sccb_interface|reg_addr_ff[9] ; clk          ; clk         ; 0.000        ; 0.059      ; 1.319      ;
; 1.055 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_data[3]      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.349      ;
; 1.074 ; sccb_interface:u_sccb_interface|cnt_bit[5]  ; sccb_interface:u_sccb_interface|cnt_bit[5]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.366      ;
; 1.085 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.378      ;
; 1.085 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.378      ;
; 1.086 ; ov5640_config:u_ov5640_config|flag_wait     ; ov5640_config:u_ov5640_config|wait_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.379      ;
; 1.089 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.382      ;
; 1.090 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.383      ;
; 1.097 ; ov5640_config:u_ov5640_config|wait_cnt[11]  ; ov5640_config:u_ov5640_config|wait_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.390      ;
; 1.098 ; ov5640_config:u_ov5640_config|wait_cnt[5]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; ov5640_config:u_ov5640_config|wait_cnt[13]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; ov5640_config:u_ov5640_config|wait_cnt[1]   ; ov5640_config:u_ov5640_config|wait_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; sccb_interface:u_sccb_interface|sioc_cnt[1] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; ov5640_config:u_ov5640_config|wait_cnt[7]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; ov5640_config:u_ov5640_config|wait_cnt[15]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.106 ; ov5640_config:u_ov5640_config|wait_cnt[8]   ; ov5640_config:u_ov5640_config|wait_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.399      ;
; 1.107 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.401      ;
; 1.112 ; ov5640_config:u_ov5640_config|wait_cnt[10]  ; ov5640_config:u_ov5640_config|wait_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.405      ;
; 1.115 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|wait_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; sccb_interface:u_sccb_interface|cnt_bit[2]  ; sccb_interface:u_sccb_interface|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; ov5640_config:u_ov5640_config|wait_cnt[3]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; ov5640_config:u_ov5640_config|wait_cnt[6]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; sccb_interface:u_sccb_interface|cnt_bit[2]  ; sccb_interface:u_sccb_interface|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ov5640_config:u_ov5640_config|wait_cnt[14]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|reg_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.412      ;
; 1.121 ; ov5640_config:u_ov5640_config|wait_cnt[10]  ; ov5640_config:u_ov5640_config|wait_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.414      ;
; 1.124 ; ov5640_config:u_ov5640_config|cfg_data[1]   ; sccb_interface:u_sccb_interface|wr_data_ff[1]  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.394      ;
; 1.124 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|wait_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_addr[7]      ; clk          ; clk         ; 0.000        ; 0.075      ; 1.412      ;
; 1.133 ; sccb_interface:u_sccb_interface|cnt_bit[3]  ; sccb_interface:u_sccb_interface|cnt_bit[4]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; ov5640_config:u_ov5640_config|reg_cnt[0]    ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sccb_interface:u_sccb_interface|cnt_bit[0]  ; sccb_interface:u_sccb_interface|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|reg_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.143 ; sccb_interface:u_sccb_interface|cnt_bit[1]  ; sccb_interface:u_sccb_interface|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; sccb_interface:u_sccb_interface|cnt_bit[0]  ; sccb_interface:u_sccb_interface|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; ov5640_config:u_ov5640_config|wait_cnt[15]  ; ov5640_config:u_ov5640_config|wait_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.438      ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -2.821 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|hys_cnt[9]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.932      ; 5.664      ;
; -2.821 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|hys_cnt[11]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.932      ; 5.664      ;
; -2.807 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.946      ; 5.664      ;
; -2.807 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.946      ; 5.664      ;
; -2.807 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.946      ; 5.664      ;
; -2.807 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.946      ; 5.664      ;
; -2.805 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[0]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.929      ; 5.645      ;
; -2.805 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[1]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.929      ; 5.645      ;
; -2.805 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[2]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.929      ; 5.645      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vsync_ff                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|dout_sop                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff1                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout_vld                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff1                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff2                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|dout_eop                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[5]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[3]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[4]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.781 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[6]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.664      ;
; -2.772 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.963      ; 5.646      ;
; -2.772 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.963      ; 5.646      ;
; -2.772 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.963      ; 5.646      ;
; -2.772 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|dout_sop                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.963      ; 5.646      ;
; -2.772 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_vld_ff1                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.963      ; 5.646      ;
; -2.772 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.963      ; 5.646      ;
; -2.771 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.964      ; 5.646      ;
; -2.771 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps0_ff0[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.964      ; 5.646      ;
; -2.771 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps0_ff1[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.964      ; 5.646      ;
; -2.771 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.964      ; 5.646      ;
; -2.771 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.964      ; 5.646      ;
; -2.771 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.964      ; 5.646      ;
; -2.768 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[10]                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.985      ; 5.664      ;
; -2.768 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[0]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.985      ; 5.664      ;
; -2.768 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[2]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.985      ; 5.664      ;
; -2.768 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[8]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.985      ; 5.664      ;
; -2.768 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[9]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.985      ; 5.664      ;
; -2.768 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[10]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.985      ; 5.664      ;
; -2.763 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.990      ; 5.664      ;
; -2.763 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.990      ; 5.664      ;
; -2.761 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[0]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.644      ;
; -2.761 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[1]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.644      ;
; -2.761 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[2]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.972      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[0]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[3]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[8]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[5]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_eop_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|dout_eop                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|dout_eop                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[4]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.757 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|value[1]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.976      ; 5.644      ;
; -2.747 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps0_ff0                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.987      ; 5.645      ;
; -2.747 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps0_ff1                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.987      ; 5.645      ;
; -2.747 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps2_ff0                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.987      ; 5.645      ;
; -2.747 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps2_ff1                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.987      ; 5.645      ;
; -2.732 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[7]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.020      ; 5.663      ;
; -2.732 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[1]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.003      ; 5.646      ;
; -2.732 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[2]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.003      ; 5.646      ;
; -2.732 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[3]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.003      ; 5.646      ;
; -2.732 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[4]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.003      ; 5.646      ;
; -2.732 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[5]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.003      ; 5.646      ;
; -2.732 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[6]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.003      ; 5.646      ;
; -2.725 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[2]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.009      ; 5.645      ;
; -2.725 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.009      ; 5.645      ;
; -2.725 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff2                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.009      ; 5.645      ;
; -2.725 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.009      ; 5.645      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; rgb565_gray:u_rgb565_gray|dout_sop                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff0                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff1                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|dout_sop                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; rgb565_gray:u_rgb565_gray|dout_eop                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_eop_ff0                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[11]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[13]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.724 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[15]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.029      ; 5.664      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[0]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[1]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[2]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[3]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[4]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[5]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[6]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[7]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[8]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[9]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.012      ; 5.646      ;
; -2.718 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|g[0]                                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.015      ; 5.644      ;
; -2.718 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|g[1]                                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.015      ; 5.644      ;
; -2.718 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|g[2]                                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.015      ; 5.644      ;
; -2.716 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[0]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.019      ; 5.646      ;
; -2.716 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[4]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.019      ; 5.646      ;
; -2.716 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[6]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 2.019      ; 5.646      ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[4]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.124      ; 6.153      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[5]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.124      ; 6.153      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[6]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.124      ; 6.153      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[7]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.124      ; 6.153      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[8]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.104      ; 6.133      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[9]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.104      ; 6.133      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[10]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.104      ; 6.133      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[11]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.104      ; 6.133      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[12]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.124      ; 6.153      ;
; -2.780 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[13]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.124      ; 6.153      ;
; -2.779 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[0]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.107      ; 6.135      ;
; -2.779 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[1]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.107      ; 6.135      ;
; -2.779 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[2]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.124      ; 6.152      ;
; -2.779 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[3]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.124      ; 6.152      ;
; -2.779 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[14]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.106      ; 6.134      ;
; -2.779 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[15]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.106      ; 6.134      ;
; -2.502 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.211     ; 5.625      ;
; -2.502 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.211     ; 5.625      ;
; -2.500 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[0]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.206     ; 5.628      ;
; -2.051 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[5]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.238      ; 5.623      ;
; -2.051 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[6]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.238      ; 5.623      ;
; -2.041 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[8]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.638      ;
; -2.041 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[9]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.638      ;
; -2.041 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[10]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.262      ; 5.637      ;
; -2.040 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[3]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.252      ; 5.626      ;
; -2.040 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[5]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.254      ; 5.628      ;
; -2.040 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[6]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.254      ; 5.628      ;
; -2.040 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[12]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.253      ; 5.627      ;
; -2.040 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[14]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.254      ; 5.628      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[6]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[4]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[9]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[10]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[5]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[7]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[9]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.624      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[4]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.261      ; 5.622      ;
; -2.027 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[15]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.264      ; 5.625      ;
; -2.022 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[11]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.613      ;
; -2.022 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[13]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.280      ; 5.636      ;
; -2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[2]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.607      ;
; -2.012 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.277      ; 5.623      ;
; -2.004 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[1]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.299      ; 5.637      ;
; -2.004 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[7]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.290      ; 5.628      ;
; 9.084  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 4.064      ;
; 9.112  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 4.036      ;
; 9.134  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 4.014      ;
; 9.531  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 3.617      ;
; 9.813  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 3.315      ;
; 9.820  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.253     ; 3.308      ;
; 9.838  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.250     ; 3.293      ;
; 10.193 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.251     ; 2.937      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.539      ;
; 10.262 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[2]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.494      ;
; 10.262 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.494      ;
; 10.262 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[5]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.494      ;
; 10.262 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[3]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.578     ; 2.494      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[6]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[4]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.579     ; 2.489      ;
; 10.595 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.575     ; 2.164      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 3.968 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[4]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.204      ; 6.152      ;
; 3.968 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[5]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.204      ; 6.152      ;
; 3.968 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[6]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.204      ; 6.152      ;
; 3.968 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[7]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.204      ; 6.152      ;
; 3.970 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[8]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 6.152      ;
; 3.970 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[9]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 6.152      ;
; 3.970 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[10]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 6.152      ;
; 3.970 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[11]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 6.152      ;
; 3.981 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[0]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 6.145      ;
; 3.981 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[1]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 6.145      ;
; 3.981 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[2]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 6.145      ;
; 3.981 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[3]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.210      ; 6.145      ;
; 3.981 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[12]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.209      ; 6.144      ;
; 3.981 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[13]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.209      ; 6.144      ;
; 3.981 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[14]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.209      ; 6.144      ;
; 3.981 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[15]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.209      ; 6.144      ;
; 4.044 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.211      ; 6.215      ;
; 4.046 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.213      ; 6.215      ;
; 4.057 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 6.208      ;
; 4.057 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.216      ; 6.207      ;
; 4.264 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.641      ;
; 4.264 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 5.641      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 5.615      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 5.615      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.643      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.643      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.643      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.643      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.636      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.265 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.637      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[6]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[2]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[3]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 5.633      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.635      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.266 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.636      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_req                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.649      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_req                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.649      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.267 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 5.633      ;
; 4.268 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[12]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.649      ;
; 4.268 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[12]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.649      ;
; 4.268 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[19]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.649      ;
; 4.268 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[17]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.649      ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[11]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[11]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[10]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.460      ;
; 1.173 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 1.964      ;
; 1.202 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.995      ;
; 1.202 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.995      ;
; 1.202 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.995      ;
; 1.202 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.995      ;
; 1.202 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.995      ;
; 1.202 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.995      ;
; 1.202 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.581      ; 1.995      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[9]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.689      ;
; 1.473 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.790      ;
; 1.473 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.790      ;
; 1.473 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 1.790      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[4]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[8]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[11]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[7]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.665 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[6]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.964      ;
; 1.695 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[2]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.994      ;
; 1.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[1]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.995      ;
; 1.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.995      ;
; 1.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.995      ;
; 1.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.995      ;
; 1.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.995      ;
; 1.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.995      ;
; 1.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.995      ;
; 1.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.995      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[2]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[3]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 1.926 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[5]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.208      ;
; 2.027 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.312      ;
; 2.027 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.312      ;
; 2.027 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.312      ;
; 2.027 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.312      ;
; 2.027 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[0]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.312      ;
; 2.027 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[3]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.312      ;
; 2.027 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[12]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.312      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[6]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 2.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 2.348      ;
; 4.565 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.611      ; 5.388      ;
; 4.565 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.611      ; 5.388      ;
; 4.604 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 5.388      ;
; 4.604 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.572      ; 5.388      ;
; 4.604 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 5.389      ;
; 4.604 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 5.389      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 1.682 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[19]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.456      ; 2.349      ;
; 1.682 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[20]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.456      ; 2.349      ;
; 1.682 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[21]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.456      ; 2.349      ;
; 1.682 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[22]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.456      ; 2.349      ;
; 1.727 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[0]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.325      ; 2.263      ;
; 1.727 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[1]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.325      ; 2.263      ;
; 1.727 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[2]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.325      ; 2.263      ;
; 1.816 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.279      ; 5.387      ;
; 1.824 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|en_capture_ff                                                                                                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.281      ; 5.397      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.854 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.241      ; 5.387      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[0]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[1]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[2]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[3]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[4]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[5]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[6]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[7]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[8]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.938 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[9]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.164      ; 5.394      ;
; 1.958 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[1]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.450      ; 2.619      ;
; 1.958 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[2]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.450      ; 2.619      ;
; 1.958 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[8]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.450      ; 2.619      ;
; 1.958 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[23]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.450      ; 2.619      ;
; 1.963 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.135      ; 5.390      ;
; 1.963 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.135      ; 5.390      ;
; 1.963 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.135      ; 5.390      ;
; 1.963 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.135      ; 5.390      ;
; 1.963 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.135      ; 5.390      ;
; 1.963 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.135      ; 5.390      ;
; 1.963 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.135      ; 5.390      ;
; 1.968 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[7]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.464      ; 2.643      ;
; 1.968 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[13]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.464      ; 2.643      ;
; 1.968 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[14]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.464      ; 2.643      ;
; 1.968 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[15]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.464      ; 2.643      ;
; 1.972 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[0]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.484      ; 2.667      ;
; 1.972 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[16]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.484      ; 2.667      ;
; 1.972 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[17]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.484      ; 2.667      ;
; 1.972 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[18]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.484      ; 2.667      ;
; 1.977 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.120      ; 5.389      ;
; 1.977 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.120      ; 5.389      ;
; 1.977 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.120      ; 5.389      ;
; 1.977 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.120      ; 5.389      ;
; 1.977 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.120      ; 5.389      ;
; 1.977 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.120      ; 5.389      ;
; 1.986 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.111      ; 5.389      ;
; 2.000 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.113      ; 5.405      ;
; 2.016 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.082      ; 5.390      ;
; 2.016 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.082      ; 5.390      ;
; 2.016 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.082      ; 5.390      ;
; 2.016 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.082      ; 5.390      ;
; 2.016 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.082      ; 5.390      ;
; 2.016 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.082      ; 5.390      ;
; 2.016 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.082      ; 5.390      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.043 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.074      ; 5.409      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.045 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 3.068      ; 5.405      ;
; 2.116 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.498      ; 2.825      ;
; 2.116 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.498      ; 2.825      ;
; 2.116 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.498      ; 2.825      ;
; 2.116 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.498      ; 2.825      ;
; 2.235 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|dout_vld                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.871      ; 5.398      ;
; 2.235 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gray_bit:u_gray_bit|dout_vld                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.871      ; 5.398      ;
; 2.235 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gray_bit:u_gray_bit|dout                                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.871      ; 5.398      ;
; 2.239 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[1]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.868      ; 5.399      ;
; 2.239 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[2]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.868      ; 5.399      ;
; 2.239 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[3]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.868      ; 5.399      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.877 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.392     ; 1.697      ;
; 1.877 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.392     ; 1.697      ;
; 1.877 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.392     ; 1.697      ;
; 1.877 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.392     ; 1.697      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.029 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.297      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 2.015      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[2]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.297      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.297      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[6]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.297      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[3]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.297      ;
; 2.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.296      ;
; 2.502 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.074     ; 2.682      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.512 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 2.328      ;
; 2.813 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.073     ; 2.994      ;
; 2.833 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 3.011      ;
; 2.839 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 3.017      ;
; 3.068 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.056     ; 3.266      ;
; 3.419 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.055     ; 3.618      ;
; 3.444 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.056     ; 3.642      ;
; 3.468 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.056     ; 3.666      ;
; 4.467 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[1]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.683      ; 5.381      ;
; 4.468 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[7]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.674      ; 5.373      ;
; 4.479 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.660      ; 5.370      ;
; 4.491 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[2]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.638      ; 5.360      ;
; 4.491 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[13]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.663      ; 5.385      ;
; 4.493 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.370      ;
; 4.493 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.370      ;
; 4.493 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.370      ;
; 4.493 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.370      ;
; 4.493 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.370      ;
; 4.493 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.370      ;
; 4.493 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.370      ;
; 4.493 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[11]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.640      ; 5.364      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[6]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[9]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[1]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[5]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[9]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[1]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.371      ;
; 4.494 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[4]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.643      ; 5.368      ;
; 4.495 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.372      ;
; 4.495 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.372      ;
; 4.495 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[15]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.646      ; 5.372      ;
; 4.506 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[10]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.645      ; 5.382      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 119.88 MHz ; 119.88 MHz      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 130.72 MHz ; 130.72 MHz      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 149.1 MHz  ; 149.1 MHz       ; clk                                                ;      ;
; 159.21 MHz ; 159.21 MHz      ; cmos_pclk                                          ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -5.281 ; -832.633      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -2.306 ; -4.611        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.683  ; 0.000         ;
; clk                                                ; 13.293 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; cmos_pclk                                          ; 0.205 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.382 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.400 ; 0.000         ;
; clk                                                ; 0.401 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -2.569 ; -720.484      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -2.270 ; -111.765      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.468  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.027 ; 0.000         ;
; cmos_pclk                                          ; 1.549 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.706 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -3.201 ; -708.480      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.662  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 6.328  ; 0.000         ;
; clk                                                ; 9.773  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.281 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 6.566      ;
; -5.259 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 6.267      ;
; -5.206 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 6.214      ;
; -5.202 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 6.411      ;
; -5.149 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 6.358      ;
; -5.144 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 6.152      ;
; -5.133 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 6.141      ;
; -5.091 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 6.099      ;
; -5.078 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 6.363      ;
; -5.076 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 6.285      ;
; -5.029 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 6.037      ;
; -5.018 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 6.026      ;
; -4.981 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 5.989      ;
; -4.972 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 6.181      ;
; -4.961 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 6.239      ;
; -4.957 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 6.242      ;
; -4.952 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 6.237      ;
; -4.942 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 6.220      ;
; -4.938 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 6.223      ;
; -4.924 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 6.133      ;
; -4.914 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 5.922      ;
; -4.874 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 6.083      ;
; -4.866 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 5.874      ;
; -4.826 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 6.111      ;
; -4.821 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 6.030      ;
; -4.812 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 6.021      ;
; -4.789 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.194      ; 6.005      ;
; -4.787 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 6.072      ;
; -4.782 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 5.790      ;
; -4.748 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.957      ;
; -4.747 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 6.025      ;
; -4.735 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 6.020      ;
; -4.703 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 5.711      ;
; -4.700 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[0]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 5.985      ;
; -4.664 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.942      ;
; -4.661 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 5.946      ;
; -4.646 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.271      ;
; -4.645 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.923      ;
; -4.644 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.853      ;
; -4.635 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.260      ;
; -4.614 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 5.899      ;
; -4.609 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 5.894      ;
; -4.606 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 5.614      ;
; -4.596 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.805      ;
; -4.591 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.869      ;
; -4.572 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.850      ;
; -4.527 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 5.535      ;
; -4.520 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[7]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.145      ;
; -4.514 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.792      ;
; -4.509 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[7]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.134      ;
; -4.492 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.770      ;
; -4.487 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.194      ; 5.703      ;
; -4.483 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 5.768      ;
; -4.481 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[8]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.106      ;
; -4.470 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[8]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.095      ;
; -4.468 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.746      ;
; -4.444 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 5.729      ;
; -4.439 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.717      ;
; -4.433 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.642      ;
; -4.423 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.701      ;
; -4.420 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.698      ;
; -4.405 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.614      ;
; -4.396 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.194      ; 5.612      ;
; -4.394 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[5]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.019      ;
; -4.388 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.666      ;
; -4.386 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.011      ;
; -4.383 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[5]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 5.008      ;
; -4.366 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.644      ;
; -4.361 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.194      ; 5.577      ;
; -4.357 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[0]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 5.642      ;
; -4.355 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[6]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 4.980      ;
; -4.352 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.561      ;
; -4.348 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.557      ;
; -4.344 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[6]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 4.969      ;
; -4.318 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.263      ; 5.603      ;
; -4.312 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 4.937      ;
; -4.287 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.256      ; 5.565      ;
; -4.279 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.488      ;
; -4.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.489     ; 4.801      ;
; -4.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.489     ; 4.799      ;
; -4.264 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.489     ; 4.797      ;
; -4.260 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[7]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 4.885      ;
; -4.258 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.489     ; 4.791      ;
; -4.255 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[0]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.014     ; 5.263      ;
; -4.227 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[5]  ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.376     ; 4.873      ;
; -4.222 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.194      ; 5.438      ;
; -4.221 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[8]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 4.846      ;
; -4.214 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[12] ; gs_filter:u_gs_filter|gs_0[9]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.376     ; 4.860      ;
; -4.199 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.408      ;
; -4.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.108     ; 5.101      ;
; -4.186 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[7]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 4.811      ;
; -4.185 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.108     ; 5.099      ;
; -4.183 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.108     ; 5.097      ;
; -4.177 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.108     ; 5.091      ;
; -4.147 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[8]                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.397     ; 4.772      ;
; -4.147 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.194      ; 5.363      ;
; -4.127 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3]                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.187      ; 5.336      ;
; -4.121 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9  ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.114     ; 5.029      ;
; -4.119 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.114     ; 5.027      ;
; -4.117 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[9]                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10 ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.114     ; 5.025      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.306 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag ; cmos_pclk                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.419     ; 0.829      ;
; -2.305 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank      ; cmos_pclk                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.419     ; 0.828      ;
; 1.658  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.271      ;
; 1.666  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.263      ;
; 1.793  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.136      ;
; 1.801  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.128      ;
; 1.832  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 8.097      ;
; 1.937  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.992      ;
; 1.967  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.962      ;
; 2.031  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.895      ;
; 2.031  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.895      ;
; 2.031  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.895      ;
; 2.031  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.895      ;
; 2.031  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.895      ;
; 2.031  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.895      ;
; 2.031  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.895      ;
; 2.039  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.887      ;
; 2.039  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.887      ;
; 2.039  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.887      ;
; 2.039  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.887      ;
; 2.039  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.887      ;
; 2.039  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.887      ;
; 2.039  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.887      ;
; 2.072  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.857      ;
; 2.085  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.841      ;
; 2.093  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.833      ;
; 2.096  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.818      ;
; 2.104  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.810      ;
; 2.109  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.805      ;
; 2.109  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.805      ;
; 2.117  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.797      ;
; 2.117  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.797      ;
; 2.123  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.805      ;
; 2.123  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.805      ;
; 2.131  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.797      ;
; 2.131  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.797      ;
; 2.200  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.727      ;
; 2.200  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.727      ;
; 2.200  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.727      ;
; 2.200  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.727      ;
; 2.200  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.727      ;
; 2.200  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.727      ;
; 2.200  ; sdram_driver:u_sdram_driver|state_c.00000001 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.729      ;
; 2.201  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.728      ;
; 2.205  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.721      ;
; 2.205  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.721      ;
; 2.205  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.721      ;
; 2.205  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.721      ;
; 2.205  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.721      ;
; 2.205  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.721      ;
; 2.205  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.721      ;
; 2.208  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.719      ;
; 2.208  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.719      ;
; 2.208  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.719      ;
; 2.208  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.719      ;
; 2.208  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.719      ;
; 2.208  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.719      ;
; 2.209  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.720      ;
; 2.249  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.678      ;
; 2.257  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.670      ;
; 2.259  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.667      ;
; 2.270  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.644      ;
; 2.283  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.631      ;
; 2.283  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.631      ;
; 2.297  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.631      ;
; 2.297  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.631      ;
; 2.310  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.616      ;
; 2.310  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.616      ;
; 2.310  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.616      ;
; 2.310  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.616      ;
; 2.310  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.616      ;
; 2.310  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.616      ;
; 2.310  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.616      ;
; 2.335  ; sdram_driver:u_sdram_driver|state_c.00000001 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.594      ;
; 2.364  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 7.562      ;
; 2.374  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.553      ;
; 2.374  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.553      ;
; 2.374  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.553      ;
; 2.374  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.553      ;
; 2.374  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.553      ;
; 2.374  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.553      ;
; 2.375  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.539      ;
; 2.375  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 7.554      ;
; 2.388  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.526      ;
; 2.388  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 7.526      ;
; 2.402  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.526      ;
; 2.402  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.526      ;
; 2.423  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.504      ;
; 2.427  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|command[1]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.500      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[10]           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[0]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[2]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[3]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[4]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[5]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[6]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[7]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[8]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[9]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
; 2.432  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[13]           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 7.495      ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.683 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 7.112      ;
; 5.684 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 7.111      ;
; 5.853 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.943      ;
; 5.854 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.942      ;
; 5.970 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.825      ;
; 5.971 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.824      ;
; 6.033 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.763      ;
; 6.034 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.762      ;
; 6.047 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.748      ;
; 6.048 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.747      ;
; 6.217 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.579      ;
; 6.218 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.578      ;
; 6.334 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.461      ;
; 6.335 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.460      ;
; 6.392 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.249     ; 6.731      ;
; 6.397 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.399      ;
; 6.398 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.398      ;
; 6.423 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.372      ;
; 6.426 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.369      ;
; 6.428 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.367      ;
; 6.429 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.710      ;
; 6.440 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.699      ;
; 6.446 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.234     ; 6.692      ;
; 6.451 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.344      ;
; 6.562 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.248     ; 6.562      ;
; 6.593 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.203      ;
; 6.596 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.200      ;
; 6.598 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 6.199      ;
; 6.598 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.198      ;
; 6.599 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 6.198      ;
; 6.599 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.232     ; 6.541      ;
; 6.610 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.232     ; 6.530      ;
; 6.616 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.523      ;
; 6.621 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.175      ;
; 6.639 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.249     ; 6.484      ;
; 6.679 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.249     ; 6.444      ;
; 6.691 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.250     ; 6.431      ;
; 6.710 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.085      ;
; 6.713 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.082      ;
; 6.715 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.080      ;
; 6.716 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.423      ;
; 6.727 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.412      ;
; 6.733 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.234     ; 6.405      ;
; 6.738 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 6.057      ;
; 6.741 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.234     ; 6.397      ;
; 6.742 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.248     ; 6.382      ;
; 6.744 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 6.053      ;
; 6.745 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 6.052      ;
; 6.750 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 6.047      ;
; 6.751 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 6.046      ;
; 6.773 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.023      ;
; 6.776 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.020      ;
; 6.778 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 6.018      ;
; 6.779 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.232     ; 6.361      ;
; 6.790 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.232     ; 6.350      ;
; 6.796 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.343      ;
; 6.801 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 5.995      ;
; 6.805 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 5.990      ;
; 6.806 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 5.992      ;
; 6.806 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 5.992      ;
; 6.809 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 5.986      ;
; 6.809 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.248     ; 6.315      ;
; 6.836 ; vga_interface:u_vga_interface|vsync_cnt[9] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 5.961      ;
; 6.837 ; vga_interface:u_vga_interface|vsync_cnt[9] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 5.960      ;
; 6.860 ; vga_interface:u_vga_interface|vsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.509     ; 5.966      ;
; 6.861 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.249     ; 6.262      ;
; 6.861 ; vga_interface:u_vga_interface|vsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.509     ; 5.965      ;
; 6.865 ; vga_interface:u_vga_interface|hsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 5.931      ;
; 6.866 ; vga_interface:u_vga_interface|hsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 5.930      ;
; 6.903 ; vga_interface:u_vga_interface|vsync_cnt[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 5.894      ;
; 6.904 ; vga_interface:u_vga_interface|vsync_cnt[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 5.893      ;
; 6.911 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.228      ;
; 6.926 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.249     ; 6.197      ;
; 6.975 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 5.821      ;
; 6.976 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.536     ; 5.823      ;
; 6.976 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.536     ; 5.823      ;
; 6.978 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.250     ; 6.144      ;
; 6.979 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 5.817      ;
; 6.982 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.249     ; 6.141      ;
; 6.989 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.248     ; 6.135      ;
; 6.998 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 5.799      ;
; 6.998 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 5.799      ;
; 7.028 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.234     ; 6.110      ;
; 7.029 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.247     ; 6.096      ;
; 7.041 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.249     ; 6.082      ;
; 7.059 ; vga_interface:u_vga_interface|vsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.509     ; 5.767      ;
; 7.060 ; vga_interface:u_vga_interface|vsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.509     ; 5.766      ;
; 7.086 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.231     ; 6.055      ;
; 7.087 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 5.711      ;
; 7.091 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 6.048      ;
; 7.092 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 5.703      ;
; 7.093 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 5.705      ;
; 7.093 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 5.705      ;
; 7.095 ; vga_interface:u_vga_interface|vsync_cnt[1] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 5.702      ;
; 7.096 ; vga_interface:u_vga_interface|vsync_cnt[1] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 5.701      ;
; 7.096 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 5.699      ;
; 7.100 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.231     ; 6.041      ;
; 7.114 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.232     ; 6.026      ;
; 7.139 ; vga_interface:u_vga_interface|hsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 5.656      ;
; 7.140 ; vga_interface:u_vga_interface|hsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.540     ; 5.655      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                          ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.293 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.062     ; 6.647      ;
; 13.316 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.081     ; 6.605      ;
; 13.438 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 6.485      ;
; 13.489 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.078     ; 6.435      ;
; 13.499 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.059     ; 6.444      ;
; 13.519 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 6.404      ;
; 13.606 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.062     ; 6.334      ;
; 13.616 ; sccb_interface:u_sccb_interface|cnt_bit[1]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.070     ; 6.316      ;
; 13.706 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.081     ; 6.215      ;
; 13.713 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.059     ; 6.230      ;
; 13.722 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.062     ; 6.218      ;
; 13.785 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 6.138      ;
; 13.818 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.112      ;
; 13.825 ; sccb_interface:u_sccb_interface|cnt_step[0]    ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.070     ; 6.107      ;
; 13.844 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.062     ; 6.096      ;
; 13.865 ; sccb_interface:u_sccb_interface|cnt_bit[4]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.070     ; 6.067      ;
; 13.909 ; sccb_interface:u_sccb_interface|cnt_step[1]    ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.070     ; 6.023      ;
; 13.947 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.996      ;
; 13.988 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.078     ; 5.936      ;
; 13.993 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.078     ; 5.931      ;
; 14.012 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.062     ; 5.928      ;
; 14.108 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.835      ;
; 14.117 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.062     ; 5.823      ;
; 14.124 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.056     ; 5.822      ;
; 14.125 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.062     ; 5.815      ;
; 14.146 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.797      ;
; 14.163 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.056     ; 5.783      ;
; 14.164 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.779      ;
; 14.171 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.772      ;
; 14.179 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.077     ; 5.746      ;
; 14.181 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.762      ;
; 14.189 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.056     ; 5.757      ;
; 14.208 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.735      ;
; 14.215 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.062     ; 5.725      ;
; 14.242 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.081     ; 5.679      ;
; 14.254 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.089     ; 5.659      ;
; 14.254 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.689      ;
; 14.259 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.670      ;
; 14.259 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.670      ;
; 14.259 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 5.664      ;
; 14.340 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.087     ; 5.575      ;
; 14.354 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.062     ; 5.586      ;
; 14.423 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.089     ; 5.490      ;
; 14.446 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 5.477      ;
; 14.463 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[7]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.466      ;
; 14.466 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[3]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.463      ;
; 14.466 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[6]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.463      ;
; 14.467 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[4]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.462      ;
; 14.488 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.083     ; 5.431      ;
; 14.512 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.087     ; 5.403      ;
; 14.525 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.083     ; 5.394      ;
; 14.545 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.083     ; 5.374      ;
; 14.551 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.379      ;
; 14.562 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[8]  ; clk          ; clk         ; 20.000       ; -0.074     ; 5.366      ;
; 14.562 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.062     ; 5.378      ;
; 14.571 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.359      ;
; 14.580 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.083     ; 5.339      ;
; 14.590 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.078     ; 5.334      ;
; 14.636 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[10] ; clk          ; clk         ; 20.000       ; -0.081     ; 5.285      ;
; 14.638 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.081     ; 5.283      ;
; 14.638 ; sccb_interface:u_sccb_interface|reg_addr_ff[0] ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.076     ; 5.288      ;
; 14.643 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.081     ; 5.278      ;
; 14.652 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.078     ; 5.272      ;
; 14.660 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.087     ; 5.255      ;
; 14.707 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.056     ; 5.239      ;
; 14.718 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.077     ; 5.207      ;
; 14.723 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.056     ; 5.223      ;
; 14.728 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.059     ; 5.215      ;
; 14.742 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.089     ; 5.171      ;
; 14.744 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.082     ; 5.176      ;
; 14.757 ; sccb_interface:u_sccb_interface|cnt_bit[0]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.070     ; 5.175      ;
; 14.791 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[10] ; clk          ; clk         ; 20.000       ; -0.081     ; 5.130      ;
; 14.798 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.131      ;
; 14.798 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.131      ;
; 14.798 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.087     ; 5.117      ;
; 14.802 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.127      ;
; 14.802 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.073     ; 5.127      ;
; 14.807 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[3]  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.123      ;
; 14.816 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.079     ; 5.107      ;
; 14.819 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.111      ;
; 14.832 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.082     ; 5.088      ;
; 14.843 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.089     ; 5.070      ;
; 14.852 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.083     ; 5.067      ;
; 14.857 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.087     ; 5.058      ;
; 14.859 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.082     ; 5.061      ;
; 14.877 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.089     ; 5.036      ;
; 14.896 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.034      ;
; 14.904 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|config_done  ; clk          ; clk         ; 20.000       ; -0.079     ; 5.019      ;
; 14.920 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.077     ; 5.005      ;
; 14.956 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.081     ; 4.965      ;
; 14.966 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.087     ; 4.949      ;
; 14.968 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[5]  ; clk          ; clk         ; 20.000       ; -0.077     ; 4.957      ;
; 14.969 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.062     ; 4.971      ;
; 14.995 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.056     ; 4.951      ;
; 15.002 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[7]   ; clk          ; clk         ; 20.000       ; -0.073     ; 4.927      ;
; 15.005 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.062     ; 4.935      ;
; 15.005 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[3]   ; clk          ; clk         ; 20.000       ; -0.073     ; 4.924      ;
; 15.005 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[6]   ; clk          ; clk         ; 20.000       ; -0.073     ; 4.924      ;
; 15.006 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[7]   ; clk          ; clk         ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[4]   ; clk          ; clk         ; 20.000       ; -0.073     ; 4.923      ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.205 ; ov5640_config:u_ov5640_config|en_capture                                                                                                                        ; capture:u_capture|en_capture_ff                                                                                                                                             ; clk          ; cmos_pclk   ; 0.000        ; 0.801      ; 1.231      ;
; 0.213 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.489      ; 0.897      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; capture:u_capture|flag_capture                                                                                                                                  ; capture:u_capture|flag_capture                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end                                                                                                                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo_flag                                                                                                                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo_flag                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; key_filter:u_key|flag                                                                                                                                           ; key_filter:u_key|flag                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; gray_bit:u_gray_bit|value[1]                                                                                                                                    ; gray_bit:u_gray_bit|value[1]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.434 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.457      ; 1.086      ;
; 0.450 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.133      ; 0.778      ;
; 0.450 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.757      ;
; 0.453 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[0]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.760      ;
; 0.455 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.108      ; 0.758      ;
; 0.463 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.108      ; 0.766      ;
; 0.481 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.447      ; 1.123      ;
; 0.489 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.734      ;
; 0.493 ; sobel:u_sobel|din_sop_ff3                                                                                                                                       ; sobel:u_sobel|dout_sop                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11]             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; gs_filter:u_gs_filter|dout_vld                                                                                                                                  ; gray_bit:u_gray_bit|dout_vld                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff0                                                                                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff1                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.051      ; 0.740      ;
; 0.495 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.739      ;
; 0.496 ; gs_filter:u_gs_filter|din_eop_ff2                                                                                                                               ; gs_filter:u_gs_filter|dout_eop                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.739      ;
; 0.507 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.739      ;
; 0.511 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.443      ; 1.149      ;
; 0.516 ; capture:u_capture|dout_vld                                                                                                                                      ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.366      ; 1.077      ;
; 0.517 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|din_vld_ff0                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.762      ;
; 0.519 ; gs_filter:u_gs_filter|taps2_ff0[6]                                                                                                                              ; gs_filter:u_gs_filter|taps2_ff1[6]                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.047      ; 0.761      ;
; 0.540 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.018      ; 0.753      ;
; 0.568 ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a1~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.685      ; 1.483      ;
; 0.568 ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a1~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.685      ; 1.483      ;
; 0.572 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gy_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.879      ;
; 0.573 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.133      ; 0.901      ;
; 0.574 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[19]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.690      ; 1.454      ;
; 0.574 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[20]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.690      ; 1.454      ;
; 0.574 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[21]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.690      ; 1.454      ;
; 0.574 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[22]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.690      ; 1.454      ;
; 0.580 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.108      ; 0.883      ;
; 0.587 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.816      ; 1.633      ;
; 0.599 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.503      ; 1.332      ;
; 0.600 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|gy_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.907      ;
; 0.600 ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a7~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.682      ; 1.512      ;
; 0.602 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|gy_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.909      ;
; 0.605 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.850      ;
; 0.606 ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                               ; gs_filter:u_gs_filter|dout_vld                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.449      ; 1.250      ;
; 0.625 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.133      ; 0.953      ;
; 0.628 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.474      ; 1.332      ;
; 0.635 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.880      ;
; 0.635 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.942      ;
; 0.635 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.486      ; 1.316      ;
; 0.638 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.883      ;
; 0.643 ; capture:u_capture|dout[2]                                                                                                                                       ; capture:u_capture|dout[10]                                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.887      ;
; 0.645 ; capture:u_capture|dout[0]                                                                                                                                       ; capture:u_capture|dout[8]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.889      ;
; 0.645 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.480      ; 1.320      ;
; 0.653 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.133      ; 0.981      ;
; 0.661 ; sobel:u_sobel|taps2_ff0                                                                                                                                         ; sobel:u_sobel|taps2_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.905      ;
; 0.663 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|taps0_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.907      ;
; 0.667 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.133      ; 0.995      ;
; 0.668 ; sobel:u_sobel|din_sop_ff0                                                                                                                                       ; sobel:u_sobel|din_sop_ff1                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.912      ;
; 0.668 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.913      ;
; 0.669 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.050      ; 0.914      ;
; 0.670 ; gs_filter:u_gs_filter|dout_eop                                                                                                                                  ; gray_bit:u_gray_bit|dout_eop                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.048      ; 0.913      ;
; 0.670 ; sobel:u_sobel|din_eop_ff3                                                                                                                                       ; sobel:u_sobel|dout_eop                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.914      ;
; 0.670 ; sobel:u_sobel|din_eop_ff2                                                                                                                                       ; sobel:u_sobel|din_eop_ff3                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.914      ;
; 0.671 ; sobel:u_sobel|din_eop_ff0                                                                                                                                       ; sobel:u_sobel|din_eop_ff1                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.915      ;
; 0.671 ; gray_bit:u_gray_bit|dout_sop                                                                                                                                    ; sobel:u_sobel|din_sop_ff0                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.915      ;
; 0.672 ; sobel:u_sobel|din_eop_ff1                                                                                                                                       ; sobel:u_sobel|din_eop_ff2                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.916      ;
; 0.674 ; sobel:u_sobel|taps1_ff0                                                                                                                                         ; sobel:u_sobel|taps1_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.047      ; 0.916      ;
; 0.677 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gy_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.984      ;
; 0.679 ; sobel:u_sobel|taps2_ff0                                                                                                                                         ; sobel:u_sobel|gy_2[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.986      ;
; 0.680 ; gs_filter:u_gs_filter|taps2_ff0[4]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[5]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.102      ; 0.977      ;
; 0.682 ; gs_filter:u_gs_filter|taps2_ff0[1]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[2]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.102      ; 0.979      ;
; 0.683 ; gs_filter:u_gs_filter|taps2_ff0[3]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[4]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.102      ; 0.980      ;
; 0.688 ; sobel:u_sobel|din_vld_ff0                                                                                                                                       ; sobel:u_sobel|din_vld_ff1                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.363      ; 1.246      ;
; 0.690 ; gs_filter:u_gs_filter|taps0_ff0[0]                                                                                                                              ; gs_filter:u_gs_filter|taps0_ff1[0]                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.934      ;
; 0.691 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.108      ; 0.994      ;
; 0.691 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gy_2[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 0.998      ;
; 0.695 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.108      ; 0.998      ;
; 0.696 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 1.003      ;
; 0.697 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.717      ; 1.609      ;
; 0.697 ; gs_filter:u_gs_filter|din_vld_ff1                                                                                                                               ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.941      ;
; 0.701 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.108      ; 1.004      ;
; 0.701 ; gs_filter:u_gs_filter|taps2_ff0[0]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[1]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.102      ; 0.998      ;
; 0.703 ; sobel:u_sobel|taps2_ff0                                                                                                                                         ; sobel:u_sobel|gy_2[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 1.010      ;
; 0.703 ; capture:u_capture|dout[4]                                                                                                                                       ; capture:u_capture|dout[12]                                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.352      ; 1.250      ;
; 0.711 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gy_2[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.112      ; 1.018      ;
; 0.712 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.951      ;
; 0.712 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.951      ;
; 0.713 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.952      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.382 ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.450 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.453 ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.739      ;
; 0.454 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.738      ;
; 0.455 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.739      ;
; 0.469 ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                         ; vga_interface:u_vga_interface|h_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[8]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[6]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.482 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.577 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.612 ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.898      ;
; 0.625 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.894      ;
; 0.625 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.894      ;
; 0.628 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.897      ;
; 0.629 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[3]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.913      ;
; 0.630 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.914      ;
; 0.632 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.916      ;
; 0.633 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.633 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.901      ;
; 0.646 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[9]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[12] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.656 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.924      ;
; 0.658 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.927      ;
; 0.659 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.928      ;
; 0.661 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.929      ;
; 0.681 ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.967      ;
; 0.684 ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.970      ;
; 0.686 ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.972      ;
; 0.691 ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.977      ;
; 0.693 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.699 ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.985      ;
; 0.700 ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.986      ;
; 0.701 ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.987      ;
; 0.701 ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.987      ;
; 0.702 ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[13]                                                                                                                      ; vga_interface:u_vga_interface|dout[13]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.153      ;
; 0.714 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.299      ;
; 0.716 ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.002      ;
; 0.718 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.304      ;
; 0.720 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.730 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.315      ;
; 0.730 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.735 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.737 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.742 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.327      ;
; 0.743 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.011      ;
; 0.745 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.330      ;
; 0.750 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.018      ;
; 0.758 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.343      ;
; 0.776 ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[15]                                                                                                                      ; vga_interface:u_vga_interface|dout[15]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.226      ;
; 0.788 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.056      ;
; 0.802 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.404      ;
; 0.803 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.404      ;
; 0.807 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.075      ;
; 0.812 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.414      ;
; 0.833 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.435      ;
; 0.853 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.138      ;
; 0.858 ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.131      ;
; 0.862 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.131      ;
; 0.867 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.878 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.149      ;
; 0.882 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.150      ;
; 0.884 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.153      ;
; 0.905 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.176      ;
; 0.913 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.182      ;
; 0.916 ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 0.739      ;
; 0.917 ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[0]                                                                                                                       ; vga_interface:u_vga_interface|dout[0]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.204     ; 0.908      ;
; 0.933 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.519      ;
; 0.933 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.517      ;
; 0.964 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.973 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.241      ;
; 0.973 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.241      ;
; 0.974 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.242      ;
; 0.975 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.243      ;
; 0.977 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.245      ;
; 0.977 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.244      ;
; 0.981 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.566      ;
; 0.984 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.252      ;
; 1.008 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.594      ;
; 1.008 ; vga_interface:u_vga_interface|hsync_cnt[1]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[6]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.294      ;
; 1.008 ; vga_interface:u_vga_interface|hsync_cnt[1]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[5]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.294      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.400 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_driver:u_sdram_driver|wr_falg                                                                                                                             ; sdram_driver:u_sdram_driver|wr_falg                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_driver:u_sdram_driver|rd_falg                                                                                                                             ; sdram_driver:u_sdram_driver|rd_falg                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_driver:u_sdram_driver|refresh_flag                                                                                                                        ; sdram_driver:u_sdram_driver|refresh_flag                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_driver:u_sdram_driver|initial_done                                                                                                                        ; sdram_driver:u_sdram_driver|initial_done                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_driver:u_sdram_driver|state_c.00100000                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00100000                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                           ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram_driver:u_sdram_driver|rd_dout[5]                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~porta_datain_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.057      ;
; 0.416 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.429 ; sdram_driver:u_sdram_driver|rd_dout[15]                                                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~porta_datain_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.087      ;
; 0.448 ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 1.022      ;
; 0.464 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.732      ;
; 0.470 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[3]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.475 ; sdram_driver:u_sdram_driver|rd_dout[14]                                                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~porta_datain_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.133      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[11]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.753      ;
; 0.485 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[10]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.753      ;
; 0.487 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.754      ;
; 0.489 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.757      ;
; 0.492 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[0]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[0]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.494 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[12]                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[12]                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[5]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.762      ;
; 0.499 ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00001000                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.767      ;
; 0.501 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[3]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.768      ;
; 0.503 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[4]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.770      ;
; 0.516 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[9]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.783      ;
; 0.524 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.100      ;
; 0.528 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.104      ;
; 0.532 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[8]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.800      ;
; 0.534 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.111      ;
; 0.536 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 1.109      ;
; 0.543 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[8]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.221      ;
; 0.577 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.252      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.601 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.604 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.605 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.873      ;
; 0.605 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00001                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.873      ;
; 0.606 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.871      ;
; 0.607 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.875      ;
; 0.607 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.877      ;
; 0.609 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.877      ;
; 0.614 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[9]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.881      ;
; 0.615 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[10]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[11]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.883      ;
; 0.617 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.885      ;
; 0.619 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.622 ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000010                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.890      ;
; 0.631 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.899      ;
; 0.635 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.902      ;
; 0.641 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.643 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_addr[21]                                                                                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_addr[21]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.912      ;
; 0.644 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[1]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.908      ;
; 0.645 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[7]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.323      ;
; 0.645 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.909      ;
; 0.646 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                           ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; sccb_interface:u_sccb_interface|sio_c       ; sccb_interface:u_sccb_interface|sio_c          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sccb_interface:u_sccb_interface|sio_d_wr_en ; sccb_interface:u_sccb_interface|sio_d_wr_en    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|cnt_step[1]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|cnt_step[0]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|rw_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|rw_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov5640_config:u_ov5640_config|config_done   ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ov5640_config:u_ov5640_config|flag_wait     ; ov5640_config:u_ov5640_config|flag_wait        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.469 ; ov5640_config:u_ov5640_config|reg_cnt[8]    ; ov5640_config:u_ov5640_config|reg_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.479 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|rw_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.626 ; ov5640_config:u_ov5640_config|cfg_addr[4]   ; sccb_interface:u_sccb_interface|reg_addr_ff[4] ; clk          ; clk         ; 0.000        ; 0.070      ; 0.891      ;
; 0.629 ; ov5640_config:u_ov5640_config|cfg_addr[5]   ; sccb_interface:u_sccb_interface|reg_addr_ff[5] ; clk          ; clk         ; 0.000        ; 0.070      ; 0.894      ;
; 0.649 ; ov5640_config:u_ov5640_config|cfg_addr[6]   ; sccb_interface:u_sccb_interface|reg_addr_ff[6] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.916      ;
; 0.690 ; ov5640_config:u_ov5640_config|wait_cnt[13]  ; ov5640_config:u_ov5640_config|wait_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; ov5640_config:u_ov5640_config|wait_cnt[5]   ; ov5640_config:u_ov5640_config|wait_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; sccb_interface:u_sccb_interface|sioc_cnt[1] ; sccb_interface:u_sccb_interface|sioc_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; ov5640_config:u_ov5640_config|wait_cnt[11]  ; ov5640_config:u_ov5640_config|wait_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; ov5640_config:u_ov5640_config|wait_cnt[16]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; ov5640_config:u_ov5640_config|wait_cnt[1]   ; ov5640_config:u_ov5640_config|wait_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; ov5640_config:u_ov5640_config|wait_cnt[8]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; ov5640_config:u_ov5640_config|wait_cnt[6]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; ov5640_config:u_ov5640_config|wait_cnt[14]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|rw_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.704 ; ov5640_config:u_ov5640_config|wait_cnt[9]   ; ov5640_config:u_ov5640_config|wait_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.971      ;
; 0.706 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|flag_wait        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; sccb_interface:u_sccb_interface|sioc_cnt[3] ; sccb_interface:u_sccb_interface|sioc_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ov5640_config:u_ov5640_config|wait_cnt[3]   ; ov5640_config:u_ov5640_config|wait_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.714 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.982      ;
; 0.721 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|cnt_step[1]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.988      ;
; 0.724 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|cnt_step[0]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.991      ;
; 0.725 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|wait_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.992      ;
; 0.728 ; sccb_interface:u_sccb_interface|cnt_bit[4]  ; sccb_interface:u_sccb_interface|cnt_bit[4]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.995      ;
; 0.734 ; sccb_interface:u_sccb_interface|cnt_bit[2]  ; sccb_interface:u_sccb_interface|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; sccb_interface:u_sccb_interface|cnt_bit[1]  ; sccb_interface:u_sccb_interface|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; ov5640_config:u_ov5640_config|reg_cnt[1]    ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.002      ;
; 0.741 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.008      ;
; 0.742 ; ov5640_config:u_ov5640_config|reg_cnt[0]    ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.010      ;
; 0.746 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|cfg_addr[11]     ; clk          ; clk         ; 0.000        ; 0.063      ; 1.004      ;
; 0.746 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.013      ;
; 0.828 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|wr_en            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.095      ;
; 0.830 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.097      ;
; 0.841 ; ov5640_config:u_ov5640_config|cfg_data[6]   ; sccb_interface:u_sccb_interface|wr_data_ff[6]  ; clk          ; clk         ; 0.000        ; 0.067      ; 1.103      ;
; 0.892 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.160      ;
; 0.892 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.160      ;
; 0.896 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.164      ;
; 0.897 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.165      ;
; 0.913 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|cfg_addr[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.180      ;
; 0.919 ; ov5640_config:u_ov5640_config|cfg_addr[0]   ; sccb_interface:u_sccb_interface|reg_addr_ff[0] ; clk          ; clk         ; 0.000        ; 0.079      ; 1.193      ;
; 0.938 ; ov5640_config:u_ov5640_config|cfg_addr[9]   ; sccb_interface:u_sccb_interface|reg_addr_ff[9] ; clk          ; clk         ; 0.000        ; 0.053      ; 1.186      ;
; 0.956 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|wr_en            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.223      ;
; 0.957 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_data[2]      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.226      ;
; 0.958 ; sccb_interface:u_sccb_interface|wr_flag     ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.072      ; 1.225      ;
; 0.958 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.225      ;
; 0.969 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_data[3]      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.238      ;
; 0.984 ; sccb_interface:u_sccb_interface|cnt_bit[5]  ; sccb_interface:u_sccb_interface|cnt_bit[5]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.251      ;
; 0.997 ; ov5640_config:u_ov5640_config|flag_wait     ; ov5640_config:u_ov5640_config|wait_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.264      ;
; 1.007 ; ov5640_config:u_ov5640_config|cfg_data[1]   ; sccb_interface:u_sccb_interface|wr_data_ff[1]  ; clk          ; clk         ; 0.000        ; 0.051      ; 1.253      ;
; 1.009 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.277      ;
; 1.009 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.277      ;
; 1.012 ; ov5640_config:u_ov5640_config|wait_cnt[13]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; ov5640_config:u_ov5640_config|wait_cnt[5]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; sccb_interface:u_sccb_interface|sioc_cnt[1] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; ov5640_config:u_ov5640_config|wait_cnt[8]   ; ov5640_config:u_ov5640_config|wait_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.282      ;
; 1.017 ; ov5640_config:u_ov5640_config|wait_cnt[11]  ; ov5640_config:u_ov5640_config|wait_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; ov5640_config:u_ov5640_config|wait_cnt[7]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.284      ;
; 1.019 ; ov5640_config:u_ov5640_config|wait_cnt[1]   ; ov5640_config:u_ov5640_config|wait_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; ov5640_config:u_ov5640_config|wait_cnt[10]  ; ov5640_config:u_ov5640_config|wait_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_data[6]      ; clk          ; clk         ; 0.000        ; 0.067      ; 1.282      ;
; 1.020 ; ov5640_config:u_ov5640_config|wait_cnt[15]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.022 ; sccb_interface:u_sccb_interface|cnt_bit[2]  ; sccb_interface:u_sccb_interface|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.289      ;
; 1.023 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|wait_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; sccb_interface:u_sccb_interface|cnt_bit[2]  ; sccb_interface:u_sccb_interface|cnt_bit[3]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.293      ;
; 1.027 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ov5640_config:u_ov5640_config|wait_cnt[6]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_addr[7]      ; clk          ; clk         ; 0.000        ; 0.069      ; 1.295      ;
; 1.031 ; ov5640_config:u_ov5640_config|wait_cnt[14]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; ov5640_config:u_ov5640_config|wait_cnt[3]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.034 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|reg_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.302      ;
; 1.034 ; ov5640_config:u_ov5640_config|wait_cnt[10]  ; ov5640_config:u_ov5640_config|wait_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; sccb_interface:u_sccb_interface|cnt_bit[0]  ; sccb_interface:u_sccb_interface|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.303      ;
; 1.037 ; ov5640_config:u_ov5640_config|reg_cnt[0]    ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.305      ;
; 1.038 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|wait_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.305      ;
; 1.042 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|reg_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.310      ;
; 1.048 ; ov5640_config:u_ov5640_config|reg_cnt[4]    ; ov5640_config:u_ov5640_config|cfg_data[3]      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.317      ;
; 1.049 ; sccb_interface:u_sccb_interface|cnt_bit[3]  ; sccb_interface:u_sccb_interface|cnt_bit[4]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.316      ;
; 1.051 ; sccb_interface:u_sccb_interface|cnt_bit[0]  ; sccb_interface:u_sccb_interface|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.318      ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -2.569 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|hys_cnt[9]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.725      ; 5.206      ;
; -2.569 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|hys_cnt[11]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.725      ; 5.206      ;
; -2.559 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.735      ; 5.206      ;
; -2.559 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.735      ; 5.206      ;
; -2.559 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.735      ; 5.206      ;
; -2.559 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.735      ; 5.206      ;
; -2.555 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[0]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.725      ; 5.192      ;
; -2.555 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[1]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.725      ; 5.192      ;
; -2.555 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[2]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.725      ; 5.192      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vsync_ff                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|dout_sop                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff1                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout_vld                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff1                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff2                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|dout_eop                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[5]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[3]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[4]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.528 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[6]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.766      ; 5.206      ;
; -2.524 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.756      ; 5.192      ;
; -2.524 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps0_ff0[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.756      ; 5.192      ;
; -2.524 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps0_ff1[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.756      ; 5.192      ;
; -2.524 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.756      ; 5.192      ;
; -2.524 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.756      ; 5.192      ;
; -2.524 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.756      ; 5.192      ;
; -2.523 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.757      ; 5.192      ;
; -2.523 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.757      ; 5.192      ;
; -2.523 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.757      ; 5.192      ;
; -2.523 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|dout_sop                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.757      ; 5.192      ;
; -2.523 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_vld_ff1                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.757      ; 5.192      ;
; -2.523 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.757      ; 5.192      ;
; -2.518 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[10]                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.776      ; 5.206      ;
; -2.518 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[0]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.776      ; 5.206      ;
; -2.518 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[2]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.776      ; 5.206      ;
; -2.518 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[8]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.776      ; 5.206      ;
; -2.518 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[9]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.776      ; 5.206      ;
; -2.518 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[10]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.776      ; 5.206      ;
; -2.513 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.781      ; 5.206      ;
; -2.513 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.781      ; 5.206      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[0]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[3]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[8]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[5]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_eop_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|dout_eop                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|dout_eop                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[4]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|value[1]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[0]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[1]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.511 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[2]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.765      ; 5.188      ;
; -2.502 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps0_ff0                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.778      ; 5.192      ;
; -2.502 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps0_ff1                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.778      ; 5.192      ;
; -2.502 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps2_ff0                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.778      ; 5.192      ;
; -2.502 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps2_ff1                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.778      ; 5.192      ;
; -2.483 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[1]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.797      ; 5.192      ;
; -2.483 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[2]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.797      ; 5.192      ;
; -2.483 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[3]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.797      ; 5.192      ;
; -2.483 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[4]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.797      ; 5.192      ;
; -2.483 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[5]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.797      ; 5.192      ;
; -2.483 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[6]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.797      ; 5.192      ;
; -2.478 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[7]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.816      ; 5.206      ;
; -2.477 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[2]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.803      ; 5.192      ;
; -2.477 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.803      ; 5.192      ;
; -2.477 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff2                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.803      ; 5.192      ;
; -2.477 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.803      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; rgb565_gray:u_rgb565_gray|dout_sop                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff0                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff1                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|dout_sop                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; rgb565_gray:u_rgb565_gray|dout_eop                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_eop_ff0                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[11]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[13]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[15]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.822      ; 5.206      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[0]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[1]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[2]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[3]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[4]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[5]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[6]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[7]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[8]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.472 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[9]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.808      ; 5.192      ;
; -2.471 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[0]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.810      ; 5.193      ;
; -2.471 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[4]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.810      ; 5.193      ;
; -2.471 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[6]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.810      ; 5.193      ;
; -2.471 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[7]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.810      ; 5.193      ;
; -2.470 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|g[0]                                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.806      ; 5.188      ;
; -2.470 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|g[1]                                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 1.806      ; 5.188      ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.270 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[4]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.108      ; 5.635      ;
; -2.270 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[5]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.108      ; 5.635      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[0]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.093      ; 5.619      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[1]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.093      ; 5.619      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[2]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.108      ; 5.634      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[3]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.108      ; 5.634      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[6]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.109      ; 5.635      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[7]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.109      ; 5.635      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[8]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.093      ; 5.619      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[9]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.093      ; 5.619      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[10]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.093      ; 5.619      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[11]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.093      ; 5.619      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[12]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.109      ; 5.635      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[13]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.109      ; 5.635      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[14]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.092      ; 5.618      ;
; -2.269 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[15]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.092      ; 5.618      ;
; -2.022 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.188     ; 5.169      ;
; -2.022 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.188     ; 5.169      ;
; -2.021 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[0]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.184     ; 5.172      ;
; -1.603 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[5]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.227      ; 5.165      ;
; -1.603 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[6]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.227      ; 5.165      ;
; -1.586 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[12]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.248      ; 5.169      ;
; -1.584 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[3]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.249      ; 5.168      ;
; -1.584 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[5]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.251      ; 5.170      ;
; -1.584 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[6]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.251      ; 5.170      ;
; -1.584 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[8]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.182      ;
; -1.584 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[9]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.182      ;
; -1.584 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[14]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.251      ; 5.170      ;
; -1.583 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[10]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.263      ; 5.181      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.169      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[6]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.169      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[4]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.169      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[9]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.169      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[10]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.169      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.169      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[5]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.169      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[7]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[9]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.255      ; 5.167      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.257      ; 5.169      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[4]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.253      ; 5.165      ;
; -1.577 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[15]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.256      ; 5.168      ;
; -1.571 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[11]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.253      ; 5.159      ;
; -1.570 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[13]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.273      ; 5.178      ;
; -1.565 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[2]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.252      ; 5.152      ;
; -1.561 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.269      ; 5.165      ;
; -1.547 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[7]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.287      ; 5.169      ;
; -1.545 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[1]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.298      ; 5.178      ;
; 9.317  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.232     ; 3.823      ;
; 9.345  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.232     ; 3.795      ;
; 9.367  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 3.772      ;
; 9.743  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.233     ; 3.396      ;
; 10.045 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.248     ; 3.079      ;
; 10.051 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.248     ; 3.073      ;
; 10.067 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.248     ; 3.057      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.394 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.539     ; 2.402      ;
; 10.407 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.249     ; 2.716      ;
; 10.446 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[2]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 2.352      ;
; 10.446 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 2.352      ;
; 10.446 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[5]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 2.352      ;
; 10.446 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[3]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.537     ; 2.352      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[6]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[4]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.453 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.538     ; 2.344      ;
; 10.773 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.536     ; 2.026      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 4.468 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[4]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.178      ; 5.634      ;
; 4.468 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[5]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.178      ; 5.634      ;
; 4.468 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[6]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.178      ; 5.634      ;
; 4.468 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[7]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.178      ; 5.634      ;
; 4.468 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[8]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.179      ; 5.635      ;
; 4.468 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[9]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.179      ; 5.635      ;
; 4.468 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[10]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.179      ; 5.635      ;
; 4.468 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[11]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.179      ; 5.635      ;
; 4.480 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[0]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.183      ; 5.627      ;
; 4.480 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[1]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.183      ; 5.627      ;
; 4.480 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[2]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.183      ; 5.627      ;
; 4.480 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[3]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.183      ; 5.627      ;
; 4.480 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[12]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.180      ; 5.624      ;
; 4.480 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[13]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.180      ; 5.624      ;
; 4.480 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[14]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.180      ; 5.624      ;
; 4.480 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[15]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.180      ; 5.624      ;
; 4.531 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.184      ; 5.692      ;
; 4.531 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.185      ; 5.693      ;
; 4.543 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.189      ; 5.685      ;
; 4.543 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.186      ; 5.682      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 5.159      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.177      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 5.159      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.181      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.181      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.178      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.181      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.181      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.181      ;
; 4.732 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.181      ;
; 4.733 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.187      ;
; 4.733 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.187      ;
; 4.733 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.187      ;
; 4.733 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.187      ;
; 4.733 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 5.177      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.184      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.184      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.179      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.734 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.180      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[12]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[21]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[20]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[19]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[18]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[17]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[16]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[15]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[14]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[13]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[11]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[10]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_addr[9]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.191      ;
; 4.735 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 5.179      ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.027 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.761      ;
; 1.057 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.792      ;
; 1.057 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.792      ;
; 1.057 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.792      ;
; 1.057 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.792      ;
; 1.057 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.792      ;
; 1.057 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.792      ;
; 1.057 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.792      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[11]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[11]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.069 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[10]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.336      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[9]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.247 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.517      ;
; 1.350 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.640      ;
; 1.350 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.640      ;
; 1.350 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.640      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[4]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[8]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[11]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[7]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.488 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[6]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.761      ;
; 1.516 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[2]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.790      ;
; 1.518 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[1]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.792      ;
; 1.518 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.792      ;
; 1.518 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.792      ;
; 1.518 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.792      ;
; 1.518 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.792      ;
; 1.518 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.792      ;
; 1.518 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.792      ;
; 1.518 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.792      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[2]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[3]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.725 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[5]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.982      ;
; 1.816 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.076      ;
; 1.816 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.076      ;
; 1.816 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.076      ;
; 1.816 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.076      ;
; 1.816 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[0]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.076      ;
; 1.816 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[3]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.076      ;
; 1.816 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[12]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 2.076      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[6]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 1.887 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.141      ;
; 4.171 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 4.939      ;
; 4.171 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 4.939      ;
; 4.211 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 4.940      ;
; 4.211 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.534      ; 4.940      ;
; 4.211 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 4.941      ;
; 4.211 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.535      ; 4.941      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 1.549 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[19]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.382      ; 2.121      ;
; 1.549 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[20]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.382      ; 2.121      ;
; 1.549 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[21]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.382      ; 2.121      ;
; 1.549 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[22]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.382      ; 2.121      ;
; 1.580 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[0]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.275      ; 2.045      ;
; 1.580 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[1]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.275      ; 2.045      ;
; 1.580 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[2]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.275      ; 2.045      ;
; 1.676 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|en_capture_ff                                                                                                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.995      ; 4.946      ;
; 1.677 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.986      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.715 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.948      ; 4.938      ;
; 1.772 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[1]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.392      ; 2.354      ;
; 1.772 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[2]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.392      ; 2.354      ;
; 1.772 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[8]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.392      ; 2.354      ;
; 1.772 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[23]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.392      ; 2.354      ;
; 1.786 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[0]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.422      ; 2.398      ;
; 1.786 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[16]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.422      ; 2.398      ;
; 1.786 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[17]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.422      ; 2.398      ;
; 1.786 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[18]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.422      ; 2.398      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[0]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[1]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[2]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[3]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[4]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[5]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[6]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[7]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[8]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.794 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[9]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.879      ; 4.948      ;
; 1.799 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[7]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.389      ; 2.378      ;
; 1.799 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[13]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.389      ; 2.378      ;
; 1.799 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[14]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.389      ; 2.378      ;
; 1.799 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[15]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.389      ; 2.378      ;
; 1.802 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.866      ; 4.943      ;
; 1.802 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.866      ; 4.943      ;
; 1.802 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.866      ; 4.943      ;
; 1.802 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.866      ; 4.943      ;
; 1.802 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.866      ; 4.943      ;
; 1.802 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.866      ; 4.943      ;
; 1.802 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.866      ; 4.943      ;
; 1.810 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.857      ; 4.942      ;
; 1.810 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.857      ; 4.942      ;
; 1.810 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.857      ; 4.942      ;
; 1.810 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.857      ; 4.942      ;
; 1.810 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.857      ; 4.942      ;
; 1.810 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.857      ; 4.942      ;
; 1.833 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.834      ; 4.942      ;
; 1.833 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.845      ; 4.953      ;
; 1.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.817      ; 4.943      ;
; 1.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.817      ; 4.943      ;
; 1.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.817      ; 4.943      ;
; 1.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.817      ; 4.943      ;
; 1.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.817      ; 4.943      ;
; 1.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.817      ; 4.943      ;
; 1.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.817      ; 4.943      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.882 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.796      ; 4.953      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.895 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.788      ; 4.958      ;
; 1.930 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.430      ; 2.550      ;
; 1.930 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.430      ; 2.550      ;
; 1.930 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.430      ; 2.550      ;
; 1.930 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.430      ; 2.550      ;
; 2.067 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[1]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.608      ; 4.950      ;
; 2.067 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[2]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.608      ; 4.950      ;
; 2.067 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[3]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.608      ; 4.950      ;
; 2.067 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[5]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.608      ; 4.950      ;
; 2.067 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[8]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.608      ; 4.950      ;
; 2.077 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|dout_vld                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 2.598      ; 4.950      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.706 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.529      ;
; 1.706 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.529      ;
; 1.706 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.529      ;
; 1.706 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.529      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.815 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.055      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 1.987 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 1.809      ;
; 2.234 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[2]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.055      ;
; 2.234 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.055      ;
; 2.234 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.055      ;
; 2.234 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[3]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.055      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[6]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.239 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.374     ; 2.060      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 2.088      ;
; 2.286 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.093     ; 2.423      ;
; 2.561 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.093     ; 2.698      ;
; 2.577 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.092     ; 2.715      ;
; 2.583 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.092     ; 2.721      ;
; 2.793 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.077     ; 2.946      ;
; 3.108 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 3.262      ;
; 3.132 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 3.286      ;
; 3.152 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.076     ; 3.306      ;
; 4.083 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[1]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.637      ; 4.934      ;
; 4.085 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[7]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.626      ; 4.925      ;
; 4.098 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.608      ; 4.920      ;
; 4.108 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[2]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.590      ; 4.912      ;
; 4.109 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[13]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.612      ; 4.935      ;
; 4.112 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[11]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.591      ; 4.917      ;
; 4.113 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.921      ;
; 4.113 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.921      ;
; 4.113 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[15]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.595      ; 4.923      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.922      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.922      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[6]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.595      ; 4.923      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.922      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.595      ; 4.923      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[9]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.595      ; 4.923      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.922      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.595      ; 4.923      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.922      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[1]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.595      ; 4.923      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[5]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.595      ; 4.923      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.922      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.594      ; 4.922      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[9]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[1]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.593      ; 4.921      ;
; 4.114 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.595      ; 4.923      ;
; 4.116 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[4]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.590      ; 4.920      ;
; 4.117 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[8]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.602      ; 4.933      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -1.947 ; -198.498      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -0.704 ; -1.407        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 9.922  ; 0.000         ;
; clk                                                ; 16.672 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; cmos_pclk                                          ; 0.121 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.156 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.178 ; 0.000         ;
; clk                                                ; 0.186 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -0.730 ; -185.976      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.615  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 7.322  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.497 ; 0.000         ;
; cmos_pclk                                          ; 0.709 ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.765 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; cmos_pclk                                          ; -3.000 ; -460.256      ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.733  ; 0.000         ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 6.402  ; 0.000         ;
; clk                                                ; 9.433  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -1.947 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 3.049      ;
; -1.912 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.985      ;
; -1.888 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.880      ;
; -1.875 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.867      ;
; -1.848 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.921      ;
; -1.844 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.917      ;
; -1.836 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.933      ;
; -1.824 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.816      ;
; -1.820 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.812      ;
; -1.811 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.803      ;
; -1.807 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.563      ;
; -1.807 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.799      ;
; -1.803 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.559      ;
; -1.795 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.897      ;
; -1.791 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.893      ;
; -1.774 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.871      ;
; -1.767 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.840      ;
; -1.761 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.863      ;
; -1.759 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.832      ;
; -1.757 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.830      ;
; -1.739 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[7]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.495      ;
; -1.739 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.731      ;
; -1.735 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[6]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.491      ;
; -1.735 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.727      ;
; -1.726 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.718      ;
; -1.725 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.481      ;
; -1.723 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.070      ; 2.800      ;
; -1.722 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.714      ;
; -1.721 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.477      ;
; -1.717 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.819      ;
; -1.708 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.810      ;
; -1.699 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.772      ;
; -1.695 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.768      ;
; -1.691 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.764      ;
; -1.680 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.777      ;
; -1.676 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.432      ;
; -1.676 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.773      ;
; -1.672 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.428      ;
; -1.662 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.759      ;
; -1.658 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[5]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.414      ;
; -1.658 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.650      ;
; -1.657 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[7]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.413      ;
; -1.654 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]  ; gs_filter:u_gs_filter|gs_0[4]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.410      ;
; -1.654 ; capture:u_capture|dout[14]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.646      ;
; -1.653 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]  ; gs_filter:u_gs_filter|gs_0[6]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.409      ;
; -1.649 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.751      ;
; -1.640 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.742      ;
; -1.618 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.715      ;
; -1.614 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.687      ;
; -1.614 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.711      ;
; -1.608 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[7]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.364      ;
; -1.605 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.707      ;
; -1.604 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[6]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.360      ;
; -1.604 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.677      ;
; -1.601 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.703      ;
; -1.596 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.693      ;
; -1.592 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.689      ;
; -1.587 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.579      ;
; -1.581 ; capture:u_capture|dout[5]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[0] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.683      ;
; -1.578 ; capture:u_capture|dout[12]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.015     ; 2.570      ;
; -1.561 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[11] ; gs_filter:u_gs_filter|gs_0[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.323      ;
; -1.557 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[11] ; gs_filter:u_gs_filter|gs_0[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.319      ;
; -1.555 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.070      ; 2.632      ;
; -1.551 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.070      ; 2.628      ;
; -1.546 ; capture:u_capture|dout[13]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.619      ;
; -1.542 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[7] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.615      ;
; -1.541 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[6]  ; gs_filter:u_gs_filter|gs_0[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.303      ;
; -1.537 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[6]  ; gs_filter:u_gs_filter|gs_0[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.299      ;
; -1.535 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.632      ;
; -1.533 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.630      ;
; -1.531 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.628      ;
; -1.530 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.286      ;
; -1.529 ; capture:u_capture|dout[10]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.626      ;
; -1.528 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.625      ;
; -1.526 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.282      ;
; -1.524 ; capture:u_capture|dout[8]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.621      ;
; -1.521 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.623      ;
; -1.517 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.619      ;
; -1.493 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[11] ; gs_filter:u_gs_filter|gs_0[7]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.255      ;
; -1.492 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[5]  ; gs_filter:u_gs_filter|gs_0[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.254      ;
; -1.489 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[11] ; gs_filter:u_gs_filter|gs_0[6]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.251      ;
; -1.488 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[5]  ; gs_filter:u_gs_filter|gs_0[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.250      ;
; -1.487 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[12] ; gs_filter:u_gs_filter|gs_0[9]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.249      ;
; -1.483 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[12] ; gs_filter:u_gs_filter|gs_0[8]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.245     ; 2.245      ;
; -1.478 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[6] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.551      ;
; -1.474 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[5] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.547      ;
; -1.473 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.070      ; 2.550      ;
; -1.462 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[7]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.218      ;
; -1.460 ; capture:u_capture|dout[15]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.533      ;
; -1.458 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10] ; gs_filter:u_gs_filter|gs_0[6]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.214      ;
; -1.454 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]  ; gs_filter:u_gs_filter|gs_0[5]     ; cmos_pclk    ; cmos_pclk   ; 1.000        ; -0.251     ; 2.210      ;
; -1.453 ; capture:u_capture|dout[9]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.090      ; 2.550      ;
; -1.453 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.555      ;
; -1.450 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.070      ; 2.527      ;
; -1.449 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.551      ;
; -1.401 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[4] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.474      ;
; -1.392 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[2] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.070      ; 2.469      ;
; -1.392 ; capture:u_capture|dout[11]                                                                                                                           ; rgb565_gray:u_rgb565_gray|dout[3] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.066      ; 2.465      ;
; -1.384 ; capture:u_capture|dout[6]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[0] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.095      ; 2.486      ;
; -1.379 ; capture:u_capture|dout[7]                                                                                                                            ; rgb565_gray:u_rgb565_gray|dout[1] ; cmos_pclk    ; cmos_pclk   ; 1.000        ; 0.070      ; 2.456      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.704 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag ; cmos_pclk                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.240     ; 0.391      ;
; -0.703 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank      ; cmos_pclk                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.240     ; 0.390      ;
; 6.122  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.827      ;
; 6.128  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.821      ;
; 6.188  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.761      ;
; 6.194  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.755      ;
; 6.222  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.727      ;
; 6.263  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.686      ;
; 6.288  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.661      ;
; 6.327  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.620      ;
; 6.329  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.606      ;
; 6.329  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.620      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.613      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.613      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.613      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.613      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.613      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.613      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.613      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.602      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.602      ;
; 6.333  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.614      ;
; 6.335  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.600      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.607      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.607      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.607      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.607      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.607      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.607      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.607      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.596      ;
; 6.339  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.596      ;
; 6.364  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.585      ;
; 6.370  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.579      ;
; 6.381  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.566      ;
; 6.381  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.566      ;
; 6.383  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.563      ;
; 6.383  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.563      ;
; 6.383  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.563      ;
; 6.383  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.563      ;
; 6.383  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.563      ;
; 6.383  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.563      ;
; 6.387  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.560      ;
; 6.387  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.560      ;
; 6.388  ; sdram_driver:u_sdram_driver|state_c.00000001 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.561      ;
; 6.389  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.557      ;
; 6.389  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.557      ;
; 6.389  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.557      ;
; 6.389  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.557      ;
; 6.389  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.557      ;
; 6.389  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.557      ;
; 6.411  ; sdram_driver:u_sdram_driver|state_c.01000000 ; sdram_driver:u_sdram_driver|state_c.00001000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.541      ;
; 6.420  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.527      ;
; 6.426  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.521      ;
; 6.427  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.520      ;
; 6.429  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.506      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.513      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.513      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.513      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.513      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.513      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.513      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.513      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.502      ;
; 6.433  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.502      ;
; 6.454  ; sdram_driver:u_sdram_driver|state_c.00000001 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.495      ;
; 6.464  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.485      ;
; 6.468  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.479      ;
; 6.470  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.465      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[12]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.472      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[11]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.472      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[10]     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.472      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[9]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.472      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[8]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.472      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[6]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.472      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[3]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.472      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.461      ;
; 6.474  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.461      ;
; 6.475  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|command[1]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.472      ;
; 6.477  ; sdram_driver:u_sdram_driver|state_c.01000000 ; sdram_driver:u_sdram_driver|state_c.00000010   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.475      ;
; 6.481  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.466      ;
; 6.481  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.466      ;
; 6.481  ; sdram_driver:u_sdram_driver|state_c.00000100 ; sdram_driver:u_sdram_driver|command[1]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.466      ;
; 6.483  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.463      ;
; 6.483  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.463      ;
; 6.483  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.463      ;
; 6.483  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.463      ;
; 6.483  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.463      ;
; 6.483  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.463      ;
; 6.505  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.00000100   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.444      ;
; 6.520  ; sdram_driver:u_sdram_driver|state_c.00100000 ; sdram_driver:u_sdram_driver|command[0]         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.427      ;
; 6.522  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.01000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.425      ;
; 6.522  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|state_c.10000000   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.425      ;
; 6.524  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[7]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.422      ;
; 6.524  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[5]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.422      ;
; 6.524  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[4]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.422      ;
; 6.524  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[2]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.422      ;
; 6.524  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[1]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.422      ;
; 6.524  ; sdram_driver:u_sdram_driver|state_c.00000010 ; sdram_driver:u_sdram_driver|sdram_addr[0]      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.422      ;
; 6.530  ; sdram_driver:u_sdram_driver|state_c.00001000 ; sdram_driver:u_sdram_driver|cnt0[10]           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.417      ;
+--------+----------------------------------------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 9.922  ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 3.158      ;
; 9.923  ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 3.157      ;
; 10.010 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 3.070      ;
; 10.011 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 3.069      ;
; 10.066 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 3.014      ;
; 10.067 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 3.013      ;
; 10.084 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.996      ;
; 10.085 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.995      ;
; 10.100 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.980      ;
; 10.101 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.979      ;
; 10.120 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 3.133      ;
; 10.130 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 3.130      ;
; 10.141 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 3.119      ;
; 10.142 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.083     ; 3.117      ;
; 10.172 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.908      ;
; 10.173 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.907      ;
; 10.208 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 3.045      ;
; 10.218 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 3.042      ;
; 10.228 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.852      ;
; 10.229 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.851      ;
; 10.229 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 3.031      ;
; 10.230 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.083     ; 3.029      ;
; 10.240 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 3.013      ;
; 10.251 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.829      ;
; 10.253 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.827      ;
; 10.256 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.824      ;
; 10.261 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.819      ;
; 10.261 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.091     ; 2.990      ;
; 10.262 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.818      ;
; 10.263 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.817      ;
; 10.264 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 2.989      ;
; 10.274 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 2.986      ;
; 10.285 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 2.975      ;
; 10.286 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.083     ; 2.973      ;
; 10.293 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 2.967      ;
; 10.295 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.787      ;
; 10.296 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.786      ;
; 10.298 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 2.955      ;
; 10.308 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 2.952      ;
; 10.319 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 2.941      ;
; 10.320 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.083     ; 2.939      ;
; 10.328 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 2.925      ;
; 10.339 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.741      ;
; 10.341 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.739      ;
; 10.344 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.736      ;
; 10.349 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.731      ;
; 10.349 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.091     ; 2.902      ;
; 10.375 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.707      ;
; 10.376 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.706      ;
; 10.380 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.702      ;
; 10.381 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 2.879      ;
; 10.381 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.701      ;
; 10.384 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 2.869      ;
; 10.395 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.685      ;
; 10.397 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.683      ;
; 10.400 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.680      ;
; 10.405 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.675      ;
; 10.405 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.091     ; 2.846      ;
; 10.409 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 2.843      ;
; 10.412 ; vga_interface:u_vga_interface|vsync_cnt[9] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.670      ;
; 10.413 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.236     ; 2.671      ;
; 10.413 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.236     ; 2.671      ;
; 10.413 ; vga_interface:u_vga_interface|vsync_cnt[9] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.669      ;
; 10.418 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 2.835      ;
; 10.419 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.661      ;
; 10.422 ; vga_interface:u_vga_interface|vsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.230     ; 2.668      ;
; 10.423 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.657      ;
; 10.423 ; vga_interface:u_vga_interface|vsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.230     ; 2.667      ;
; 10.429 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.651      ;
; 10.431 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.649      ;
; 10.434 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.646      ;
; 10.437 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 2.823      ;
; 10.439 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.641      ;
; 10.439 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.091     ; 2.812      ;
; 10.450 ; vga_interface:u_vga_interface|hsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.630      ;
; 10.451 ; vga_interface:u_vga_interface|hsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.629      ;
; 10.457 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.625      ;
; 10.458 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.624      ;
; 10.459 ; vga_interface:u_vga_interface|vsync_cnt[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.623      ;
; 10.460 ; vga_interface:u_vga_interface|vsync_cnt[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.622      ;
; 10.471 ; vga_interface:u_vga_interface|hsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 2.789      ;
; 10.493 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.087     ; 2.762      ;
; 10.497 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 2.755      ;
; 10.501 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.236     ; 2.583      ;
; 10.501 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.236     ; 2.583      ;
; 10.503 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.080     ; 2.759      ;
; 10.507 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.573      ;
; 10.511 ; vga_interface:u_vga_interface|hsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 2.569      ;
; 10.514 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.080     ; 2.748      ;
; 10.515 ; vga_interface:u_vga_interface|vsync_cnt[2] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.081     ; 2.746      ;
; 10.522 ; vga_interface:u_vga_interface|vsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.230     ; 2.568      ;
; 10.523 ; vga_interface:u_vga_interface|vsync_cnt[5] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.230     ; 2.567      ;
; 10.531 ; vga_interface:u_vga_interface|hsync_cnt[4] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.237     ; 2.552      ;
; 10.537 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.545      ;
; 10.538 ; vga_interface:u_vga_interface|vsync_cnt[7] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.544      ;
; 10.542 ; vga_interface:u_vga_interface|vsync_cnt[1] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.540      ;
; 10.542 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.540      ;
; 10.543 ; vga_interface:u_vga_interface|vsync_cnt[1] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.539      ;
; 10.543 ; vga_interface:u_vga_interface|vsync_cnt[3] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 2.539      ;
; 10.553 ; vga_interface:u_vga_interface|hsync_cnt[6] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 2.699      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                          ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.672 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.040     ; 3.275      ;
; 16.736 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.034     ; 3.217      ;
; 16.762 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.042     ; 3.183      ;
; 16.814 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.042     ; 3.131      ;
; 16.832 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.031     ; 3.124      ;
; 16.875 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.040     ; 3.072      ;
; 16.890 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.034     ; 3.063      ;
; 16.919 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.034     ; 3.034      ;
; 16.978 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.974      ;
; 16.982 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.974      ;
; 16.982 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.042     ; 2.963      ;
; 16.984 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.963      ;
; 16.993 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.960      ;
; 16.996 ; sccb_interface:u_sccb_interface|cnt_bit[1]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.034     ; 2.957      ;
; 17.026 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.930      ;
; 17.032 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.924      ;
; 17.077 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.870      ;
; 17.087 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.869      ;
; 17.120 ; sccb_interface:u_sccb_interface|cnt_step[0]    ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.034     ; 2.833      ;
; 17.122 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.831      ;
; 17.133 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.814      ;
; 17.142 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.811      ;
; 17.161 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.786      ;
; 17.167 ; sccb_interface:u_sccb_interface|cnt_bit[4]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.034     ; 2.786      ;
; 17.171 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.785      ;
; 17.183 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.768      ;
; 17.183 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.768      ;
; 17.185 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.046     ; 2.756      ;
; 17.193 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.760      ;
; 17.196 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.757      ;
; 17.202 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.754      ;
; 17.206 ; sccb_interface:u_sccb_interface|cnt_step[1]    ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.034     ; 2.747      ;
; 17.214 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.046     ; 2.727      ;
; 17.219 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.737      ;
; 17.228 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.042     ; 2.717      ;
; 17.230 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.717      ;
; 17.231 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.728      ;
; 17.239 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.717      ;
; 17.240 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[3]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.716      ;
; 17.251 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.708      ;
; 17.252 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.694      ;
; 17.253 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.700      ;
; 17.256 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.703      ;
; 17.273 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.044     ; 2.670      ;
; 17.274 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.679      ;
; 17.289 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[7]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.662      ;
; 17.292 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[3]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.659      ;
; 17.292 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[6]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.659      ;
; 17.293 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|reg_cnt[4]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.658      ;
; 17.322 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.624      ;
; 17.326 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[8]  ; clk          ; clk         ; 20.000       ; -0.037     ; 2.624      ;
; 17.348 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.042     ; 2.597      ;
; 17.349 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_addr[9]  ; clk          ; clk         ; 20.000       ; -0.031     ; 2.607      ;
; 17.374 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.044     ; 2.569      ;
; 17.382 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.570      ;
; 17.392 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.560      ;
; 17.404 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.543      ;
; 17.408 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[4]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.539      ;
; 17.409 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.543      ;
; 17.410 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.536      ;
; 17.413 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.533      ;
; 17.426 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.044     ; 2.517      ;
; 17.438 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|config_done  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.508      ;
; 17.441 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.506      ;
; 17.451 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.046     ; 2.490      ;
; 17.456 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[14] ; clk          ; clk         ; 20.000       ; -0.044     ; 2.487      ;
; 17.457 ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.502      ;
; 17.460 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[2]  ; clk          ; clk         ; 20.000       ; -0.042     ; 2.485      ;
; 17.469 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.482      ;
; 17.469 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.482      ;
; 17.477 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[6]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.470      ;
; 17.494 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.453      ;
; 17.504 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.046     ; 2.437      ;
; 17.510 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.449      ;
; 17.525 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.044     ; 2.418      ;
; 17.530 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_addr[1]  ; clk          ; clk         ; 20.000       ; -0.046     ; 2.411      ;
; 17.532 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[10] ; clk          ; clk         ; 20.000       ; -0.040     ; 2.415      ;
; 17.538 ; sccb_interface:u_sccb_interface|cnt_bit[0]     ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.034     ; 2.415      ;
; 17.540 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.406      ;
; 17.541 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.411      ;
; 17.544 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[5]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.407      ;
; 17.544 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|reg_cnt[2]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.407      ;
; 17.545 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.401      ;
; 17.557 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[13] ; clk          ; clk         ; 20.000       ; -0.044     ; 2.386      ;
; 17.561 ; sccb_interface:u_sccb_interface|reg_addr_ff[0] ; sccb_interface:u_sccb_interface|sio_d_wr   ; clk          ; clk         ; 20.000       ; -0.039     ; 2.387      ;
; 17.570 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.376      ;
; 17.571 ; ov5640_config:u_ov5640_config|reg_cnt[5]       ; ov5640_config:u_ov5640_config|cfg_addr[6]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.375      ;
; 17.575 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[7]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.376      ;
; 17.576 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[4]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.371      ;
; 17.576 ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; ov5640_config:u_ov5640_config|cfg_data[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.376      ;
; 17.578 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[3]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.373      ;
; 17.578 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[6]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.373      ;
; 17.579 ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; ov5640_config:u_ov5640_config|reg_cnt[4]   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.372      ;
; 17.584 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[0]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.362      ;
; 17.584 ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; ov5640_config:u_ov5640_config|cfg_addr[10] ; clk          ; clk         ; 20.000       ; -0.040     ; 2.363      ;
; 17.592 ; ov5640_config:u_ov5640_config|reg_cnt[2]       ; ov5640_config:u_ov5640_config|cfg_addr[5]  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.355      ;
; 17.605 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[5]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.348      ;
; 17.611 ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; ov5640_config:u_ov5640_config|cfg_data[1]  ; clk          ; clk         ; 20.000       ; -0.034     ; 2.342      ;
; 17.616 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[7]  ; clk          ; clk         ; 20.000       ; -0.041     ; 2.330      ;
; 17.624 ; ov5640_config:u_ov5640_config|reg_cnt[4]       ; ov5640_config:u_ov5640_config|cfg_data[0]  ; clk          ; clk         ; 20.000       ; -0.028     ; 2.335      ;
+--------+------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.121 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.188      ; 0.393      ;
; 0.194 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~porta_address_reg0                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.316      ; 0.614      ;
; 0.197 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.337      ;
; 0.198 ; ov5640_config:u_ov5640_config|en_capture                                                                                                                        ; capture:u_capture|en_capture_ff                                                                                                                                             ; clk          ; cmos_pclk   ; 0.000        ; 0.222      ; 0.534      ;
; 0.199 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.311      ; 0.614      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo_flag                                                                                                                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo_flag                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end                                                                                                                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_frame_end                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; capture:u_capture|flag_capture                                                                                                                                  ; capture:u_capture|flag_capture                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; key_filter:u_key|flag                                                                                                                                           ; key_filter:u_key|flag                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; gray_bit:u_gray_bit|value[1]                                                                                                                                    ; gray_bit:u_gray_bit|value[1]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; sobel:u_sobel|din_sop_ff3                                                                                                                                       ; sobel:u_sobel|dout_sop                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11]             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.329      ;
; 0.207 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; gs_filter:u_gs_filter|dout_vld                                                                                                                                  ; gray_bit:u_gray_bit|dout_vld                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.315      ;
; 0.208 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff0                                                                                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_ff1                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.316      ;
; 0.209 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 0.338      ;
; 0.209 ; gs_filter:u_gs_filter|din_eop_ff2                                                                                                                               ; gs_filter:u_gs_filter|dout_eop                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.316      ;
; 0.210 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.338      ;
; 0.212 ; sobel:u_sobel|taps2_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[0]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.340      ;
; 0.216 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.324      ;
; 0.219 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|din_vld_ff0                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.025      ; 0.328      ;
; 0.220 ; gs_filter:u_gs_filter|taps2_ff0[6]                                                                                                                              ; gs_filter:u_gs_filter|taps2_ff1[6]                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.327      ;
; 0.224 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.179      ; 0.487      ;
; 0.225 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[11]                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[11]                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.013      ; 0.322      ;
; 0.226 ; rgb565_gray:u_rgb565_gray|dout[1]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a1~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.352      ; 0.682      ;
; 0.228 ; rgb565_gray:u_rgb565_gray|dout[2]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a1~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.352      ; 0.684      ;
; 0.228 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.017      ; 0.329      ;
; 0.228 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[5]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.438      ; 0.770      ;
; 0.241 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.172      ; 0.497      ;
; 0.246 ; rgb565_gray:u_rgb565_gray|dout[7]                                                                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|ram_block5a7~porta_datain_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.352      ; 0.702      ;
; 0.246 ; capture:u_capture|dout_vld                                                                                                                                      ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.151      ; 0.481      ;
; 0.248 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.170      ; 0.502      ;
; 0.252 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.392      ;
; 0.261 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gy_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.389      ;
; 0.263 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 0.392      ;
; 0.264 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|gy_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.392      ;
; 0.265 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|gy_0[1]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.393      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.376      ;
; 0.269 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.409      ;
; 0.276 ; capture:u_capture|dout[2]                                                                                                                                       ; capture:u_capture|dout[10]                                                                                                                                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.384      ;
; 0.278 ; capture:u_capture|dout[0]                                                                                                                                       ; capture:u_capture|dout[8]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.386      ;
; 0.279 ; sobel:u_sobel|din_eop_ff3                                                                                                                                       ; sobel:u_sobel|dout_eop                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; sobel:u_sobel|din_sop_ff0                                                                                                                                       ; sobel:u_sobel|din_sop_ff1                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.387      ;
; 0.280 ; gs_filter:u_gs_filter|dout_eop                                                                                                                                  ; gray_bit:u_gray_bit|dout_eop                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.387      ;
; 0.280 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.388      ;
; 0.281 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gx_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.409      ;
; 0.281 ; sobel:u_sobel|din_eop_ff2                                                                                                                                       ; sobel:u_sobel|din_eop_ff3                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; sobel:u_sobel|din_eop_ff0                                                                                                                                       ; sobel:u_sobel|din_eop_ff1                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; gray_bit:u_gray_bit|dout_sop                                                                                                                                    ; sobel:u_sobel|din_sop_ff0                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.389      ;
; 0.282 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.390      ;
; 0.282 ; sobel:u_sobel|taps1_ff0                                                                                                                                         ; sobel:u_sobel|taps1_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.390      ;
; 0.282 ; sobel:u_sobel|din_eop_ff1                                                                                                                                       ; sobel:u_sobel|din_eop_ff2                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.390      ;
; 0.285 ; sobel:u_sobel|taps0_ff0                                                                                                                                         ; sobel:u_sobel|taps0_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.392      ;
; 0.286 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.394      ;
; 0.287 ; sobel:u_sobel|taps2_ff0                                                                                                                                         ; sobel:u_sobel|taps2_ff1                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.023      ; 0.394      ;
; 0.289 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.429      ;
; 0.290 ; gs_filter:u_gs_filter|taps0_ff0[0]                                                                                                                              ; gs_filter:u_gs_filter|taps0_ff1[0]                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.398      ;
; 0.290 ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                               ; gs_filter:u_gs_filter|dout_vld                                                                                                                                              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.172      ; 0.546      ;
; 0.293 ; gs_filter:u_gs_filter|din_vld_ff1                                                                                                                               ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.024      ; 0.401      ;
; 0.293 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[19]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.345      ; 0.728      ;
; 0.293 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[20]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.345      ; 0.728      ;
; 0.293 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[21]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.345      ; 0.728      ;
; 0.293 ; rgb565_gray:u_rgb565_gray|dout_vld                                                                                                                              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[22]                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.345      ; 0.728      ;
; 0.295 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.056      ; 0.435      ;
; 0.298 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.186      ; 0.568      ;
; 0.301 ; gs_filter:u_gs_filter|taps2_ff0[4]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[5]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; gs_filter:u_gs_filter|taps2_ff0[1]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[2]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.043      ; 0.428      ;
; 0.302 ; sobel:u_sobel|taps0_ff1                                                                                                                                         ; sobel:u_sobel|gy_0[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; gs_filter:u_gs_filter|taps2_ff0[3]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[4]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.043      ; 0.429      ;
; 0.302 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]              ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.178      ; 0.564      ;
; 0.303 ; sobel:u_sobel|taps2_ff0                                                                                                                                         ; sobel:u_sobel|gy_2[2]                                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.431      ;
; 0.305 ; gs_filter:u_gs_filter|taps2_ff0[0]                                                                                                                              ; gs_filter:u_gs_filter|gs_1[1]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.043      ; 0.432      ;
; 0.305 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[6]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~porta_address_reg0               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 0.845      ;
; 0.307 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.045      ; 0.436      ;
; 0.307 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.413      ;
; 0.307 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.413      ;
; 0.307 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                      ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.413      ;
; 0.308 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]                      ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]                      ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.414      ;
; 0.308 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]                     ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.414      ;
; 0.309 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.415      ;
; 0.309 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]              ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.156 ; sdram_driver:u_sdram_driver|rd_dout[5]                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~porta_datain_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.479      ;
; 0.158 ; sdram_driver:u_sdram_driver|rd_dout[15]                                                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~porta_datain_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.485      ;
; 0.172 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 0.451      ;
; 0.176 ; sdram_driver:u_sdram_driver|rd_dout[14]                                                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~porta_datain_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.503      ;
; 0.185 ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_driver:u_sdram_driver|initial_done                                                                                                                        ; sdram_driver:u_sdram_driver|initial_done                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_driver:u_sdram_driver|state_c.00100000                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00100000                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00100                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_driver:u_sdram_driver|wr_falg                                                                                                                             ; sdram_driver:u_sdram_driver|wr_falg                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_driver:u_sdram_driver|rd_falg                                                                                                                             ; sdram_driver:u_sdram_driver|rd_falg                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_driver:u_sdram_driver|refresh_flag                                                                                                                        ; sdram_driver:u_sdram_driver|refresh_flag                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00010                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.01000                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                           ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                                        ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[3]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; sdram_rw_ctrl:u_sdram_rw_ctrl|flag_sel                                                                                                                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rw_flag                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[11]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[10]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[0]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[0]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; sdram_driver:u_sdram_driver|state_c.00000100                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00001000                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.329      ;
; 0.208 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[5]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[12]                                                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[12]                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[3]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[8]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.555      ;
; 0.213 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[4]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.334      ;
; 0.216 ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 0.497      ;
; 0.218 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 0.498      ;
; 0.218 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[9]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.338      ;
; 0.223 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 0.502      ;
; 0.223 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 0.503      ;
; 0.228 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[8]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.348      ;
; 0.234 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.575      ;
; 0.252 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.258 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.263 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[7]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~porta_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.606      ;
; 0.264 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.10000                                                                                                                     ; sdram_rw_ctrl:u_sdram_rw_ctrl|state_c.00001                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[2]                                                   ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[11]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[10]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[1]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.391      ;
; 0.273 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[0]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.391      ;
; 0.273 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[9]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; sdram_driver:u_sdram_driver|state_c.00000001                                                                                                                    ; sdram_driver:u_sdram_driver|state_c.00000010                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.396      ;
; 0.275 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[2]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_addr[21]                                                                                                                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_addr[21]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.178 ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[0]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[2]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.193 ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                         ; vga_interface:u_vga_interface|h_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[8]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[10] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[6]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[4]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.214 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.251 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.371      ;
; 0.259 ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[5]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[3]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.387      ;
; 0.262 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[1]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.390      ;
; 0.267 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[9]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[7]  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[11] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[12] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.280 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.293 ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.422      ;
; 0.295 ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295 ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.297 ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.429      ;
; 0.302 ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.303 ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.431      ;
; 0.310 ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.438      ;
; 0.312 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.601      ;
; 0.312 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.603      ;
; 0.315 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.319 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.609      ;
; 0.320 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.612      ;
; 0.323 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.613      ;
; 0.324 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.331 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.621      ;
; 0.340 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.468      ;
; 0.342 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.352 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.362 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 0.658      ;
; 0.363 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.660      ;
; 0.365 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.662      ;
; 0.365 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.484      ;
; 0.370 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.491      ;
; 0.371 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.668      ;
; 0.373 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.380 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.501      ;
; 0.382 ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.505      ;
; 0.385 ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[13]                                                                                                                      ; vga_interface:u_vga_interface|dout[13]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.556      ;
; 0.385 ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.314      ;
; 0.393 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.517      ;
; 0.400 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.521      ;
; 0.407 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.531      ;
; 0.413 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.701      ;
; 0.417 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.707      ;
; 0.417 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.536      ;
; 0.418 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.537      ;
; 0.420 ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[15]                                                                                                                      ; vga_interface:u_vga_interface|dout[15]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.594      ;
; 0.423 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.543      ;
; 0.432 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.721      ;
; 0.443 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.733      ;
; 0.444 ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.573      ;
; 0.445 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.565      ;
; 0.446 ; vga_interface:u_vga_interface|vsync_cnt[7]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.736      ;
; 0.448 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; vga_interface:u_vga_interface|vsync_cnt[3]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.576      ;
; 0.449 ; vga_interface:u_vga_interface|vsync_cnt[1]                                                                                                                      ; vga_interface:u_vga_interface|vsync_cnt[1]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                           ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; sccb_interface:u_sccb_interface|sio_c       ; sccb_interface:u_sccb_interface|sio_c          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sccb_interface:u_sccb_interface|sio_d_wr_en ; sccb_interface:u_sccb_interface|sio_d_wr_en    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|cnt_step[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|cnt_step[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|rw_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|rw_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov5640_config:u_ov5640_config|config_done   ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ov5640_config:u_ov5640_config|flag_wait     ; ov5640_config:u_ov5640_config|flag_wait        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.199 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|rw_cnt[0]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.205 ; ov5640_config:u_ov5640_config|reg_cnt[8]    ; ov5640_config:u_ov5640_config|reg_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.266 ; ov5640_config:u_ov5640_config|cfg_addr[4]   ; sccb_interface:u_sccb_interface|reg_addr_ff[4] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; ov5640_config:u_ov5640_config|cfg_addr[5]   ; sccb_interface:u_sccb_interface|reg_addr_ff[5] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.386      ;
; 0.270 ; ov5640_config:u_ov5640_config|cfg_addr[6]   ; sccb_interface:u_sccb_interface|reg_addr_ff[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.390      ;
; 0.297 ; ov5640_config:u_ov5640_config|wait_cnt[13]  ; ov5640_config:u_ov5640_config|wait_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; ov5640_config:u_ov5640_config|wait_cnt[11]  ; ov5640_config:u_ov5640_config|wait_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sccb_interface:u_sccb_interface|sioc_cnt[1] ; sccb_interface:u_sccb_interface|sioc_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ov5640_config:u_ov5640_config|wait_cnt[8]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ov5640_config:u_ov5640_config|wait_cnt[5]   ; ov5640_config:u_ov5640_config|wait_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; ov5640_config:u_ov5640_config|wait_cnt[16]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ov5640_config:u_ov5640_config|wait_cnt[1]   ; ov5640_config:u_ov5640_config|wait_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ov5640_config:u_ov5640_config|wait_cnt[6]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; ov5640_config:u_ov5640_config|wait_cnt[14]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|rw_cnt[1]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; ov5640_config:u_ov5640_config|wait_cnt[9]   ; ov5640_config:u_ov5640_config|wait_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ov5640_config:u_ov5640_config|wait_cnt[3]   ; ov5640_config:u_ov5640_config|wait_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|flag_wait        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sccb_interface:u_sccb_interface|sioc_cnt[3] ; sccb_interface:u_sccb_interface|sioc_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.313 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|wait_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|cnt_step[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|cnt_step[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; sccb_interface:u_sccb_interface|cnt_step[0] ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sccb_interface:u_sccb_interface|cnt_bit[4]  ; sccb_interface:u_sccb_interface|cnt_bit[4]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; sccb_interface:u_sccb_interface|cnt_bit[2]  ; sccb_interface:u_sccb_interface|cnt_bit[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; sccb_interface:u_sccb_interface|cnt_bit[1]  ; sccb_interface:u_sccb_interface|cnt_bit[1]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|cfg_addr[11]     ; clk          ; clk         ; 0.000        ; 0.032      ; 0.436      ;
; 0.321 ; ov5640_config:u_ov5640_config|reg_cnt[1]    ; ov5640_config:u_ov5640_config|reg_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; sccb_interface:u_sccb_interface|cnt_step[1] ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; ov5640_config:u_ov5640_config|reg_cnt[0]    ; ov5640_config:u_ov5640_config|reg_cnt[0]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.443      ;
; 0.380 ; ov5640_config:u_ov5640_config|cfg_data[6]   ; sccb_interface:u_sccb_interface|wr_data_ff[6]  ; clk          ; clk         ; 0.000        ; 0.031      ; 0.495      ;
; 0.383 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|cfg_addr[8]      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.502      ;
; 0.384 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|wr_en            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.504      ;
; 0.386 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.506      ;
; 0.386 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; ov5640_config:u_ov5640_config|rw_cnt[1]     ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.507      ;
; 0.391 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.511      ;
; 0.391 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sioc_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.511      ;
; 0.413 ; ov5640_config:u_ov5640_config|cfg_addr[0]   ; sccb_interface:u_sccb_interface|reg_addr_ff[0] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.536      ;
; 0.414 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_data[2]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.535      ;
; 0.423 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_data[3]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.544      ;
; 0.424 ; sccb_interface:u_sccb_interface|cnt_bit[5]  ; sccb_interface:u_sccb_interface|cnt_bit[5]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.544      ;
; 0.426 ; sccb_interface:u_sccb_interface|wr_flag     ; sccb_interface:u_sccb_interface|wr_flag        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.546      ;
; 0.437 ; ov5640_config:u_ov5640_config|cfg_addr[9]   ; sccb_interface:u_sccb_interface|reg_addr_ff[9] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.547      ;
; 0.437 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|wr_en            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.559      ;
; 0.439 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; ov5640_config:u_ov5640_config|rw_cnt[0]     ; ov5640_config:u_ov5640_config|config_done      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.560      ;
; 0.444 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; sccb_interface:u_sccb_interface|sioc_cnt[2] ; sccb_interface:u_sccb_interface|sioc_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; ov5640_config:u_ov5640_config|wait_cnt[11]  ; ov5640_config:u_ov5640_config|wait_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; ov5640_config:u_ov5640_config|wait_cnt[13]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; ov5640_config:u_ov5640_config|flag_wait     ; ov5640_config:u_ov5640_config|wait_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; ov5640_config:u_ov5640_config|wait_cnt[5]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sccb_interface:u_sccb_interface|sioc_cnt[1] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; ov5640_config:u_ov5640_config|wait_cnt[1]   ; ov5640_config:u_ov5640_config|wait_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; ov5640_config:u_ov5640_config|wait_cnt[7]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; ov5640_config:u_ov5640_config|wait_cnt[15]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.570      ;
; 0.451 ; sccb_interface:u_sccb_interface|sioc_cnt[7] ; sccb_interface:u_sccb_interface|sio_d_wr_en    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.570      ;
; 0.452 ; ov5640_config:u_ov5640_config|reg_cnt[8]    ; ov5640_config:u_ov5640_config|cfg_addr[8]      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.571      ;
; 0.454 ; ov5640_config:u_ov5640_config|wait_cnt[15]  ; ov5640_config:u_ov5640_config|wait_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ov5640_config:u_ov5640_config|wait_cnt[3]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; ov5640_config:u_ov5640_config|wait_cnt[8]   ; ov5640_config:u_ov5640_config|wait_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_addr[7]      ; clk          ; clk         ; 0.000        ; 0.032      ; 0.574      ;
; 0.458 ; ov5640_config:u_ov5640_config|wait_cnt[10]  ; ov5640_config:u_ov5640_config|wait_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|flag_wait        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|reg_cnt[8]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|reg_cnt[6]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; ov5640_config:u_ov5640_config|wait_cnt[18]  ; ov5640_config:u_ov5640_config|wait_cnt[18]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; ov5640_config:u_ov5640_config|wait_cnt[12]  ; ov5640_config:u_ov5640_config|wait_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; ov5640_config:u_ov5640_config|wait_cnt[4]   ; ov5640_config:u_ov5640_config|wait_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; sccb_interface:u_sccb_interface|sioc_cnt[0] ; sccb_interface:u_sccb_interface|sioc_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; ov5640_config:u_ov5640_config|wait_cnt[6]   ; ov5640_config:u_ov5640_config|wait_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; ov5640_config:u_ov5640_config|wait_cnt[2]   ; ov5640_config:u_ov5640_config|wait_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; ov5640_config:u_ov5640_config|cfg_addr[2]   ; sccb_interface:u_sccb_interface|reg_addr_ff[2] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; sccb_interface:u_sccb_interface|cnt_bit[2]  ; sccb_interface:u_sccb_interface|cnt_bit[0]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; ov5640_config:u_ov5640_config|reg_cnt[3]    ; ov5640_config:u_ov5640_config|reg_cnt[3]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; ov5640_config:u_ov5640_config|reg_cnt[6]    ; ov5640_config:u_ov5640_config|cfg_data[6]      ; clk          ; clk         ; 0.000        ; 0.032      ; 0.577      ;
; 0.461 ; ov5640_config:u_ov5640_config|wait_cnt[10]  ; ov5640_config:u_ov5640_config|wait_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; ov5640_config:u_ov5640_config|wait_cnt[14]  ; ov5640_config:u_ov5640_config|wait_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; ov5640_config:u_ov5640_config|wait_cnt[0]   ; ov5640_config:u_ov5640_config|wait_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; ov5640_config:u_ov5640_config|reg_cnt[4]    ; ov5640_config:u_ov5640_config|cfg_data[3]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; ov5640_config:u_ov5640_config|reg_cnt[7]    ; ov5640_config:u_ov5640_config|reg_cnt[7]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
+-------+---------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -0.730 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|hys_cnt[9]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.906      ; 2.533      ;
; -0.730 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|hys_cnt[11]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.906      ; 2.533      ;
; -0.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.912      ; 2.532      ;
; -0.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.912      ; 2.532      ;
; -0.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.912      ; 2.532      ;
; -0.723 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.912      ; 2.532      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vsync_ff                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|dout_sop                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff1                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout_vld                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff1                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff2                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_eop_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|dout_eop                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[5]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[3]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[4]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.715 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[6]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.921      ; 2.533      ;
; -0.714 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[0]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.912      ; 2.523      ;
; -0.714 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[1]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.912      ; 2.523      ;
; -0.714 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gx[2]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.912      ; 2.523      ;
; -0.712 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.924      ; 2.533      ;
; -0.712 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.924      ; 2.533      ;
; -0.708 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[10]                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.927      ; 2.532      ;
; -0.708 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[0]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.927      ; 2.532      ;
; -0.708 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[2]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.927      ; 2.532      ;
; -0.708 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[8]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.927      ; 2.532      ;
; -0.708 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[9]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.927      ; 2.532      ;
; -0.708 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[10]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.927      ; 2.532      ;
; -0.703 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.923      ; 2.523      ;
; -0.703 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.923      ; 2.523      ;
; -0.703 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.923      ; 2.523      ;
; -0.703 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|dout_sop                                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.923      ; 2.523      ;
; -0.703 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_vld_ff1                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.923      ; 2.523      ;
; -0.703 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_vld_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.923      ; 2.523      ;
; -0.701 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.925      ; 2.523      ;
; -0.701 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps0_ff0[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.925      ; 2.523      ;
; -0.701 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps0_ff1[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.925      ; 2.523      ;
; -0.701 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.925      ; 2.523      ;
; -0.701 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.925      ; 2.523      ;
; -0.701 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|taps2_ff1[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.925      ; 2.523      ;
; -0.699 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[7]                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.936      ; 2.532      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; rgb565_gray:u_rgb565_gray|dout_sop                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff0                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff1                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_sop_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|dout_sop                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; rgb565_gray:u_rgb565_gray|dout_eop                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_eop_ff0                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[11]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[13]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.697 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|dout[15]                                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.939      ; 2.533      ;
; -0.695 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[0]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.930      ; 2.522      ;
; -0.695 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[1]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.930      ; 2.522      ;
; -0.695 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|gy[2]                                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.930      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[0]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[3]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[8]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[5]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff3                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_eop_ff2                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|dout_eop                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|dout_eop                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[4]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.694 ; sdram_driver:u_sdram_driver|initial_done ; gray_bit:u_gray_bit|value[1]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.931      ; 2.522      ;
; -0.688 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps0_ff0                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.937      ; 2.522      ;
; -0.688 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps0_ff1                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.937      ; 2.522      ;
; -0.688 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps2_ff0                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.937      ; 2.522      ;
; -0.688 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|taps2_ff1                                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.937      ; 2.522      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[0]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[4]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[6]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; capture:u_capture|vys_cnt[7]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[1]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[2]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[3]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[4]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[5]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.686 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs[6]                                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.940      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[0]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[1]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[2]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[3]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[4]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[5]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[6]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[7]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[8]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.685 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|gs_2[9]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.941      ; 2.523      ;
; -0.683 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[2]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.943      ; 2.523      ;
; -0.683 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff0                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.943      ; 2.523      ;
; -0.683 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_vld_ff2                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.943      ; 2.523      ;
; -0.683 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.943      ; 2.523      ;
; -0.682 ; sdram_driver:u_sdram_driver|initial_done ; sobel:u_sobel|din_sop_ff2                                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.944      ; 2.523      ;
; -0.682 ; sdram_driver:u_sdram_driver|initial_done ; gs_filter:u_gs_filter|din_eop_ff1                                                                                                                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 1.000        ; 0.944      ; 2.523      ;
+--------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                       ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.615  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[14]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.041      ; 2.714      ;
; 0.615  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[15]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.041      ; 2.714      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[0]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.042      ; 2.714      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[1]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.042      ; 2.714      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[2]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.049      ; 2.721      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[3]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.049      ; 2.721      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[6]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.050      ; 2.722      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[7]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.050      ; 2.722      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[8]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.043      ; 2.715      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[9]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.043      ; 2.715      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[10]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.043      ; 2.715      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[11]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.043      ; 2.715      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[12]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.050      ; 2.722      ;
; 0.616  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[13]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.050      ; 2.722      ;
; 0.617  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[4]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.050      ; 2.721      ;
; 0.617  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|vga_dout[5]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.050      ; 2.721      ;
; 0.709  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[0]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.100     ; 2.511      ;
; 0.710  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r1                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.103     ; 2.507      ;
; 0.710  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; -0.103     ; 2.507      ;
; 0.893  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[5]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.078      ; 2.505      ;
; 0.893  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[6]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.078      ; 2.505      ;
; 0.893  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[8]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.089      ; 2.516      ;
; 0.893  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[9]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.089      ; 2.516      ;
; 0.894  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[3]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.078      ; 2.504      ;
; 0.894  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[5]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.080      ; 2.506      ;
; 0.894  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[6]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.080      ; 2.506      ;
; 0.894  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[10]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.514      ;
; 0.894  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[12]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.079      ; 2.505      ;
; 0.894  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[14]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.080      ; 2.506      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.087      ; 2.507      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.087      ; 2.507      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.087      ; 2.507      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.087      ; 2.507      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.087      ; 2.507      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.087      ; 2.507      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.087      ; 2.507      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.506      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.506      ;
; 0.900  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[15]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.506      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                              ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.507      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[6]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.507      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[4]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.507      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[9]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.507      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[10]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.507      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.507      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[5]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.507      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[7]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[2]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[9]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[3]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[1]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.086      ; 2.505      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.088      ; 2.507      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[4]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.085      ; 2.504      ;
; 0.901  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[11]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.082      ; 2.501      ;
; 0.902  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[2]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.077      ; 2.495      ;
; 0.902  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[13]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.092      ; 2.510      ;
; 0.905  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[1]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.099      ; 2.514      ;
; 0.905  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[7]                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.090      ; 2.505      ;
; 0.907  ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.333        ; 0.092      ; 2.505      ;
; 11.415 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 1.845      ;
; 11.425 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 1.835      ;
; 11.448 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.082     ; 1.812      ;
; 11.633 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.083     ; 1.626      ;
; 11.777 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 1.476      ;
; 11.783 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.089     ; 1.470      ;
; 11.797 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.090     ; 1.455      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.930 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.240     ; 1.150      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[6]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[4]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.946 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.239     ; 1.135      ;
; 11.947 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.091     ; 1.304      ;
; 11.951 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[2]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 1.131      ;
; 11.951 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 1.131      ;
; 11.951 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[5]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 1.131      ;
; 11.951 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[3]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.238     ; 1.131      ;
; 12.099 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13.333       ; -0.237     ; 0.984      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 7.322 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[4]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.087      ; 2.720      ;
; 7.322 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[5]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.087      ; 2.720      ;
; 7.322 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[6]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.087      ; 2.720      ;
; 7.322 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[7]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.087      ; 2.720      ;
; 7.322 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[8]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.721      ;
; 7.322 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[9]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.721      ;
; 7.322 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[10]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.721      ;
; 7.322 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[11]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.721      ;
; 7.329 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[12]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.714      ;
; 7.329 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[13]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.714      ;
; 7.329 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[14]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.714      ;
; 7.329 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[15]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.714      ;
; 7.330 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[0]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.713      ;
; 7.330 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[1]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.713      ;
; 7.330 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[2]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.713      ;
; 7.330 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_dout[3]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.713      ;
; 7.357 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.087      ; 2.739      ;
; 7.357 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.740      ;
; 7.364 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a12~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.733      ;
; 7.365 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.088      ; 2.732      ;
; 7.421 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_bank[1]                                                                                                                        ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.514      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank_flag                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.519      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_bank                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.519      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.512      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.514      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.514      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.514      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.514      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.514      ;
; 7.422 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[6]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[2]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[3]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 2.511      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|rdptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.512      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.515      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.515      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[1]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.520      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[2]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.520      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[3]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.520      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|change_cnt[0]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 2.520      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.513      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.515      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.515      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.515      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.515      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.423 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.514      ;
; 7.424 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[12]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.523      ;
; 7.424 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[19]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.523      ;
; 7.424 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[17]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.523      ;
; 7.424 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[18]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.523      ;
; 7.424 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[20]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.523      ;
; 7.424 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[21]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.523      ;
; 7.424 ; sdram_driver:u_sdram_driver|initial_done ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_addr[16]                                                                                                                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.523      ;
+-------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[11]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[11]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[10]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.617      ;
; 0.497 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.821      ;
; 0.508 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.833      ;
; 0.508 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.833      ;
; 0.508 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.833      ;
; 0.508 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.833      ;
; 0.508 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.833      ;
; 0.508 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.833      ;
; 0.508 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.833      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[9]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.579 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.701      ;
; 0.622 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.754      ;
; 0.622 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.754      ;
; 0.622 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.754      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[4]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[4]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[5]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[8]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[8]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[7]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[6]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[11]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[10]                               ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp|dffe17a[9]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[7]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.696 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[6]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.821      ;
; 0.704 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[2]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.831      ;
; 0.707 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[1]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.833      ;
; 0.707 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.833      ;
; 0.707 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.833      ;
; 0.707 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.833      ;
; 0.707 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.833      ;
; 0.707 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.833      ;
; 0.707 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.833      ;
; 0.707 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18|dffe20a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.833      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[2]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[3]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[3]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.820 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[5]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 0.934      ;
; 0.857 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.974      ;
; 0.857 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.974      ;
; 0.857 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.974      ;
; 0.857 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.974      ;
; 0.857 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[0]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.974      ;
; 0.857 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[3]                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.974      ;
; 0.857 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|delayed_wrptr_g[12]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.974      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|wrptr_g[6]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[1]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 0.912 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp|dffe17a[2]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.025      ;
; 2.068 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 2.398      ;
; 2.068 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 2.398      ;
; 2.080 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 2.396      ;
; 2.080 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 2.396      ;
; 2.080 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.397      ;
; 2.080 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.397      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                        ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; 0.709 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[19]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.225      ; 1.024      ;
; 0.709 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[20]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.225      ; 1.024      ;
; 0.709 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[21]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.225      ; 1.024      ;
; 0.709 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[22]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.225      ; 1.024      ;
; 0.730 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.502      ; 2.396      ;
; 0.732 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[0]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.167      ; 0.989      ;
; 0.732 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[1]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.167      ; 0.989      ;
; 0.732 ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|dffe4         ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2|q_b[2]                    ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.167      ; 0.989      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.744 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]                    ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.488      ; 2.396      ;
; 0.751 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|en_capture_ff                                                                                                                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.485      ; 2.400      ;
; 0.800 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[0]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.253      ; 1.143      ;
; 0.800 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[16]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.253      ; 1.143      ;
; 0.800 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[17]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.253      ; 1.143      ;
; 0.800 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[18]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.253      ; 1.143      ;
; 0.801 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[1]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.233      ; 1.124      ;
; 0.801 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[2]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.233      ; 1.124      ;
; 0.801 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[8]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.233      ; 1.124      ;
; 0.801 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[23]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.233      ; 1.124      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[0]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[1]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[2]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[3]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[4]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[5]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[6]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[7]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[8]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.813 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|gs_0[9]                                                                                                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.426      ; 2.403      ;
; 0.814 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[7]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.233      ; 1.137      ;
; 0.814 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[13]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.233      ; 1.137      ;
; 0.814 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[14]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.233      ; 1.137      ;
; 0.814 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[15]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.233      ; 1.137      ;
; 0.831 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.404      ; 2.399      ;
; 0.831 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.404      ; 2.399      ;
; 0.831 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.404      ; 2.399      ;
; 0.831 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[1]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.404      ; 2.399      ;
; 0.831 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[0]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.404      ; 2.399      ;
; 0.831 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[2]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.404      ; 2.399      ;
; 0.831 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[4]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.404      ; 2.399      ;
; 0.831 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.413      ; 2.408      ;
; 0.838 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|delayed_wrptr_g[7]                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.397      ; 2.399      ;
; 0.838 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.397      ; 2.399      ;
; 0.838 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.397      ; 2.399      ;
; 0.838 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.397      ; 2.399      ;
; 0.838 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.397      ; 2.399      ;
; 0.838 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.397      ; 2.399      ;
; 0.840 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|wrptr_g[7]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.395      ; 2.399      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[0]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[1]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[2]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[3]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[4]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[5]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[6]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[7]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[8]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[9]             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.848 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3|counter_reg_bit[10]            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.396      ; 2.408      ;
; 0.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.384      ; 2.399      ;
; 0.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.384      ; 2.399      ;
; 0.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.384      ; 2.399      ;
; 0.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.384      ; 2.399      ;
; 0.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.384      ; 2.399      ;
; 0.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.384      ; 2.399      ;
; 0.851 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.384      ; 2.399      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[0]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[1]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[2]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[3]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[4]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[5]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[6]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps0_ff0[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.856 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|taps1_ff0[7]                                                                                                                             ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.391      ; 2.411      ;
; 0.908 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[3]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.264      ; 1.262      ;
; 0.908 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[4]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.264      ; 1.262      ;
; 0.908 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[9]            ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.264      ; 1.262      ;
; 0.908 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|dffe4 ; gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2|q_b[10]           ; cmos_pclk                                          ; cmos_pclk   ; 0.000        ; 0.264      ; 1.262      ;
; 0.930 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[1]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.313      ; 2.407      ;
; 0.930 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[2]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.313      ; 2.407      ;
; 0.930 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[3]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.313      ; 2.407      ;
; 0.930 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[5]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.313      ; 2.407      ;
; 0.930 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; capture:u_capture|vys_cnt[8]                                                                                                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.313      ; 2.407      ;
; 0.931 ; sdram_driver:u_sdram_driver|initial_done                                                                               ; gs_filter:u_gs_filter|dout_vld                                                                                                                                 ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk   ; 0.000        ; 1.311      ; 2.406      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.765 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[9]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.694      ;
; 0.765 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[7]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.694      ;
; 0.765 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.694      ;
; 0.765 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[6]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.694      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[5]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[2]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[1]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[3]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.848 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[0]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.959      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[8]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe16a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[11] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[8]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[12] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[10] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[9]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[7]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 0.910 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14|dffe15a[4]  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.838      ;
; 1.032 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[2]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.959      ;
; 1.032 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.959      ;
; 1.032 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[5]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.959      ;
; 1.032 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[3]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.959      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[6]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[4]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[12]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[10]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[11]                                                  ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[1]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.035 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|rdptr_g[0]                                                   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.158     ; 0.961      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.049 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.159     ; 0.974      ;
; 1.064 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a14~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 1.158      ;
; 1.192 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a0~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.009     ; 1.287      ;
; 1.204 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a10~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.009     ; 1.299      ;
; 1.210 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a8~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.009     ; 1.305      ;
; 1.326 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a2~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 1.427      ;
; 1.483 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a4~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.002     ; 1.585      ;
; 1.502 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a6~portb_address_reg0    ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 1.605      ;
; 1.507 ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram|ram_block11a12~portb_address_reg0   ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 1.610      ;
; 2.010 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.273      ; 2.386      ;
; 2.012 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[1]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.280      ; 2.395      ;
; 2.013 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[7]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.270      ; 2.386      ;
; 2.016 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[13]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.273      ; 2.392      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.388      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.388      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.388      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.388      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.388      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.388      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[11]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.388      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[0]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[7]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[8]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[2]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[9]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[3]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[1]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|vsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.266      ; 2.386      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync_r1                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.267      ; 2.387      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|v_sync                                                                                                                            ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.267      ; 2.387      ;
; 2.017 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[15]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.267      ; 2.387      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.389      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[6]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.389      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[4]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.389      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[9]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.389      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[10]                                                                                                                     ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.389      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[1]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.389      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|hsync_cnt[5]                                                                                                                      ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.389      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|h_sync_r0                                                                                                                         ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.268      ; 2.389      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[2]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.256      ; 2.377      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[4]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.265      ; 2.386      ;
; 2.018 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[11]                                                                                                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.262      ; 2.383      ;
; 2.024 ; sdram_driver:u_sdram_driver|initial_done                                                                                         ; vga_interface:u_vga_interface|dout[5]                                                                                                                           ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; 0.260      ; 2.387      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -5.900   ; 0.121 ; -2.821   ; 0.497   ; -3.201              ;
;  clk                                                ; 12.827   ; 0.186 ; N/A      ; N/A     ; 9.433               ;
;  cmos_pclk                                          ; -5.900   ; 0.121 ; -2.821   ; 0.709   ; -3.201              ;
;  u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.144    ; 0.178 ; -2.780   ; 0.765   ; 6.328               ;
;  u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -2.672   ; 0.156 ; 3.968    ; 0.497   ; 4.662               ;
; Design-wide TNS                                     ; -922.965 ; 0.0   ; -939.642 ; 0.0     ; -708.48             ;
;  clk                                                ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cmos_pclk                                          ; -917.622 ; 0.000 ; -798.401 ; 0.000   ; -708.480            ;
;  u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; -141.241 ; 0.000   ; 0.000               ;
;  u_pll0|altpll_component|auto_generated|pll1|clk[1] ; -5.343   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cmos_xclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_reset     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sioc      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_csn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wen      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_casn     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_rasn     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hys        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vys        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_siod      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cmos_siod               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_din[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_hys        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vys        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_siod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_hys        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vys        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_siod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_reset     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_sioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hys        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vys        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_siod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 2336     ; 0        ; 0        ; 0        ;
; clk                                                ; cmos_pclk                                          ; 1        ; 0        ; 0        ; 0        ;
; cmos_pclk                                          ; cmos_pclk                                          ; 14405    ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk                                          ; 13       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3130     ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13       ; 0        ; 0        ; 0        ;
; cmos_pclk                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 14       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 24739    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk                                                ; clk                                                ; 2336     ; 0        ; 0        ; 0        ;
; clk                                                ; cmos_pclk                                          ; 1        ; 0        ; 0        ; 0        ;
; cmos_pclk                                          ; cmos_pclk                                          ; 14405    ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk                                          ; 13       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3130     ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 13       ; 0        ; 0        ; 0        ;
; cmos_pclk                                          ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 14       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 13       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 24739    ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; cmos_pclk                                          ; cmos_pclk                                          ; 27       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk                                          ; 298      ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 65       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 63       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 258      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; cmos_pclk                                          ; cmos_pclk                                          ; 27       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; cmos_pclk                                          ; 298      ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 65       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 63       ; 0        ; 0        ; 0        ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 258      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 816   ; 816  ;
; Unconstrained Output Ports      ; 58    ; 58   ;
; Unconstrained Output Port Paths ; 75    ; 75   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; clk                                                ; clk                                                ; Base      ; Constrained ;
; cmos_pclk                                          ; cmos_pclk                                          ; Base      ; Constrained ;
; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cmos_din[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cmos_sioc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_siod      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_casn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_rasn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_wen      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hys        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vys        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cmos_din[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_din[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_in       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cmos_sioc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_siod      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_casn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_rasn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_wen      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hys        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vys        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue May 18 17:26:06 2021
Info: Command: quartus_sta edge_detection -c edge_detection
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_42l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_usk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe14|dffe15a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'edge_detection.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {u_pll0|altpll_component|auto_generated|pll1|clk[0]} {u_pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll0|altpll_component|auto_generated|pll1|clk[1]} {u_pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u_pll0|altpll_component|auto_generated|pll1|clk[2]} {u_pll0|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cmos_pclk cmos_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.900            -917.622 cmos_pclk 
    Info (332119):    -2.672              -5.343 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.144               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.827               0.000 clk 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 cmos_pclk 
    Info (332119):     0.420               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.433               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 clk 
Info (332146): Worst-case recovery slack is -2.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.821            -798.401 cmos_pclk 
    Info (332119):    -2.780            -141.241 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.968               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.167               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.682               0.000 cmos_pclk 
    Info (332119):     1.877               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -708.075 cmos_pclk 
    Info (332119):     4.697               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.363               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.783               0.000 clk 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.281            -832.633 cmos_pclk 
    Info (332119):    -2.306              -4.611 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.683               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.293               0.000 clk 
Info (332146): Worst-case hold slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 cmos_pclk 
    Info (332119):     0.382               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 clk 
Info (332146): Worst-case recovery slack is -2.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.569            -720.484 cmos_pclk 
    Info (332119):    -2.270            -111.765 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.468               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.027               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.549               0.000 cmos_pclk 
    Info (332119):     1.706               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -708.480 cmos_pclk 
    Info (332119):     4.662               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.328               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.773               0.000 clk 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.947
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.947            -198.498 cmos_pclk 
    Info (332119):    -0.704              -1.407 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.922               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.672               0.000 clk 
Info (332146): Worst-case hold slack is 0.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.121               0.000 cmos_pclk 
    Info (332119):     0.156               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.178               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 clk 
Info (332146): Worst-case recovery slack is -0.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.730            -185.976 cmos_pclk 
    Info (332119):     0.615               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.322               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.497               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.709               0.000 cmos_pclk 
    Info (332119):     0.765               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -460.256 cmos_pclk 
    Info (332119):     4.733               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.402               0.000 u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.433               0.000 clk 
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4830 megabytes
    Info: Processing ended: Tue May 18 17:26:09 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


