// Seed: 2200840481
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output tri id_3
);
  id_5 :
  assert property (@(posedge id_2 & id_2) 1)
  else id_5 = 1;
  assign id_5 = id_1(
      id_5,
      (1),
      1,
      -1,
      -1 ? id_5 : id_2,
      id_5 ? 1'h0 : id_2,
      1'b0,
      -1'b0,
      1,
      id_0,
      -1'b0 + id_1,
      id_1
  );
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    inout wand id_2,
    input tri1 id_3,
    input wand id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    output wand id_8,
    output tri1 id_9
);
  logic id_11, id_12, id_13, id_14, id_15, id_16;
  xnor primCall (id_1, id_4, id_14, id_13, id_12, id_16, id_2, id_6, id_7, id_15);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
