<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: drivers/inc/hpm_dram_drv.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hpm__dram__drv_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_dram_drv.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__dram__drv_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021 hpmicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HPM_DRAM_DRV_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HPM_DRAM_DRV_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &quot;<a class="code" href="hpm__dram__regs_8h.html">hpm_dram_regs.h</a>&quot;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gaf536b9e747ee5cb188b76dd5475256bb">   20</a></span><span class="preprocessor">#define DRAM_SDRAM_MAX_BURST_LENGTH_IN_BYTE (8UL)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* @brief dram sdram column address bit width */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga17b8b3726e1b94ae2b3e99534a6580b0">   22</a></span><span class="preprocessor">#define DRAM_SDRAM_COLUMN_ADDR_12_BITS (0U)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gafd1e707f404574730c2e921a6f6c67f9">   23</a></span><span class="preprocessor">#define DRAM_SDRAM_COLUMN_ADDR_11_BITS (1U)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga4c2d8c4025e33067d7e04d5567ba3683">   24</a></span><span class="preprocessor">#define DRAM_SDRAM_COLUMN_ADDR_10_BITS (2U)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga816a09f3b4a36df254070d71b4efe196">   25</a></span><span class="preprocessor">#define DRAM_SDRAM_COLUMN_ADDR_9_BITS (3U)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga8b29a3ad83d0d6ac51089824af05d97c">   26</a></span><span class="preprocessor">#define DRAM_SDRAM_COLUMN_ADDR_8_BITS (4U)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* @brief cas latency */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga629a971b05ad49d193d3d8621631cb7a">   28</a></span><span class="preprocessor">#define DRAM_SDRAM_CAS_LATENCY_1 (1U)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga6822ff35b031de7029bacd5e2e00c32b">   29</a></span><span class="preprocessor">#define DRAM_SDRAM_CAS_LATENCY_2 (2U)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga7937a32d4cba00655b8612b3f6171a8b">   30</a></span><span class="preprocessor">#define DRAM_SDRAM_CAS_LATENCY_3 (3U)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/* @brief iomux options */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga1be0bea8ac0342d8a2fd8b3f02c9b738">   32</a></span><span class="preprocessor">#define DRAM_IO_MUX_NOT_USED (0U)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gaeca9a7bf1f8ed9c51e568efaa3f31a10">   33</a></span><span class="preprocessor">#define DRAM_IO_MUX_CSX0 (1U)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga15b7198a0c33e0869325e76d97840042">   34</a></span><span class="preprocessor">#define DRAM_IO_MUX_CSX1 (2U)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga572929b3b60e8c4a2a7aa4efc21d5bdd">   35</a></span><span class="preprocessor">#define DRAM_IO_MUX_CSX2 (3U)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga9848f6197c6ad51c9678d2a662f44690">   36</a></span><span class="preprocessor">#define DRAM_IO_MUX_CSX3 (4U)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gaf00428c347ddb8de2e2a122ae838a2c1">   37</a></span><span class="preprocessor">#define DRAM_IO_MUX_RDY (5U)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* @brief sdram bank number */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga9fee6818020cc00a2f6c0f71ff139d3f">   39</a></span><span class="preprocessor">#define DRAM_SDRAM_BANK_NUM_4 (0U)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga32eb767e02d0416b820707fa16c34dfc">   40</a></span><span class="preprocessor">#define DRAM_SDRAM_BANK_NUM_2 (1U)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* @brief chip select */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gae1834e527ea4840c436518d151d96145">   42</a></span><span class="preprocessor">#define DRAM_SDRAM_CS0 (0U)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga0e57b1838eba10b5bec36e2a52b23d10">   43</a></span><span class="preprocessor">#define DRAM_SDRAM_CS1 (1U)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* @brief sdram port size */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga792ccf827ae12f47e9d0740a8f662f60">   45</a></span><span class="preprocessor">#define DRAM_SDRAM_PORT_SIZE_8_BITS (0U)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga994161940e5cc522005db10b0803e146">   46</a></span><span class="preprocessor">#define DRAM_SDRAM_PORT_SIZE_16_BITS (1U)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gadb04c10ede7963bfb12957cf4cf45ea1">   47</a></span><span class="preprocessor">#define DRAM_SDRAM_PORT_SIZE_32_BITS (2U)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga821366c2e5e068df6566c32a5b6bf6a5">   49</a></span><span class="preprocessor">#define DRAM_AXI_Q_COUNT (2U)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gaa5528f8aac165e4d31e858bcc25c60f7">   50</a></span><span class="preprocessor">#define DRAM_AXI_Q_A (0U)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga06e746b723844289a09d41118e7fc81c">   51</a></span><span class="preprocessor">#define DRAM_AXI_Q_B (1U)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* @brief DQS option */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga5ec87834e991653d4e70128c620eed33">   53</a></span><span class="preprocessor">#define DRAM_DQS_INTERNAL (0U)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gac77a64e9d445f6d2cc3ebf8dad154906">   54</a></span><span class="preprocessor">#define DRAM_DQS_FROM_PAD (1U)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gac443aab95cd9a0be80bdb0b4cb71d858">   56</a></span><span class="preprocessor">#define DRAM_BR_COUNT (2U)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga4f5c72a396222e19285f11e170b444d4">   58</a></span><span class="preprocessor">#define DRAM_CMD_KEY                   DRAM_IPCMD_KEY_SET(0xA55A)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gafcbd0954ec6393af92647efa75a3c3c3">   59</a></span><span class="preprocessor">#define DRAM_CMD_WRITE_FLAG            (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga5e10d222a370d7323051531cbb416f83">   60</a></span><span class="preprocessor">#define DRAM_CMD_SDRAM_READ            (0x8U)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga954402d827716916eb8b76291d08e0b1">   61</a></span><span class="preprocessor">#define DRAM_CMD_SDRAM_WRITE           (DRAM_CMD_WRITE_FLAG | 0x9U)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga54d5e1c6a81d9a941b55e8f8e67f8755">   62</a></span><span class="preprocessor">#define DRAM_CMD_SDRAM_MODE_SET        (DRAM_CMD_WRITE_FLAG | 0xAU)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gafe5203ea37082d5d5b45c3fc46d02646">   63</a></span><span class="preprocessor">#define DRAM_CMD_SDRAM_ACTIVE          (0xBU)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gac9719d7383ea25e0ea53fdcb48e12da3">   64</a></span><span class="preprocessor">#define DRAM_CMD_SDRAM_AUTO_REFRESH    (0xCU)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga1af36c63be4325d6d613f2490ad4ca10">   65</a></span><span class="preprocessor">#define DRAM_CMD_SDRAM_SELF_REFRESH    (0xDU)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga80f33208eb22bd46e3bd61e408ce68de">   66</a></span><span class="preprocessor">#define DRAM_CMD_SDRAM_PRECHARGE       (0xEU)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga9c24d33604347722dd00ad20de7baa10">   67</a></span><span class="preprocessor">#define DRAM_CMD_SDRAM_PRECHARGE_ALL   (0xFU)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structdram__axi__q__weight__t.html">   72</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structdram__axi__q__weight__t.html#adab76c51376414756a67ae4426dc97f4">   73</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structdram__axi__q__weight__t.html#adab76c51376414756a67ae4426dc97f4">enable</a>;                </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structdram__axi__q__weight__t.html#ac01fc8d8cc8316d41cfd1619ccf1ab14">   74</a></span>    uint8_t <a class="code hl_variable" href="structdram__axi__q__weight__t.html#ac01fc8d8cc8316d41cfd1619ccf1ab14">qos</a>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structdram__axi__q__weight__t.html#a10f9720fde2af8d3c50b84ba1530b2e4">   75</a></span>    uint8_t <a class="code hl_variable" href="structdram__axi__q__weight__t.html#a10f9720fde2af8d3c50b84ba1530b2e4">age</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structdram__axi__q__weight__t.html#ad8953d011924c348d6c5a9222139be69">   76</a></span>    uint8_t <a class="code hl_variable" href="structdram__axi__q__weight__t.html#ad8953d011924c348d6c5a9222139be69">slave_hit_wo_rw</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structdram__axi__q__weight__t.html#adbbc3eebe6f03b317d7e20abeddfb65e">   77</a></span>    uint8_t <a class="code hl_variable" href="structdram__axi__q__weight__t.html#adbbc3eebe6f03b317d7e20abeddfb65e">slave_hit</a>;          </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structdram__axi__q__weight__t.html#a85dc2e7fbcaa15e113b7f79dfcd09b90">   78</a></span>    uint8_t <a class="code hl_variable" href="structdram__axi__q__weight__t.html#a85dc2e7fbcaa15e113b7f79dfcd09b90">page_hit</a>;           </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structdram__axi__q__weight__t.html#af1d859003f39e9ea2c643495824f15d7">   79</a></span>    uint8_t <a class="code hl_variable" href="structdram__axi__q__weight__t.html#af1d859003f39e9ea2c643495824f15d7">bank_rotation</a>;      </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>} <a class="code hl_struct" href="structdram__axi__q__weight__t.html">dram_axi_q_weight_t</a>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html">   85</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#af727559512301116420c1dee69217987">   86</a></span>    uint32_t <a class="code hl_variable" href="structdram__sdram__config__t.html#af727559512301116420c1dee69217987">base_address</a>;              </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#aa4d02d7b32caf43f82e453f8d9774808">   87</a></span>    uint32_t <a class="code hl_variable" href="structdram__sdram__config__t.html#aa4d02d7b32caf43f82e453f8d9774808">size_in_byte</a>;              </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#aa49fe34b7228d49e98971632476a95b9">   88</a></span>    uint32_t <a class="code hl_variable" href="structdram__sdram__config__t.html#aa49fe34b7228d49e98971632476a95b9">refresh_count</a>;             </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a292253e673a3f2e862ec7e54d99c78bf">   89</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a292253e673a3f2e862ec7e54d99c78bf">col_addr_bits</a>;              </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a116c1399c7a1b0fb770daf93dbcba049">   90</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a116c1399c7a1b0fb770daf93dbcba049">cas_latency</a>;                </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a41f8b12326a4911707f4db75233c2e27">   91</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a41f8b12326a4911707f4db75233c2e27">cs</a>;                         </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a078253b33787cb4cd8d309ab7d727e1e">   92</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a078253b33787cb4cd8d309ab7d727e1e">cs_mux_pin</a>;                 </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#ae188e522eaecfb9d563db31461168a93">   93</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#ae188e522eaecfb9d563db31461168a93">bank_num</a>;                   </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a15bffc5bed7df1c8cbf69cf99e12517d">   94</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a15bffc5bed7df1c8cbf69cf99e12517d">prescaler</a>;                  </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a5c0eef5dedb64e90bc1915005ee14c93">   95</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a5c0eef5dedb64e90bc1915005ee14c93">port_size</a>;                  </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#ab102d93839ca73f5efbe8e48f8ed6112">   96</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#ab102d93839ca73f5efbe8e48f8ed6112">burst_len_in_byte</a>;          </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a6708c8b59dfd67a96c0f8ce0d66a51d8">   97</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a6708c8b59dfd67a96c0f8ce0d66a51d8">cke_off_in_ns</a>;              </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a078287d2fdab2867e4bb3e089487fc43">   98</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a078287d2fdab2867e4bb3e089487fc43">act_to_precharge_in_ns</a>;     </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a00ff826bb6bf1e22e927d1b939171415">   99</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a00ff826bb6bf1e22e927d1b939171415">precharge_to_act_in_ns</a>;     </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a7a41d3b4254e285d755b9dd75c0e593f">  100</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a7a41d3b4254e285d755b9dd75c0e593f">act_to_rw_in_ns</a>;            </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a2bf5abd4ada4fc0dcf134d9195bf0ac7">  101</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a2bf5abd4ada4fc0dcf134d9195bf0ac7">act_to_act_in_ns</a>;           </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a3f4b17648063d8ab16fdfd02cca4e695">  102</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a3f4b17648063d8ab16fdfd02cca4e695">refresh_to_refresh_in_ns</a>;   </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a8bed6547df753168697824b4a2409a62">  103</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a8bed6547df753168697824b4a2409a62">write_recover_in_ns</a>;        </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a563937e83f91a52697ea112ecebf0007">  104</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a563937e83f91a52697ea112ecebf0007">self_refresh_recover_in_ns</a>; </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#af34081f91e49aa304e48e8924a50c364">  105</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#af34081f91e49aa304e48e8924a50c364">refresh_recover_in_ns</a>;      </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a7cab0baac33da81dbc93c7ca08292dc9">  106</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a7cab0baac33da81dbc93c7ca08292dc9">refresh_in_ms</a>;              </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#adcf82609d81929ad4c56923b8ee4ab83">  107</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#adcf82609d81929ad4c56923b8ee4ab83">idle_timeout_in_ns</a>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a9a95df84687fbde827b7cfaf6a3fda7e">  108</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a9a95df84687fbde827b7cfaf6a3fda7e">data_width_in_byte</a>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a632e24f9fe801818eac4c57eb0c1d840">  109</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a632e24f9fe801818eac4c57eb0c1d840">auto_refresh_count_in_one_burst</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structdram__sdram__config__t.html#a4265d676e90ea336ae1855dba1399e31">  110</a></span>    uint8_t <a class="code hl_variable" href="structdram__sdram__config__t.html#a4265d676e90ea336ae1855dba1399e31">delay_cell_value</a>;           </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>} <a class="code hl_struct" href="structdram__sdram__config__t.html">dram_sdram_config_t</a>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="structdram__config__t.html">  116</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="structdram__config__t.html#aa41228fa8b2033138cb59e788b9bedb2">  117</a></span>    uint8_t <a class="code hl_variable" href="structdram__config__t.html#aa41228fa8b2033138cb59e788b9bedb2">dqs</a>;                        </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structdram__config__t.html#a8f3c9a3f886d81fe3673aaa81d2e4a8a">  118</a></span>    uint8_t <a class="code hl_variable" href="structdram__config__t.html#a8f3c9a3f886d81fe3673aaa81d2e4a8a">cmd_timeout</a>;                </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="structdram__config__t.html#a99c6676d4a4b28fec4cbdf7f5d81619c">  119</a></span>    uint8_t <a class="code hl_variable" href="structdram__config__t.html#a99c6676d4a4b28fec4cbdf7f5d81619c">bus_timeout</a>;                </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="structdram__config__t.html#a88397dc96fcf9cbf1a31049d0d63058e">  120</a></span>    <a class="code hl_struct" href="structdram__axi__q__weight__t.html">dram_axi_q_weight_t</a> axi_q_weight[<a class="code hl_define" href="group__dram__interface.html#ga821366c2e5e068df6566c32a5b6bf6a5">DRAM_AXI_Q_COUNT</a>];</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>} <a class="code hl_struct" href="structdram__config__t.html">dram_config_t</a>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structdram__cmd__t.html">  126</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="structdram__cmd__t.html#a959601fc65323311af143cfa64b2906e">  127</a></span>    uint32_t <a class="code hl_variable" href="structdram__cmd__t.html#a959601fc65323311af143cfa64b2906e">opcode</a>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structdram__cmd__t.html#ad7b6b0b99d22d1a68951616aee8058ab">  128</a></span>    uint32_t <a class="code hl_variable" href="structdram__cmd__t.html#ad7b6b0b99d22d1a68951616aee8058ab">data</a>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>} <a class="code hl_struct" href="structdram__cmd__t.html">dram_cmd_t</a>;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * @brief DRAM specific status</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ggae4d5251432e1a9e6803c0240cc492e18a3ad3acb3eb95be410d3e49a837a3cf01">  135</a></span>    <a class="code hl_enumvalue" href="group__dram__interface.html#ggae4d5251432e1a9e6803c0240cc492e18a3ad3acb3eb95be410d3e49a837a3cf01">status_dram_cmd_err</a> = <a class="code hl_define" href="group__common__interface.html#gad76dfbb0423d0cd3a7b77cbcd9043146">MAKE_STATUS</a>(<a class="code hl_enumvalue" href="group__common__interface.html#ggadb49720dc49f7d4e4cf9adbf2948e409a3219d09f6bffc2a6c560b44b0179260c">status_group_dram</a>, 1),</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>};</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group__dram__interface.html#gae0880a176e24be76114ffd9a1ef5a206">  149</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__dram__interface.html#gae0880a176e24be76114ffd9a1ef5a206">dram_enable</a>(<a class="code hl_struct" href="structDRAM__Type.html">DRAM_Type</a> *ptr)</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>{</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    ptr-&gt;<a class="code hl_variable" href="structDRAM__Type.html#ac49e997cad6e17086f6b458796a166fd">CTRL</a> &amp;= ~DRAM_CTRL_DIS_MASK;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>}</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga9dc60235b8dc81dbf666df0d52503c29">  161</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__dram__interface.html#ga9dc60235b8dc81dbf666df0d52503c29">dram_disable</a>(<a class="code hl_struct" href="structDRAM__Type.html">DRAM_Type</a> *ptr)</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>{</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="keywordflow">while</span>((ptr-&gt;<a class="code hl_variable" href="structDRAM__Type.html#a41490e178a27c3f4afe5c9c4e84c8aee">STAT0</a> &amp; (uint32_t) <a class="code hl_define" href="hpm__dram__regs_8h.html#a7ddaf6629d8beb997adf8b5b21537bd5">DRAM_STAT0_IDLE_MASK</a>) == 0) {}</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    ptr-&gt;<a class="code hl_variable" href="structDRAM__Type.html#ac49e997cad6e17086f6b458796a166fd">CTRL</a> |= <a class="code hl_define" href="hpm__dram__regs_8h.html#a7b6637a10425dd8413d67da91b404d4f">DRAM_CTRL_DIS_MASK</a>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>}</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group__dram__interface.html#ga129f12de6710c9b973a0ed2704f8adf2">  174</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__dram__interface.html#ga129f12de6710c9b973a0ed2704f8adf2">dram_sw_reset</a>(<a class="code hl_struct" href="structDRAM__Type.html">DRAM_Type</a> *ptr)</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>{</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    ptr-&gt;<a class="code hl_variable" href="structDRAM__Type.html#ac49e997cad6e17086f6b458796a166fd">CTRL</a> = <a class="code hl_define" href="hpm__dram__regs_8h.html#a59ed886ed2663946064e7a8a3d8eebad">DRAM_CTRL_RST_MASK</a>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keywordflow">while</span>((ptr-&gt;<a class="code hl_variable" href="structDRAM__Type.html#ac49e997cad6e17086f6b458796a166fd">CTRL</a> &amp; (uint32_t) <a class="code hl_define" href="hpm__dram__regs_8h.html#a59ed886ed2663946064e7a8a3d8eebad">DRAM_CTRL_RST_MASK</a>) != 0) {}</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>}</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dram__interface.html#ga43307904ef28fc3fa9747a040b53b2b7">dram_default_config</a>(<a class="code hl_struct" href="structDRAM__Type.html">DRAM_Type</a> *ptr, <a class="code hl_struct" href="structdram__config__t.html">dram_config_t</a> *config);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dram__interface.html#ga11cd2bdf545df5cf067656fad22689d7">dram_init</a>(<a class="code hl_struct" href="structDRAM__Type.html">DRAM_Type</a> *ptr, <a class="code hl_struct" href="structdram__config__t.html">dram_config_t</a> *config);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dram__interface.html#gae43802bfbf8be5451ce49cc0260d8311">dram_get_typical_sdram_config</a>(<a class="code hl_struct" href="structDRAM__Type.html">DRAM_Type</a> *ptr, <a class="code hl_struct" href="structdram__sdram__config__t.html">dram_sdram_config_t</a> *config);</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><a class="code hl_typedef" href="group__common__interface.html#ga087efae82a4b174a0363363d9d5ece19">hpm_stat_t</a> <a class="code hl_function" href="group__dram__interface.html#ga74e8fe88a7aa89f219586dfc1f61fe8d">dram_config_sdram</a>(<a class="code hl_struct" href="structDRAM__Type.html">DRAM_Type</a> *ptr, uint32_t clk_in_hz, <a class="code hl_struct" href="structdram__sdram__config__t.html">dram_sdram_config_t</a> *config);</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>}</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#endif    </span><span class="comment">/* _HPM_DRAM_DRV_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="ttc" id="agroup__common__interface_html_ga087efae82a4b174a0363363d9d5ece19"><div class="ttname"><a href="group__common__interface.html#ga087efae82a4b174a0363363d9d5ece19">hpm_stat_t</a></div><div class="ttdeci">uint32_t hpm_stat_t</div><div class="ttdef"><b>Definition:</b> hpm_common.h:74</div></div>
<div class="ttc" id="agroup__common__interface_html_gad76dfbb0423d0cd3a7b77cbcd9043146"><div class="ttname"><a href="group__common__interface.html#gad76dfbb0423d0cd3a7b77cbcd9043146">MAKE_STATUS</a></div><div class="ttdeci">#define MAKE_STATUS(group, code)</div><div class="ttdef"><b>Definition:</b> hpm_common.h:83</div></div>
<div class="ttc" id="agroup__common__interface_html_ggadb49720dc49f7d4e4cf9adbf2948e409a3219d09f6bffc2a6c560b44b0179260c"><div class="ttname"><a href="group__common__interface.html#ggadb49720dc49f7d4e4cf9adbf2948e409a3219d09f6bffc2a6c560b44b0179260c">status_group_dram</a></div><div class="ttdeci">@ status_group_dram</div><div class="ttdef"><b>Definition:</b> hpm_common.h:96</div></div>
<div class="ttc" id="agroup__dram__interface_html_ga11cd2bdf545df5cf067656fad22689d7"><div class="ttname"><a href="group__dram__interface.html#ga11cd2bdf545df5cf067656fad22689d7">dram_init</a></div><div class="ttdeci">void dram_init(DRAM_Type *ptr, dram_config_t *config)</div><div class="ttdoc">dram init controller</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.c:125</div></div>
<div class="ttc" id="agroup__dram__interface_html_ga129f12de6710c9b973a0ed2704f8adf2"><div class="ttname"><a href="group__dram__interface.html#ga129f12de6710c9b973a0ed2704f8adf2">dram_sw_reset</a></div><div class="ttdeci">static void dram_sw_reset(DRAM_Type *ptr)</div><div class="ttdoc">dram software reset</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:174</div></div>
<div class="ttc" id="agroup__dram__interface_html_ga43307904ef28fc3fa9747a040b53b2b7"><div class="ttname"><a href="group__dram__interface.html#ga43307904ef28fc3fa9747a040b53b2b7">dram_default_config</a></div><div class="ttdeci">void dram_default_config(DRAM_Type *ptr, dram_config_t *config)</div><div class="ttdoc">dram get default config</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.c:81</div></div>
<div class="ttc" id="agroup__dram__interface_html_ga74e8fe88a7aa89f219586dfc1f61fe8d"><div class="ttname"><a href="group__dram__interface.html#ga74e8fe88a7aa89f219586dfc1f61fe8d">dram_config_sdram</a></div><div class="ttdeci">hpm_stat_t dram_config_sdram(DRAM_Type *ptr, uint32_t clk_in_hz, dram_sdram_config_t *config)</div><div class="ttdoc">dram config sdram</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.c:212</div></div>
<div class="ttc" id="agroup__dram__interface_html_ga821366c2e5e068df6566c32a5b6bf6a5"><div class="ttname"><a href="group__dram__interface.html#ga821366c2e5e068df6566c32a5b6bf6a5">DRAM_AXI_Q_COUNT</a></div><div class="ttdeci">#define DRAM_AXI_Q_COUNT</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:49</div></div>
<div class="ttc" id="agroup__dram__interface_html_ga9dc60235b8dc81dbf666df0d52503c29"><div class="ttname"><a href="group__dram__interface.html#ga9dc60235b8dc81dbf666df0d52503c29">dram_disable</a></div><div class="ttdeci">static void dram_disable(DRAM_Type *ptr)</div><div class="ttdoc">dram disable</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:161</div></div>
<div class="ttc" id="agroup__dram__interface_html_gae0880a176e24be76114ffd9a1ef5a206"><div class="ttname"><a href="group__dram__interface.html#gae0880a176e24be76114ffd9a1ef5a206">dram_enable</a></div><div class="ttdeci">static void dram_enable(DRAM_Type *ptr)</div><div class="ttdoc">dram enable</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:149</div></div>
<div class="ttc" id="agroup__dram__interface_html_gae43802bfbf8be5451ce49cc0260d8311"><div class="ttname"><a href="group__dram__interface.html#gae43802bfbf8be5451ce49cc0260d8311">dram_get_typical_sdram_config</a></div><div class="ttdeci">void dram_get_typical_sdram_config(DRAM_Type *ptr, dram_sdram_config_t *config)</div><div class="ttdoc">dram get typical sdram config</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.c:103</div></div>
<div class="ttc" id="agroup__dram__interface_html_ggae4d5251432e1a9e6803c0240cc492e18a3ad3acb3eb95be410d3e49a837a3cf01"><div class="ttname"><a href="group__dram__interface.html#ggae4d5251432e1a9e6803c0240cc492e18a3ad3acb3eb95be410d3e49a837a3cf01">status_dram_cmd_err</a></div><div class="ttdeci">@ status_dram_cmd_err</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:135</div></div>
<div class="ttc" id="ahpm__dram__regs_8h_html"><div class="ttname"><a href="hpm__dram__regs_8h.html">hpm_dram_regs.h</a></div></div>
<div class="ttc" id="ahpm__dram__regs_8h_html_a59ed886ed2663946064e7a8a3d8eebad"><div class="ttname"><a href="hpm__dram__regs_8h.html#a59ed886ed2663946064e7a8a3d8eebad">DRAM_CTRL_RST_MASK</a></div><div class="ttdeci">#define DRAM_CTRL_RST_MASK</div><div class="ttdef"><b>Definition:</b> hpm_dram_regs.h:98</div></div>
<div class="ttc" id="ahpm__dram__regs_8h_html_a7b6637a10425dd8413d67da91b404d4f"><div class="ttname"><a href="hpm__dram__regs_8h.html#a7b6637a10425dd8413d67da91b404d4f">DRAM_CTRL_DIS_MASK</a></div><div class="ttdeci">#define DRAM_CTRL_DIS_MASK</div><div class="ttdef"><b>Definition:</b> hpm_dram_regs.h:87</div></div>
<div class="ttc" id="ahpm__dram__regs_8h_html_a7ddaf6629d8beb997adf8b5b21537bd5"><div class="ttname"><a href="hpm__dram__regs_8h.html#a7ddaf6629d8beb997adf8b5b21537bd5">DRAM_STAT0_IDLE_MASK</a></div><div class="ttdeci">#define DRAM_STAT0_IDLE_MASK</div><div class="ttdef"><b>Definition:</b> hpm_dram_regs.h:792</div></div>
<div class="ttc" id="astructDRAM__Type_html"><div class="ttname"><a href="structDRAM__Type.html">DRAM_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_dram_regs.h:12</div></div>
<div class="ttc" id="astructDRAM__Type_html_a41490e178a27c3f4afe5c9c4e84c8aee"><div class="ttname"><a href="structDRAM__Type.html#a41490e178a27c3f4afe5c9c4e84c8aee">DRAM_Type::STAT0</a></div><div class="ttdeci">__R uint32_t STAT0</div><div class="ttdef"><b>Definition:</b> hpm_dram_regs.h:34</div></div>
<div class="ttc" id="astructDRAM__Type_html_ac49e997cad6e17086f6b458796a166fd"><div class="ttname"><a href="structDRAM__Type.html#ac49e997cad6e17086f6b458796a166fd">DRAM_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> hpm_dram_regs.h:13</div></div>
<div class="ttc" id="astructdram__axi__q__weight__t_html"><div class="ttname"><a href="structdram__axi__q__weight__t.html">dram_axi_q_weight_t</a></div><div class="ttdoc">Structure for specifying the configuration of AXI queue weight.</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:72</div></div>
<div class="ttc" id="astructdram__axi__q__weight__t_html_a10f9720fde2af8d3c50b84ba1530b2e4"><div class="ttname"><a href="structdram__axi__q__weight__t.html#a10f9720fde2af8d3c50b84ba1530b2e4">dram_axi_q_weight_t::age</a></div><div class="ttdeci">uint8_t age</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:75</div></div>
<div class="ttc" id="astructdram__axi__q__weight__t_html_a85dc2e7fbcaa15e113b7f79dfcd09b90"><div class="ttname"><a href="structdram__axi__q__weight__t.html#a85dc2e7fbcaa15e113b7f79dfcd09b90">dram_axi_q_weight_t::page_hit</a></div><div class="ttdeci">uint8_t page_hit</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:78</div></div>
<div class="ttc" id="astructdram__axi__q__weight__t_html_ac01fc8d8cc8316d41cfd1619ccf1ab14"><div class="ttname"><a href="structdram__axi__q__weight__t.html#ac01fc8d8cc8316d41cfd1619ccf1ab14">dram_axi_q_weight_t::qos</a></div><div class="ttdeci">uint8_t qos</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:74</div></div>
<div class="ttc" id="astructdram__axi__q__weight__t_html_ad8953d011924c348d6c5a9222139be69"><div class="ttname"><a href="structdram__axi__q__weight__t.html#ad8953d011924c348d6c5a9222139be69">dram_axi_q_weight_t::slave_hit_wo_rw</a></div><div class="ttdeci">uint8_t slave_hit_wo_rw</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:76</div></div>
<div class="ttc" id="astructdram__axi__q__weight__t_html_adab76c51376414756a67ae4426dc97f4"><div class="ttname"><a href="structdram__axi__q__weight__t.html#adab76c51376414756a67ae4426dc97f4">dram_axi_q_weight_t::enable</a></div><div class="ttdeci">bool enable</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:73</div></div>
<div class="ttc" id="astructdram__axi__q__weight__t_html_adbbc3eebe6f03b317d7e20abeddfb65e"><div class="ttname"><a href="structdram__axi__q__weight__t.html#adbbc3eebe6f03b317d7e20abeddfb65e">dram_axi_q_weight_t::slave_hit</a></div><div class="ttdeci">uint8_t slave_hit</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:77</div></div>
<div class="ttc" id="astructdram__axi__q__weight__t_html_af1d859003f39e9ea2c643495824f15d7"><div class="ttname"><a href="structdram__axi__q__weight__t.html#af1d859003f39e9ea2c643495824f15d7">dram_axi_q_weight_t::bank_rotation</a></div><div class="ttdeci">uint8_t bank_rotation</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:79</div></div>
<div class="ttc" id="astructdram__cmd__t_html"><div class="ttname"><a href="structdram__cmd__t.html">dram_cmd_t</a></div><div class="ttdoc">Structure for DRAM command.</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:126</div></div>
<div class="ttc" id="astructdram__cmd__t_html_a959601fc65323311af143cfa64b2906e"><div class="ttname"><a href="structdram__cmd__t.html#a959601fc65323311af143cfa64b2906e">dram_cmd_t::opcode</a></div><div class="ttdeci">uint32_t opcode</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:127</div></div>
<div class="ttc" id="astructdram__cmd__t_html_ad7b6b0b99d22d1a68951616aee8058ab"><div class="ttname"><a href="structdram__cmd__t.html#ad7b6b0b99d22d1a68951616aee8058ab">dram_cmd_t::data</a></div><div class="ttdeci">uint32_t data</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:128</div></div>
<div class="ttc" id="astructdram__config__t_html"><div class="ttname"><a href="structdram__config__t.html">dram_config_t</a></div><div class="ttdoc">Structure for specifying the configuration of DRAM.</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:116</div></div>
<div class="ttc" id="astructdram__config__t_html_a8f3c9a3f886d81fe3673aaa81d2e4a8a"><div class="ttname"><a href="structdram__config__t.html#a8f3c9a3f886d81fe3673aaa81d2e4a8a">dram_config_t::cmd_timeout</a></div><div class="ttdeci">uint8_t cmd_timeout</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:118</div></div>
<div class="ttc" id="astructdram__config__t_html_a99c6676d4a4b28fec4cbdf7f5d81619c"><div class="ttname"><a href="structdram__config__t.html#a99c6676d4a4b28fec4cbdf7f5d81619c">dram_config_t::bus_timeout</a></div><div class="ttdeci">uint8_t bus_timeout</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:119</div></div>
<div class="ttc" id="astructdram__config__t_html_aa41228fa8b2033138cb59e788b9bedb2"><div class="ttname"><a href="structdram__config__t.html#aa41228fa8b2033138cb59e788b9bedb2">dram_config_t::dqs</a></div><div class="ttdeci">uint8_t dqs</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:117</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html"><div class="ttname"><a href="structdram__sdram__config__t.html">dram_sdram_config_t</a></div><div class="ttdoc">Structure for specifying the configuration of SDRAM.</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:85</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a00ff826bb6bf1e22e927d1b939171415"><div class="ttname"><a href="structdram__sdram__config__t.html#a00ff826bb6bf1e22e927d1b939171415">dram_sdram_config_t::precharge_to_act_in_ns</a></div><div class="ttdeci">uint8_t precharge_to_act_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:99</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a078253b33787cb4cd8d309ab7d727e1e"><div class="ttname"><a href="structdram__sdram__config__t.html#a078253b33787cb4cd8d309ab7d727e1e">dram_sdram_config_t::cs_mux_pin</a></div><div class="ttdeci">uint8_t cs_mux_pin</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:92</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a078287d2fdab2867e4bb3e089487fc43"><div class="ttname"><a href="structdram__sdram__config__t.html#a078287d2fdab2867e4bb3e089487fc43">dram_sdram_config_t::act_to_precharge_in_ns</a></div><div class="ttdeci">uint8_t act_to_precharge_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:98</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a116c1399c7a1b0fb770daf93dbcba049"><div class="ttname"><a href="structdram__sdram__config__t.html#a116c1399c7a1b0fb770daf93dbcba049">dram_sdram_config_t::cas_latency</a></div><div class="ttdeci">uint8_t cas_latency</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:90</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a15bffc5bed7df1c8cbf69cf99e12517d"><div class="ttname"><a href="structdram__sdram__config__t.html#a15bffc5bed7df1c8cbf69cf99e12517d">dram_sdram_config_t::prescaler</a></div><div class="ttdeci">uint8_t prescaler</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:94</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a292253e673a3f2e862ec7e54d99c78bf"><div class="ttname"><a href="structdram__sdram__config__t.html#a292253e673a3f2e862ec7e54d99c78bf">dram_sdram_config_t::col_addr_bits</a></div><div class="ttdeci">uint8_t col_addr_bits</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:89</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a2bf5abd4ada4fc0dcf134d9195bf0ac7"><div class="ttname"><a href="structdram__sdram__config__t.html#a2bf5abd4ada4fc0dcf134d9195bf0ac7">dram_sdram_config_t::act_to_act_in_ns</a></div><div class="ttdeci">uint8_t act_to_act_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:101</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a3f4b17648063d8ab16fdfd02cca4e695"><div class="ttname"><a href="structdram__sdram__config__t.html#a3f4b17648063d8ab16fdfd02cca4e695">dram_sdram_config_t::refresh_to_refresh_in_ns</a></div><div class="ttdeci">uint8_t refresh_to_refresh_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:102</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a41f8b12326a4911707f4db75233c2e27"><div class="ttname"><a href="structdram__sdram__config__t.html#a41f8b12326a4911707f4db75233c2e27">dram_sdram_config_t::cs</a></div><div class="ttdeci">uint8_t cs</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:91</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a4265d676e90ea336ae1855dba1399e31"><div class="ttname"><a href="structdram__sdram__config__t.html#a4265d676e90ea336ae1855dba1399e31">dram_sdram_config_t::delay_cell_value</a></div><div class="ttdeci">uint8_t delay_cell_value</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:110</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a563937e83f91a52697ea112ecebf0007"><div class="ttname"><a href="structdram__sdram__config__t.html#a563937e83f91a52697ea112ecebf0007">dram_sdram_config_t::self_refresh_recover_in_ns</a></div><div class="ttdeci">uint8_t self_refresh_recover_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:104</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a5c0eef5dedb64e90bc1915005ee14c93"><div class="ttname"><a href="structdram__sdram__config__t.html#a5c0eef5dedb64e90bc1915005ee14c93">dram_sdram_config_t::port_size</a></div><div class="ttdeci">uint8_t port_size</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:95</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a632e24f9fe801818eac4c57eb0c1d840"><div class="ttname"><a href="structdram__sdram__config__t.html#a632e24f9fe801818eac4c57eb0c1d840">dram_sdram_config_t::auto_refresh_count_in_one_burst</a></div><div class="ttdeci">uint8_t auto_refresh_count_in_one_burst</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:109</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a6708c8b59dfd67a96c0f8ce0d66a51d8"><div class="ttname"><a href="structdram__sdram__config__t.html#a6708c8b59dfd67a96c0f8ce0d66a51d8">dram_sdram_config_t::cke_off_in_ns</a></div><div class="ttdeci">uint8_t cke_off_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:97</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a7a41d3b4254e285d755b9dd75c0e593f"><div class="ttname"><a href="structdram__sdram__config__t.html#a7a41d3b4254e285d755b9dd75c0e593f">dram_sdram_config_t::act_to_rw_in_ns</a></div><div class="ttdeci">uint8_t act_to_rw_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:100</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a7cab0baac33da81dbc93c7ca08292dc9"><div class="ttname"><a href="structdram__sdram__config__t.html#a7cab0baac33da81dbc93c7ca08292dc9">dram_sdram_config_t::refresh_in_ms</a></div><div class="ttdeci">uint8_t refresh_in_ms</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:106</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a8bed6547df753168697824b4a2409a62"><div class="ttname"><a href="structdram__sdram__config__t.html#a8bed6547df753168697824b4a2409a62">dram_sdram_config_t::write_recover_in_ns</a></div><div class="ttdeci">uint8_t write_recover_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:103</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_a9a95df84687fbde827b7cfaf6a3fda7e"><div class="ttname"><a href="structdram__sdram__config__t.html#a9a95df84687fbde827b7cfaf6a3fda7e">dram_sdram_config_t::data_width_in_byte</a></div><div class="ttdeci">uint8_t data_width_in_byte</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:108</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_aa49fe34b7228d49e98971632476a95b9"><div class="ttname"><a href="structdram__sdram__config__t.html#aa49fe34b7228d49e98971632476a95b9">dram_sdram_config_t::refresh_count</a></div><div class="ttdeci">uint32_t refresh_count</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:88</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_aa4d02d7b32caf43f82e453f8d9774808"><div class="ttname"><a href="structdram__sdram__config__t.html#aa4d02d7b32caf43f82e453f8d9774808">dram_sdram_config_t::size_in_byte</a></div><div class="ttdeci">uint32_t size_in_byte</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:87</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_ab102d93839ca73f5efbe8e48f8ed6112"><div class="ttname"><a href="structdram__sdram__config__t.html#ab102d93839ca73f5efbe8e48f8ed6112">dram_sdram_config_t::burst_len_in_byte</a></div><div class="ttdeci">uint8_t burst_len_in_byte</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:96</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_adcf82609d81929ad4c56923b8ee4ab83"><div class="ttname"><a href="structdram__sdram__config__t.html#adcf82609d81929ad4c56923b8ee4ab83">dram_sdram_config_t::idle_timeout_in_ns</a></div><div class="ttdeci">uint8_t idle_timeout_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:107</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_ae188e522eaecfb9d563db31461168a93"><div class="ttname"><a href="structdram__sdram__config__t.html#ae188e522eaecfb9d563db31461168a93">dram_sdram_config_t::bank_num</a></div><div class="ttdeci">uint8_t bank_num</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:93</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_af34081f91e49aa304e48e8924a50c364"><div class="ttname"><a href="structdram__sdram__config__t.html#af34081f91e49aa304e48e8924a50c364">dram_sdram_config_t::refresh_recover_in_ns</a></div><div class="ttdeci">uint8_t refresh_recover_in_ns</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:105</div></div>
<div class="ttc" id="astructdram__sdram__config__t_html_af727559512301116420c1dee69217987"><div class="ttname"><a href="structdram__sdram__config__t.html#af727559512301116420c1dee69217987">dram_sdram_config_t::base_address</a></div><div class="ttdeci">uint32_t base_address</div><div class="ttdef"><b>Definition:</b> hpm_dram_drv.h:86</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_445f1c1c73deccb146d16af27ad5c1d1.html">inc</a></li><li class="navelem"><a class="el" href="hpm__dram__drv_8h.html">hpm_dram_drv.h</a></li>
    <li class="footer">Generated on Wed Jul 6 2022 09:39:52 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
