--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ise147\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ram.twx ram.ncd -o ram.twr ram.pcf -ucf ram.ucf

Design file:              ram.ncd
Physical constraint file: ram.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
InputSW<0>  |    4.064(R)|   -0.848(R)|clk_BUFGP         |   0.000|
InputSW<1>  |    4.628(R)|   -1.352(R)|clk_BUFGP         |   0.000|
InputSW<2>  |    3.654(R)|   -0.709(R)|clk_BUFGP         |   0.000|
InputSW<3>  |    5.627(R)|   -1.950(R)|clk_BUFGP         |   0.000|
InputSW<4>  |    5.075(R)|   -1.811(R)|clk_BUFGP         |   0.000|
InputSW<5>  |    4.219(R)|   -1.744(R)|clk_BUFGP         |   0.000|
InputSW<6>  |    4.802(R)|   -2.441(R)|clk_BUFGP         |   0.000|
InputSW<7>  |    3.414(R)|   -1.016(R)|clk_BUFGP         |   0.000|
InputSW<8>  |    3.099(R)|   -0.895(R)|clk_BUFGP         |   0.000|
InputSW<9>  |    3.769(R)|   -1.383(R)|clk_BUFGP         |   0.000|
InputSW<10> |    2.616(R)|   -0.722(R)|clk_BUFGP         |   0.000|
InputSW<11> |    2.296(R)|   -0.286(R)|clk_BUFGP         |   0.000|
InputSW<12> |    2.614(R)|    0.038(R)|clk_BUFGP         |   0.000|
InputSW<13> |    2.948(R)|   -0.194(R)|clk_BUFGP         |   0.000|
InputSW<14> |    4.616(R)|   -1.846(R)|clk_BUFGP         |   0.000|
InputSW<15> |    3.186(R)|   -0.526(R)|clk_BUFGP         |   0.000|
Ram1Data<0> |    1.241(R)|    0.251(R)|clk_BUFGP         |   0.000|
Ram1Data<1> |    1.290(R)|    0.193(R)|clk_BUFGP         |   0.000|
Ram1Data<2> |    2.348(R)|   -0.629(R)|clk_BUFGP         |   0.000|
Ram1Data<3> |    1.550(R)|    0.014(R)|clk_BUFGP         |   0.000|
Ram1Data<4> |    1.406(R)|    0.155(R)|clk_BUFGP         |   0.000|
Ram1Data<5> |    1.447(R)|    0.383(R)|clk_BUFGP         |   0.000|
Ram1Data<6> |    1.875(R)|   -0.242(R)|clk_BUFGP         |   0.000|
Ram1Data<7> |    1.477(R)|    0.073(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OutputL<0>  |    8.878(R)|clk_BUFGP         |   0.000|
OutputL<1>  |    9.743(R)|clk_BUFGP         |   0.000|
OutputL<2>  |    9.446(R)|clk_BUFGP         |   0.000|
OutputL<3>  |    9.845(R)|clk_BUFGP         |   0.000|
OutputL<4>  |   10.038(R)|clk_BUFGP         |   0.000|
OutputL<5>  |    9.958(R)|clk_BUFGP         |   0.000|
OutputL<6>  |    9.777(R)|clk_BUFGP         |   0.000|
OutputL<7>  |    9.498(R)|clk_BUFGP         |   0.000|
OutputL<8>  |   11.314(R)|clk_BUFGP         |   0.000|
OutputL<9>  |   11.794(R)|clk_BUFGP         |   0.000|
OutputL<10> |   11.769(R)|clk_BUFGP         |   0.000|
OutputL<11> |   11.343(R)|clk_BUFGP         |   0.000|
OutputL<12> |   11.190(R)|clk_BUFGP         |   0.000|
OutputL<13> |   11.281(R)|clk_BUFGP         |   0.000|
OutputL<14> |   11.130(R)|clk_BUFGP         |   0.000|
OutputL<15> |   10.430(R)|clk_BUFGP         |   0.000|
Ram1Addr<0> |    9.567(R)|clk_BUFGP         |   0.000|
Ram1Addr<1> |    9.524(R)|clk_BUFGP         |   0.000|
Ram1Addr<2> |    9.501(R)|clk_BUFGP         |   0.000|
Ram1Addr<3> |    9.522(R)|clk_BUFGP         |   0.000|
Ram1Addr<4> |    9.521(R)|clk_BUFGP         |   0.000|
Ram1Addr<5> |    9.749(R)|clk_BUFGP         |   0.000|
Ram1Addr<6> |    9.332(R)|clk_BUFGP         |   0.000|
Ram1Addr<7> |    9.607(R)|clk_BUFGP         |   0.000|
Ram1Addr<8> |    8.736(R)|clk_BUFGP         |   0.000|
Ram1Addr<9> |    9.456(R)|clk_BUFGP         |   0.000|
Ram1Addr<10>|    9.408(R)|clk_BUFGP         |   0.000|
Ram1Addr<11>|    9.479(R)|clk_BUFGP         |   0.000|
Ram1Addr<12>|    8.876(R)|clk_BUFGP         |   0.000|
Ram1Addr<13>|    8.720(R)|clk_BUFGP         |   0.000|
Ram1Addr<14>|    8.488(R)|clk_BUFGP         |   0.000|
Ram1Addr<15>|    8.488(R)|clk_BUFGP         |   0.000|
Ram1Data<0> |    8.057(R)|clk_BUFGP         |   0.000|
Ram1Data<1> |    8.238(R)|clk_BUFGP         |   0.000|
Ram1Data<2> |    9.278(R)|clk_BUFGP         |   0.000|
Ram1Data<3> |    8.526(R)|clk_BUFGP         |   0.000|
Ram1Data<4> |    8.064(R)|clk_BUFGP         |   0.000|
Ram1Data<5> |    8.949(R)|clk_BUFGP         |   0.000|
Ram1Data<6> |    8.949(R)|clk_BUFGP         |   0.000|
Ram1Data<7> |    8.516(R)|clk_BUFGP         |   0.000|
Ram1Data<8> |    8.509(R)|clk_BUFGP         |   0.000|
Ram1Data<9> |    8.989(R)|clk_BUFGP         |   0.000|
Ram1Data<10>|    9.128(R)|clk_BUFGP         |   0.000|
Ram1Data<11>|    8.325(R)|clk_BUFGP         |   0.000|
Ram1Data<12>|    8.608(R)|clk_BUFGP         |   0.000|
Ram1Data<13>|    9.338(R)|clk_BUFGP         |   0.000|
Ram1Data<14>|    9.399(R)|clk_BUFGP         |   0.000|
Ram1Data<15>|    9.409(R)|clk_BUFGP         |   0.000|
Ram1EN      |    8.797(R)|clk_BUFGP         |   0.000|
Ram1OE      |    8.922(R)|clk_BUFGP         |   0.000|
Ram1WE      |    8.510(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.577|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |Ram1Data<0>    |    7.804|
rst            |Ram1Data<1>    |    8.340|
rst            |Ram1Data<2>    |    8.602|
rst            |Ram1Data<3>    |    8.348|
rst            |Ram1Data<4>    |    8.856|
rst            |Ram1Data<5>    |    8.609|
rst            |Ram1Data<6>    |    8.199|
rst            |Ram1Data<7>    |    8.201|
rst            |Ram1Data<8>    |    8.447|
rst            |Ram1Data<9>    |    8.450|
rst            |Ram1Data<10>   |    7.967|
rst            |Ram1Data<11>   |    7.682|
rst            |Ram1Data<12>   |    7.917|
rst            |Ram1Data<13>   |    7.945|
rst            |Ram1Data<14>   |    7.899|
rst            |Ram1Data<15>   |    8.714|
---------------+---------------+---------+


Analysis completed Fri Oct 28 19:46:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



