{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489040025127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489040025134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 00:13:44 2017 " "Processing started: Thu Mar 09 00:13:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489040025134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040025134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Split_Module -c Split_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Split_Module -c Split_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040025134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1489040025816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1489040025816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489040046430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489040046433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_lcd " "Found entity 1: write_to_lcd" {  } { { "write_to_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/write_to_lcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489040046436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_module.v 1 1 " "Found 1 design units, including 1 entities, in source file split_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_module " "Found entity 1: split_module" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489040046438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "split_module " "Elaborating entity \"split_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489040046479 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entry split_module.v(32) " "Verilog HDL Always Construct warning at split_module.v(32): inferring latch(es) for variable \"entry\", which holds its previous value in one or more paths through the always construct" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1489040046480 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[0\] split_module.v(41) " "Inferred latch for \"entry\[0\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046481 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[1\] split_module.v(41) " "Inferred latch for \"entry\[1\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046481 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[2\] split_module.v(41) " "Inferred latch for \"entry\[2\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046481 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[3\] split_module.v(41) " "Inferred latch for \"entry\[3\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046481 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[4\] split_module.v(41) " "Inferred latch for \"entry\[4\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046481 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[5\] split_module.v(41) " "Inferred latch for \"entry\[5\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046481 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[6\] split_module.v(41) " "Inferred latch for \"entry\[6\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046481 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[7\] split_module.v(41) " "Inferred latch for \"entry\[7\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046482 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[8\] split_module.v(41) " "Inferred latch for \"entry\[8\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046482 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[9\] split_module.v(41) " "Inferred latch for \"entry\[9\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046482 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[10\] split_module.v(41) " "Inferred latch for \"entry\[10\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046482 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[11\] split_module.v(41) " "Inferred latch for \"entry\[11\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046482 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[12\] split_module.v(41) " "Inferred latch for \"entry\[12\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046482 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[13\] split_module.v(41) " "Inferred latch for \"entry\[13\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046482 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[14\] split_module.v(41) " "Inferred latch for \"entry\[14\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046482 "|split_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[15\] split_module.v(41) " "Inferred latch for \"entry\[15\]\" at split_module.v(41)" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040046483 "|split_module"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[0\] GND " "Pin \"output_1\[0\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[1\] GND " "Pin \"output_1\[1\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[2\] GND " "Pin \"output_1\[2\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[3\] GND " "Pin \"output_1\[3\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[4\] GND " "Pin \"output_1\[4\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[5\] GND " "Pin \"output_1\[5\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[6\] GND " "Pin \"output_1\[6\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[7\] GND " "Pin \"output_1\[7\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[8\] GND " "Pin \"output_1\[8\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[9\] GND " "Pin \"output_1\[9\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[10\] GND " "Pin \"output_1\[10\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[11\] GND " "Pin \"output_1\[11\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[12\] GND " "Pin \"output_1\[12\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[13\] GND " "Pin \"output_1\[13\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[14\] GND " "Pin \"output_1\[14\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_1\[15\] GND " "Pin \"output_1\[15\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[0\] GND " "Pin \"output_2\[0\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[1\] GND " "Pin \"output_2\[1\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[2\] GND " "Pin \"output_2\[2\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[3\] GND " "Pin \"output_2\[3\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[4\] GND " "Pin \"output_2\[4\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[5\] GND " "Pin \"output_2\[5\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[6\] GND " "Pin \"output_2\[6\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[7\] GND " "Pin \"output_2\[7\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[8\] GND " "Pin \"output_2\[8\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[9\] GND " "Pin \"output_2\[9\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[10\] GND " "Pin \"output_2\[10\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[11\] GND " "Pin \"output_2\[11\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[12\] GND " "Pin \"output_2\[12\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[13\] GND " "Pin \"output_2\[13\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[14\] GND " "Pin \"output_2\[14\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_2\[15\] GND " "Pin \"output_2\[15\]\" is stuck at GND" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1489040047369 "|split_module|output_2[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1489040047369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489040047713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489040047713 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[0\] " "No output dependent on input pin \"entry_1\[0\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[1\] " "No output dependent on input pin \"entry_1\[1\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[2\] " "No output dependent on input pin \"entry_1\[2\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[3\] " "No output dependent on input pin \"entry_1\[3\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[4\] " "No output dependent on input pin \"entry_1\[4\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[5\] " "No output dependent on input pin \"entry_1\[5\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[6\] " "No output dependent on input pin \"entry_1\[6\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[7\] " "No output dependent on input pin \"entry_1\[7\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[8\] " "No output dependent on input pin \"entry_1\[8\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[9\] " "No output dependent on input pin \"entry_1\[9\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[10\] " "No output dependent on input pin \"entry_1\[10\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[11\] " "No output dependent on input pin \"entry_1\[11\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[12\] " "No output dependent on input pin \"entry_1\[12\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[13\] " "No output dependent on input pin \"entry_1\[13\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[14\] " "No output dependent on input pin \"entry_1\[14\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entry_1\[15\] " "No output dependent on input pin \"entry_1\[15\]\"" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseño/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Split_Module/split_module.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1489040047873 "|split_module|entry_1[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1489040047873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489040047875 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489040047875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489040047875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489040048001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 00:14:08 2017 " "Processing ended: Thu Mar 09 00:14:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489040048001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489040048001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489040048001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489040048001 ""}
