Warning (10268): Verilog HDL information at registerQ6.v(48): always construct contains both blocking and non-blocking assignments File: C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ6/registerQ6.v Line: 48
