// Seed: 1918445856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  assign module_1._id_3 = 0;
  output wire id_1;
  wire id_7;
  ;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd52
) (
    input wor id_0,
    output wor id_1,
    output uwire id_2,
    input supply1 _id_3,
    output tri id_4
);
  logic [-1 : id_3] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  initial begin : LABEL_0
    release id_2[id_3];
  end
endmodule
