// Seed: 3775935261
`endcelldefine
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1[1'b0] = (id_0);
  assign id_1[1] = id_0;
  logic id_2;
  logic id_3 = id_0 | id_0;
  generate
    begin : id_4
      assign id_1[1] = (id_0);
    end
  endgenerate
endmodule
