// Seed: 2660283282
module module_0;
  tri  id_1;
  wire id_2;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1;
  assign id_1[1] = 1;
  wire id_2;
  logic [7:0] id_3;
  id_4(
      .id_0(1), .id_1(id_1), .id_2(1'b0), .id_3(""), .id_4()
  );
  logic [7:0] id_5 = id_3;
  module_0();
  wire id_6;
  assign id_5 = id_1;
endmodule
module module_2 (
    output tri0 id_0,
    input logic id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    output tri0 id_5
);
  logic id_7 = id_1;
  module_0();
  wire  id_8;
  initial id_7 <= id_1;
endmodule
