/* Generated by Yosys 0.7+605 (git sha1 d412b172, clang 6.0.0 -fPIC -Os) */

module BTBsa(clock, io_bim_update_bits_bim_resp_entry_idx, io_bim_update_bits_bim_resp_value, io_bim_update_bits_bim_resp_way_idx, io_bim_update_bits_taken, io_bim_update_valid, io_btb_update_bits_bpd_type, io_btb_update_bits_cfi_pc, io_btb_update_bits_cfi_type, io_btb_update_bits_pc, io_btb_update_bits_target, io_btb_update_valid, io_flush, io_resp_bits_bim_resp_entry_idx, io_resp_bits_bim_resp_value, io_resp_bits_bim_resp_way_idx, io_s1_pc, io_status_debug, reset);
  wire [5:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_ADDR[5:0]$26201 ;
  wire [1:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_DATA[1:0]$26202 ;
  wire [1:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_EN[1:0]$26203 ;
  wire [5:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_ADDR[5:0]$26204 ;
  wire [1:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_DATA[1:0]$26205 ;
  wire [1:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_EN[1:0]$26206 ;
  wire [5:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168372$25983_ADDR[5:0]$26207 ;
  wire [1:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168372$25983_DATA[1:0]$26208 ;
  wire [1:0] \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168372$25983_EN[1:0]$26209 ;
  wire [5:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_ADDR[5:0]$26225 ;
  wire [1:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_DATA[1:0]$26226 ;
  wire [1:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_EN[1:0]$26227 ;
  wire [5:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_ADDR[5:0]$26228 ;
  wire [1:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_DATA[1:0]$26229 ;
  wire [1:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_EN[1:0]$26230 ;
  wire [5:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168430$25991_ADDR[5:0]$26231 ;
  wire [1:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168430$25991_DATA[1:0]$26232 ;
  wire [1:0] \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168430$25991_EN[1:0]$26233 ;
  wire [5:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_ADDR[5:0]$26249 ;
  wire [1:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_DATA[1:0]$26250 ;
  wire [1:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_EN[1:0]$26251 ;
  wire [5:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_ADDR[5:0]$26252 ;
  wire [1:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_DATA[1:0]$26253 ;
  wire [1:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_EN[1:0]$26254 ;
  wire [5:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168488$25999_ADDR[5:0]$26255 ;
  wire [1:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168488$25999_DATA[1:0]$26256 ;
  wire [1:0] \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168488$25999_EN[1:0]$26257 ;
  wire [5:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_ADDR[5:0]$26273 ;
  wire [1:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_DATA[1:0]$26274 ;
  wire [1:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_EN[1:0]$26275 ;
  wire [5:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_ADDR[5:0]$26276 ;
  wire [1:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_DATA[1:0]$26277 ;
  wire [1:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_EN[1:0]$26278 ;
  wire [5:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168546$26007_ADDR[5:0]$26279 ;
  wire [1:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168546$26007_DATA[1:0]$26280 ;
  wire [1:0] \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168546$26007_EN[1:0]$26281 ;
  wire [2:0] \0$memwr$\btb_data_array_1_bpd_type$test/benchmarks/boom/boombase.v:168412$25987_DATA[2:0]$26220 ;
  wire \0$memwr$\btb_data_array_1_cfi_idx$test/benchmarks/boom/boombase.v:168406$25986_DATA[0:0]$26217 ;
  wire [2:0] \0$memwr$\btb_data_array_1_cfi_type$test/benchmarks/boom/boombase.v:168418$25988_DATA[2:0]$26223 ;
  wire [36:0] \0$memwr$\btb_data_array_1_target$test/benchmarks/boom/boombase.v:168400$25985_DATA[36:0]$26214 ;
  wire [2:0] \0$memwr$\btb_data_array_2_bpd_type$test/benchmarks/boom/boombase.v:168470$25995_DATA[2:0]$26244 ;
  wire \0$memwr$\btb_data_array_2_cfi_idx$test/benchmarks/boom/boombase.v:168464$25994_DATA[0:0]$26241 ;
  wire [2:0] \0$memwr$\btb_data_array_2_cfi_type$test/benchmarks/boom/boombase.v:168476$25996_DATA[2:0]$26247 ;
  wire [36:0] \0$memwr$\btb_data_array_2_target$test/benchmarks/boom/boombase.v:168458$25993_DATA[36:0]$26238 ;
  wire [2:0] \0$memwr$\btb_data_array_3_bpd_type$test/benchmarks/boom/boombase.v:168528$26003_DATA[2:0]$26268 ;
  wire \0$memwr$\btb_data_array_3_cfi_idx$test/benchmarks/boom/boombase.v:168522$26002_DATA[0:0]$26265 ;
  wire [2:0] \0$memwr$\btb_data_array_3_cfi_type$test/benchmarks/boom/boombase.v:168534$26004_DATA[2:0]$26271 ;
  wire [36:0] \0$memwr$\btb_data_array_3_target$test/benchmarks/boom/boombase.v:168516$26001_DATA[36:0]$26262 ;
  wire [2:0] \0$memwr$\btb_data_array_bpd_type$test/benchmarks/boom/boombase.v:168354$25979_DATA[2:0]$26196 ;
  wire \0$memwr$\btb_data_array_cfi_idx$test/benchmarks/boom/boombase.v:168348$25978_DATA[0:0]$26193 ;
  wire [2:0] \0$memwr$\btb_data_array_cfi_type$test/benchmarks/boom/boombase.v:168360$25980_DATA[2:0]$26199 ;
  wire [36:0] \0$memwr$\btb_data_array_target$test/benchmarks/boom/boombase.v:168342$25977_DATA[36:0]$26190 ;
  wire [19:0] \0$memwr$\btb_tag_array$test/benchmarks/boom/boombase.v:168336$25976_DATA[19:0]$26187 ;
  wire [19:0] \0$memwr$\btb_tag_array_1$test/benchmarks/boom/boombase.v:168394$25984_DATA[19:0]$26211 ;
  wire [19:0] \0$memwr$\btb_tag_array_2$test/benchmarks/boom/boombase.v:168452$25992_DATA[19:0]$26235 ;
  wire [19:0] \0$memwr$\btb_tag_array_3$test/benchmarks/boom/boombase.v:168510$26000_DATA[19:0]$26259 ;
  wire \0\_T_136[0:0] ;
  wire [2:0] \0\_T_139_bpd_type[2:0] ;
  wire [38:0] \0\_T_139_cfi_pc[38:0] ;
  wire [2:0] \0\_T_139_cfi_type[2:0] ;
  wire [38:0] \0\_T_139_pc[38:0] ;
  wire [38:0] \0\_T_139_target[38:0] ;
  wire \0\_T_152[0:0] ;
  wire [5:0] \0\_T_156_bim_resp_entry_idx[5:0] ;
  wire [1:0] \0\_T_156_bim_resp_value[1:0] ;
  wire [1:0] \0\_T_156_bim_resp_way_idx[1:0] ;
  wire \0\_T_156_taken[0:0] ;
  wire [63:0] \0\_T_189[63:0] ;
  wire [63:0] \0\_T_309[63:0] ;
  wire [63:0] \0\_T_429[63:0] ;
  wire [63:0] \0\_T_549[63:0] ;
  wire [5:0] \0\btb_data_array_1_bpd_type__T_332_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_1_cfi_idx__T_332_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_1_cfi_type__T_332_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_1_target__T_332_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_2_bpd_type__T_452_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_2_cfi_idx__T_452_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_2_cfi_type__T_452_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_2_target__T_452_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_3_bpd_type__T_572_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_3_cfi_idx__T_572_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_3_cfi_type__T_572_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_3_target__T_572_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_bpd_type__T_212_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_cfi_idx__T_212_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_cfi_type__T_212_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_data_array_target__T_212_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_tag_array_1__T_340_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_tag_array_2__T_460_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_tag_array_3__T_580_addr_pipe_0[5:0] ;
  wire [5:0] \0\btb_tag_array__T_220_addr_pipe_0[5:0] ;
  wire [1:0] \0\value[1:0] ;
  wire _GEN_112;
  wire _GEN_127;
  wire _GEN_131;
  wire _GEN_152;
  wire _GEN_167;
  wire _GEN_171;
  wire _GEN_219;
  wire _GEN_263;
  wire _GEN_307;
  wire _GEN_32;
  wire _GEN_351;
  wire _GEN_47;
  wire _GEN_51;
  wire _GEN_72;
  wire _GEN_87;
  wire _GEN_91;
  reg _T_136;
  reg [2:0] _T_139_bpd_type;
  reg [38:0] _T_139_cfi_pc;
  reg [2:0] _T_139_cfi_type;
  reg [38:0] _T_139_pc;
  reg [38:0] _T_139_target;
  reg _T_152;
  reg [5:0] _T_156_bim_resp_entry_idx;
  reg [1:0] _T_156_bim_resp_value;
  reg [1:0] _T_156_bim_resp_way_idx;
  reg _T_156_taken;
  wire _T_173;
  wire [2:0] _T_179;
  wire _T_186;
  reg [63:0] _T_189;
  wire [63:0] _T_198;
  reg _T_203;
  wire _T_204;
  wire _T_221;
  wire [63:0] _T_233;
  wire [63:0] _T_234;
  wire [63:0] _T_235;
  wire _T_259;
  wire _T_260;
  wire _T_265;
  wire _T_268;
  wire _T_269;
  wire _T_270;
  wire _T_273;
  wire _T_274;
  wire _T_276;
  wire _T_277;
  reg _T_279;
  wire _T_295;
  wire [63:0] _T_299;
  wire [63:0] _T_302;
  wire [63:0] _T_303;
  wire _T_306;
  reg [63:0] _T_309;
  wire [63:0] _T_318;
  reg _T_323;
  wire _T_324;
  wire _T_341;
  wire [63:0] _T_354;
  wire [63:0] _T_355;
  wire _T_379;
  wire _T_380;
  wire _T_393;
  wire _T_394;
  wire _T_397;
  reg _T_399;
  wire [63:0] _T_422;
  wire [63:0] _T_423;
  wire _T_426;
  reg [63:0] _T_429;
  wire [63:0] _T_438;
  reg _T_443;
  wire _T_444;
  wire _T_461;
  wire [63:0] _T_474;
  wire [63:0] _T_475;
  wire _T_499;
  wire _T_500;
  wire _T_513;
  wire _T_514;
  wire _T_517;
  reg _T_519;
  wire [63:0] _T_542;
  wire [63:0] _T_543;
  wire _T_546;
  reg [63:0] _T_549;
  wire [63:0] _T_558;
  reg _T_563;
  wire _T_564;
  wire _T_581;
  wire [63:0] _T_594;
  wire [63:0] _T_595;
  wire _T_619;
  wire _T_620;
  wire _T_633;
  wire _T_634;
  wire _T_637;
  reg _T_639;
  reg _T_645;
  wire _T_650;
  wire _T_653;
  wire _T_654;
  wire [63:0] _T_662;
  wire [63:0] _T_663;
  wire _T_669;
  wire _T_672;
  wire _T_675;
  wire _T_677;
  wire _T_680;
  wire _T_683;
  wire _T_686;
  wire _T_688;
  wire _T_691;
  wire _T_692;
  wire _T_693;
  wire [1:0] _T_695;
  wire [1:0] _T_696;
  wire [2:0] _T_697;
  wire _T_699;
  wire _T_701;
  wire [43:0] _T_708;
  wire [43:0] _T_713;
  wire [43:0] _T_718;
  wire [43:0] _T_723;
  wire [43:0] _T_724;
  wire [43:0] _T_725;
  wire [43:0] _T_726;
  wire [9:0] _T_739;
  wire [9:0] _T_743;
  wire [9:0] _T_747;
  wire [9:0] _T_751;
  wire [9:0] _T_752;
  wire [9:0] _T_753;
  wire [9:0] _T_754;
  wire _T_766;
  reg [1:0] _T_858_bim_resp_value;
  reg [1:0] _T_858_bim_resp_way_idx;
  reg [5:0] btb_data_array_1_bpd_type__T_332_addr_pipe_0;
  reg [5:0] btb_data_array_1_cfi_idx__T_332_addr_pipe_0;
  reg [5:0] btb_data_array_1_cfi_type__T_332_addr_pipe_0;
  reg [5:0] btb_data_array_1_target__T_332_addr_pipe_0;
  reg [5:0] btb_data_array_2_bpd_type__T_452_addr_pipe_0;
  reg [5:0] btb_data_array_2_cfi_idx__T_452_addr_pipe_0;
  reg [5:0] btb_data_array_2_cfi_type__T_452_addr_pipe_0;
  reg [5:0] btb_data_array_2_target__T_452_addr_pipe_0;
  reg [5:0] btb_data_array_3_bpd_type__T_572_addr_pipe_0;
  reg [5:0] btb_data_array_3_cfi_idx__T_572_addr_pipe_0;
  reg [5:0] btb_data_array_3_cfi_type__T_572_addr_pipe_0;
  reg [5:0] btb_data_array_3_target__T_572_addr_pipe_0;
  reg [5:0] btb_data_array_bpd_type__T_212_addr_pipe_0;
  reg [5:0] btb_data_array_cfi_idx__T_212_addr_pipe_0;
  reg [5:0] btb_data_array_cfi_type__T_212_addr_pipe_0;
  reg [5:0] btb_data_array_target__T_212_addr_pipe_0;
  reg [5:0] btb_tag_array_1__T_340_addr_pipe_0;
  reg [5:0] btb_tag_array_2__T_460_addr_pipe_0;
  reg [5:0] btb_tag_array_3__T_580_addr_pipe_0;
  reg [5:0] btb_tag_array__T_220_addr_pipe_0;
  input clock;
  input [5:0] io_bim_update_bits_bim_resp_entry_idx;
  input [1:0] io_bim_update_bits_bim_resp_value;
  input [1:0] io_bim_update_bits_bim_resp_way_idx;
  input io_bim_update_bits_taken;
  input io_bim_update_valid;
  input [2:0] io_btb_update_bits_bpd_type;
  input [38:0] io_btb_update_bits_cfi_pc;
  input [2:0] io_btb_update_bits_cfi_type;
  input [38:0] io_btb_update_bits_pc;
  input [38:0] io_btb_update_bits_target;
  input io_btb_update_valid;
  input io_flush;
  output [5:0] io_resp_bits_bim_resp_entry_idx;
  output [1:0] io_resp_bits_bim_resp_value;
  output [1:0] io_resp_bits_bim_resp_way_idx;
  output [38:0] io_s1_pc;
  input io_status_debug;
  wire lgraph_cell_1001;
  wire lgraph_cell_1291;
  wire lgraph_cell_1293;
  wire lgraph_cell_1295;
  wire lgraph_cell_1297;
  wire lgraph_cell_1299;
  wire lgraph_cell_1301;
  wire lgraph_cell_1303;
  wire lgraph_cell_1305;
  wire lgraph_cell_1307;
  wire lgraph_cell_1309;
  wire lgraph_cell_1311;
  wire lgraph_cell_1313;
  wire lgraph_cell_161;
  wire lgraph_cell_165;
  wire lgraph_cell_169;
  wire lgraph_cell_178;
  wire lgraph_cell_182;
  wire lgraph_cell_186;
  wire lgraph_cell_195;
  wire lgraph_cell_199;
  wire lgraph_cell_203;
  wire lgraph_cell_212;
  wire lgraph_cell_216;
  wire lgraph_cell_220;
  wire [63:0] lgraph_cell_253;
  wire [63:0] lgraph_cell_254;
  wire [63:0] lgraph_cell_259;
  wire [63:0] lgraph_cell_260;
  wire [63:0] lgraph_cell_262;
  wire [63:0] lgraph_cell_263;
  wire [63:0] lgraph_cell_265;
  wire [63:0] lgraph_cell_266;
  wire [1:0] lgraph_cell_268;
  wire [1:0] lgraph_cell_298;
  wire [31:0] lgraph_cell_299;
  wire [1:0] lgraph_cell_302;
  wire [1:0] lgraph_cell_305;
  wire [1:0] lgraph_cell_308;
  wire [2:0] lgraph_cell_311;
  wire lgraph_cell_314;
  wire [2:0] lgraph_cell_317;
  wire [36:0] lgraph_cell_320;
  wire [2:0] lgraph_cell_323;
  wire lgraph_cell_326;
  wire [2:0] lgraph_cell_329;
  wire [36:0] lgraph_cell_332;
  wire [2:0] lgraph_cell_336;
  wire lgraph_cell_339;
  wire [2:0] lgraph_cell_342;
  wire [36:0] lgraph_cell_345;
  wire [2:0] lgraph_cell_348;
  wire lgraph_cell_351;
  wire [2:0] lgraph_cell_354;
  wire [36:0] lgraph_cell_357;
  wire [19:0] lgraph_cell_360;
  wire [19:0] lgraph_cell_364;
  wire [19:0] lgraph_cell_367;
  wire [19:0] lgraph_cell_370;
  wire [1:0] lgraph_cell_372;
  wire lgraph_cell_374;
  wire [5:0] lgraph_cell_376;
  wire [5:0] lgraph_cell_377;
  wire [31:0] lgraph_cell_378;
  wire [1:0] lgraph_cell_380;
  wire [1:0] lgraph_cell_382;
  wire lgraph_cell_385;
  wire lgraph_cell_387;
  wire [36:0] lgraph_cell_389;
  wire [36:0] lgraph_cell_391;
  wire lgraph_cell_393;
  wire [31:0] lgraph_cell_394;
  wire lgraph_cell_396;
  wire [1:0] lgraph_cell_398;
  wire lgraph_cell_400;
  wire lgraph_cell_402;
  wire [1:0] lgraph_cell_404;
  wire lgraph_cell_406;
  wire [1:0] lgraph_cell_408;
  wire [1:0] lgraph_cell_410;
  wire lgraph_cell_412;
  wire [1:0] lgraph_cell_415;
  wire [1:0] lgraph_cell_417;
  wire lgraph_cell_419;
  wire [1:0] lgraph_cell_421;
  wire [1:0] lgraph_cell_423;
  wire lgraph_cell_425;
  wire [1:0] lgraph_cell_427;
  wire [1:0] lgraph_cell_429;
  wire lgraph_cell_431;
  wire [31:0] lgraph_cell_432;
  wire [1:0] lgraph_cell_434;
  wire [1:0] lgraph_cell_436;
  wire lgraph_cell_438;
  wire [1:0] lgraph_cell_440;
  wire [1:0] lgraph_cell_442;
  wire [1:0] lgraph_cell_444;
  wire [1:0] lgraph_cell_446;
  wire [3:0] lgraph_cell_448;
  wire [1:0] lgraph_cell_452;
  wire [1:0] lgraph_cell_454;
  wire [5:0] lgraph_cell_456;
  wire [37:0] lgraph_cell_458;
  wire [43:0] lgraph_cell_460;
  wire [5:0] lgraph_cell_464;
  wire [37:0] lgraph_cell_466;
  wire [43:0] lgraph_cell_468;
  wire [5:0] lgraph_cell_472;
  wire [37:0] lgraph_cell_474;
  wire [43:0] lgraph_cell_476;
  wire [5:0] lgraph_cell_480;
  wire [37:0] lgraph_cell_482;
  wire [43:0] lgraph_cell_484;
  wire [2:0] lgraph_cell_488;
  wire [5:0] lgraph_cell_490;
  wire [7:0] lgraph_cell_491;
  wire [7:0] lgraph_cell_493;
  wire [9:0] lgraph_cell_494;
  wire [7:0] lgraph_cell_496;
  wire [7:0] lgraph_cell_498;
  wire [9:0] lgraph_cell_499;
  wire [7:0] lgraph_cell_501;
  wire [7:0] lgraph_cell_503;
  wire [9:0] lgraph_cell_504;
  wire [7:0] lgraph_cell_506;
  wire [7:0] lgraph_cell_508;
  wire [9:0] lgraph_cell_509;
  wire [1:0] lgraph_cell_511;
  wire [1:0] lgraph_cell_514;
  wire [31:0] lgraph_cell_515;
  wire lgraph_cell_517;
  wire lgraph_cell_519;
  wire lgraph_cell_521;
  wire [39:0] lgraph_cell_522;
  wire [19:0] lgraph_cell_524;
  wire [1:0] lgraph_cell_527;
  wire [19:0] lgraph_cell_531;
  wire [1:0] lgraph_cell_532;
  wire [1:0] lgraph_cell_533;
  wire [2:0] lgraph_cell_534;
  wire [19:0] lgraph_cell_588;
  wire [36:0] lgraph_cell_591;
  wire lgraph_cell_594;
  wire [2:0] lgraph_cell_597;
  wire lgraph_cell_603;
  wire [1:0] lgraph_cell_605;
  wire [5:0] lgraph_cell_608;
  wire [1:0] lgraph_cell_614;
  wire [1:0] lgraph_cell_622;
  wire [1:0] lgraph_cell_647;
  wire [1:0] lgraph_cell_656;
  wire [1:0] lgraph_cell_681;
  wire [1:0] lgraph_cell_689;
  wire [1:0] lgraph_cell_714;
  wire [1:0] lgraph_cell_724;
  wire [63:0] lgraph_cell_800;
  wire [1:0] lgraph_cell_827;
  wire [3:0] lgraph_cell_829;
  wire [63:0] lgraph_cell_831;
  wire [43:0] lgraph_cell_864;
  wire [43:0] lgraph_cell_866;
  wire [43:0] lgraph_cell_872;
  wire [43:0] lgraph_cell_878;
  wire [43:0] lgraph_cell_884;
  wire [9:0] lgraph_cell_889;
  wire [9:0] lgraph_cell_891;
  wire [9:0] lgraph_cell_895;
  wire [9:0] lgraph_cell_900;
  wire [9:0] lgraph_cell_904;
  wire [31:0] lgraph_cell_907;
  wire [31:0] lgraph_cell_908;
  wire lgraph_cell_927;
  wire lgraph_cell_931;
  wire lgraph_cell_951;
  wire lgraph_cell_955;
  wire lgraph_cell_973;
  wire lgraph_cell_977;
  wire lgraph_cell_997;
  wire [1:0] lgraph_id_0;
  wire [1:0] lgraph_id_1;
  wire [2:0] lgraph_id_10;
  wire [36:0] lgraph_id_11;
  wire [2:0] lgraph_id_12;
  wire lgraph_id_13;
  wire [2:0] lgraph_id_14;
  wire [36:0] lgraph_id_15;
  wire [2:0] lgraph_id_16;
  wire lgraph_id_17;
  wire [2:0] lgraph_id_18;
  wire [36:0] lgraph_id_19;
  wire [1:0] lgraph_id_2;
  wire [19:0] lgraph_id_20;
  wire [19:0] lgraph_id_21;
  wire [19:0] lgraph_id_22;
  wire [19:0] lgraph_id_23;
  wire [1:0] lgraph_id_3;
  wire [2:0] lgraph_id_4;
  wire lgraph_id_5;
  wire [2:0] lgraph_id_6;
  wire [36:0] lgraph_id_7;
  wire [2:0] lgraph_id_8;
  wire lgraph_id_9;
  input reset;
  wire s1_valid;
  wire update_valid;
  reg [1:0] value;
  wire [3:0] way_wen;
  reg [1:0] _T_197 [63:0];
  reg [5:0] _0_;
  always @(posedge clock) begin
    _0_ <= lgraph_cell_376;
    if (lgraph_cell_927) _T_197[\0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_ADDR[5:0]$26201 ] <= \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_DATA[1:0]$26202 ;
    if (lgraph_cell_927) _T_197[\0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_ADDR[5:0]$26204 ] <= \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_DATA[1:0]$26205 ;
    if (lgraph_cell_931) _T_197[\0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168372$25983_ADDR[5:0]$26207 ] <= \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168372$25983_DATA[1:0]$26208 ;
  end
  assign lgraph_id_0 = _T_197[_0_];
  reg [1:0] _T_317 [63:0];
  reg [5:0] _1_;
  always @(posedge clock) begin
    _1_ <= lgraph_cell_376;
    if (lgraph_cell_951) _T_317[\0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_ADDR[5:0]$26225 ] <= \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_DATA[1:0]$26226 ;
    if (lgraph_cell_951) _T_317[\0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_ADDR[5:0]$26228 ] <= \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_DATA[1:0]$26229 ;
    if (lgraph_cell_955) _T_317[\0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168430$25991_ADDR[5:0]$26231 ] <= \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168430$25991_DATA[1:0]$26232 ;
  end
  assign lgraph_id_1 = _T_317[_1_];
  reg [1:0] _T_437 [63:0];
  reg [5:0] _2_;
  always @(posedge clock) begin
    _2_ <= lgraph_cell_376;
    if (lgraph_cell_973) _T_437[\0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_ADDR[5:0]$26249 ] <= \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_DATA[1:0]$26250 ;
    if (lgraph_cell_973) _T_437[\0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_ADDR[5:0]$26252 ] <= \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_DATA[1:0]$26253 ;
    if (lgraph_cell_977) _T_437[\0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168488$25999_ADDR[5:0]$26255 ] <= \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168488$25999_DATA[1:0]$26256 ;
  end
  assign lgraph_id_2 = _T_437[_2_];
  reg [1:0] _T_557 [63:0];
  reg [5:0] _3_;
  always @(posedge clock) begin
    _3_ <= lgraph_cell_376;
    if (lgraph_cell_997) _T_557[\0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_ADDR[5:0]$26273 ] <= \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_DATA[1:0]$26274 ;
    if (lgraph_cell_997) _T_557[\0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_ADDR[5:0]$26276 ] <= \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_DATA[1:0]$26277 ;
    if (lgraph_cell_1001) _T_557[\0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168546$26007_ADDR[5:0]$26279 ] <= \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168546$26007_DATA[1:0]$26280 ;
  end
  assign lgraph_id_3 = _T_557[_3_];
  reg [2:0] btb_data_array_1_bpd_type [63:0];
  reg [5:0] _4_;
  always @(posedge clock) begin
    _4_ <= \0\btb_data_array_1_bpd_type__T_332_addr_pipe_0[5:0] ;
    if (lgraph_cell_951) btb_data_array_1_bpd_type[\0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_ADDR[5:0]$26225 ] <= \0$memwr$\btb_data_array_1_bpd_type$test/benchmarks/boom/boombase.v:168412$25987_DATA[2:0]$26220 ;
  end
  assign lgraph_id_4 = btb_data_array_1_bpd_type[_4_];
  reg [0:0] btb_data_array_1_cfi_idx [63:0];
  reg [5:0] _5_;
  always @(posedge clock) begin
    _5_ <= \0\btb_data_array_1_cfi_idx__T_332_addr_pipe_0[5:0] ;
    if (lgraph_cell_951) btb_data_array_1_cfi_idx[\0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_ADDR[5:0]$26225 ] <= \0$memwr$\btb_data_array_1_cfi_idx$test/benchmarks/boom/boombase.v:168406$25986_DATA[0:0]$26217 ;
  end
  assign lgraph_id_5 = btb_data_array_1_cfi_idx[_5_];
  reg [2:0] btb_data_array_1_cfi_type [63:0];
  reg [5:0] _6_;
  always @(posedge clock) begin
    _6_ <= \0\btb_data_array_1_cfi_type__T_332_addr_pipe_0[5:0] ;
    if (lgraph_cell_951) btb_data_array_1_cfi_type[\0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_ADDR[5:0]$26225 ] <= \0$memwr$\btb_data_array_1_cfi_type$test/benchmarks/boom/boombase.v:168418$25988_DATA[2:0]$26223 ;
  end
  assign lgraph_id_6 = btb_data_array_1_cfi_type[_6_];
  reg [36:0] btb_data_array_1_target [63:0];
  reg [5:0] _7_;
  always @(posedge clock) begin
    _7_ <= \0\btb_data_array_1_target__T_332_addr_pipe_0[5:0] ;
    if (lgraph_cell_951) btb_data_array_1_target[\0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_ADDR[5:0]$26225 ] <= \0$memwr$\btb_data_array_1_target$test/benchmarks/boom/boombase.v:168400$25985_DATA[36:0]$26214 ;
  end
  assign lgraph_id_7 = btb_data_array_1_target[_7_];
  reg [2:0] btb_data_array_2_bpd_type [63:0];
  reg [5:0] _8_;
  always @(posedge clock) begin
    _8_ <= \0\btb_data_array_2_bpd_type__T_452_addr_pipe_0[5:0] ;
    if (lgraph_cell_973) btb_data_array_2_bpd_type[\0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_ADDR[5:0]$26249 ] <= \0$memwr$\btb_data_array_2_bpd_type$test/benchmarks/boom/boombase.v:168470$25995_DATA[2:0]$26244 ;
  end
  assign lgraph_id_8 = btb_data_array_2_bpd_type[_8_];
  reg [0:0] btb_data_array_2_cfi_idx [63:0];
  reg [5:0] _9_;
  always @(posedge clock) begin
    _9_ <= \0\btb_data_array_2_cfi_idx__T_452_addr_pipe_0[5:0] ;
    if (lgraph_cell_973) btb_data_array_2_cfi_idx[\0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_ADDR[5:0]$26249 ] <= \0$memwr$\btb_data_array_2_cfi_idx$test/benchmarks/boom/boombase.v:168464$25994_DATA[0:0]$26241 ;
  end
  assign lgraph_id_9 = btb_data_array_2_cfi_idx[_9_];
  reg [2:0] btb_data_array_2_cfi_type [63:0];
  reg [5:0] _10_;
  always @(posedge clock) begin
    _10_ <= \0\btb_data_array_2_cfi_type__T_452_addr_pipe_0[5:0] ;
    if (lgraph_cell_973) btb_data_array_2_cfi_type[\0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_ADDR[5:0]$26249 ] <= \0$memwr$\btb_data_array_2_cfi_type$test/benchmarks/boom/boombase.v:168476$25996_DATA[2:0]$26247 ;
  end
  assign lgraph_id_10 = btb_data_array_2_cfi_type[_10_];
  reg [36:0] btb_data_array_2_target [63:0];
  reg [5:0] _11_;
  always @(posedge clock) begin
    _11_ <= \0\btb_data_array_2_target__T_452_addr_pipe_0[5:0] ;
    if (lgraph_cell_973) btb_data_array_2_target[\0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_ADDR[5:0]$26249 ] <= \0$memwr$\btb_data_array_2_target$test/benchmarks/boom/boombase.v:168458$25993_DATA[36:0]$26238 ;
  end
  assign lgraph_id_11 = btb_data_array_2_target[_11_];
  reg [2:0] btb_data_array_3_bpd_type [63:0];
  reg [5:0] _12_;
  always @(posedge clock) begin
    _12_ <= \0\btb_data_array_3_bpd_type__T_572_addr_pipe_0[5:0] ;
    if (lgraph_cell_997) btb_data_array_3_bpd_type[\0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_ADDR[5:0]$26273 ] <= \0$memwr$\btb_data_array_3_bpd_type$test/benchmarks/boom/boombase.v:168528$26003_DATA[2:0]$26268 ;
  end
  assign lgraph_id_12 = btb_data_array_3_bpd_type[_12_];
  reg [0:0] btb_data_array_3_cfi_idx [63:0];
  reg [5:0] _13_;
  always @(posedge clock) begin
    _13_ <= \0\btb_data_array_3_cfi_idx__T_572_addr_pipe_0[5:0] ;
    if (lgraph_cell_997) btb_data_array_3_cfi_idx[\0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_ADDR[5:0]$26273 ] <= \0$memwr$\btb_data_array_3_cfi_idx$test/benchmarks/boom/boombase.v:168522$26002_DATA[0:0]$26265 ;
  end
  assign lgraph_id_13 = btb_data_array_3_cfi_idx[_13_];
  reg [2:0] btb_data_array_3_cfi_type [63:0];
  reg [5:0] _14_;
  always @(posedge clock) begin
    _14_ <= \0\btb_data_array_3_cfi_type__T_572_addr_pipe_0[5:0] ;
    if (lgraph_cell_997) btb_data_array_3_cfi_type[\0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_ADDR[5:0]$26273 ] <= \0$memwr$\btb_data_array_3_cfi_type$test/benchmarks/boom/boombase.v:168534$26004_DATA[2:0]$26271 ;
  end
  assign lgraph_id_14 = btb_data_array_3_cfi_type[_14_];
  reg [36:0] btb_data_array_3_target [63:0];
  reg [5:0] _15_;
  always @(posedge clock) begin
    _15_ <= \0\btb_data_array_3_target__T_572_addr_pipe_0[5:0] ;
    if (lgraph_cell_997) btb_data_array_3_target[\0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_ADDR[5:0]$26273 ] <= \0$memwr$\btb_data_array_3_target$test/benchmarks/boom/boombase.v:168516$26001_DATA[36:0]$26262 ;
  end
  assign lgraph_id_15 = btb_data_array_3_target[_15_];
  reg [2:0] btb_data_array_bpd_type [63:0];
  reg [5:0] _16_;
  always @(posedge clock) begin
    _16_ <= \0\btb_data_array_bpd_type__T_212_addr_pipe_0[5:0] ;
    if (lgraph_cell_927) btb_data_array_bpd_type[\0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_ADDR[5:0]$26201 ] <= \0$memwr$\btb_data_array_bpd_type$test/benchmarks/boom/boombase.v:168354$25979_DATA[2:0]$26196 ;
  end
  assign lgraph_id_16 = btb_data_array_bpd_type[_16_];
  reg [0:0] btb_data_array_cfi_idx [63:0];
  reg [5:0] _17_;
  always @(posedge clock) begin
    _17_ <= \0\btb_data_array_cfi_idx__T_212_addr_pipe_0[5:0] ;
    if (lgraph_cell_927) btb_data_array_cfi_idx[\0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_ADDR[5:0]$26201 ] <= \0$memwr$\btb_data_array_cfi_idx$test/benchmarks/boom/boombase.v:168348$25978_DATA[0:0]$26193 ;
  end
  assign lgraph_id_17 = btb_data_array_cfi_idx[_17_];
  reg [2:0] btb_data_array_cfi_type [63:0];
  reg [5:0] _18_;
  always @(posedge clock) begin
    _18_ <= \0\btb_data_array_cfi_type__T_212_addr_pipe_0[5:0] ;
    if (lgraph_cell_927) btb_data_array_cfi_type[\0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_ADDR[5:0]$26201 ] <= \0$memwr$\btb_data_array_cfi_type$test/benchmarks/boom/boombase.v:168360$25980_DATA[2:0]$26199 ;
  end
  assign lgraph_id_18 = btb_data_array_cfi_type[_18_];
  reg [36:0] btb_data_array_target [63:0];
  reg [5:0] _19_;
  always @(posedge clock) begin
    _19_ <= \0\btb_data_array_target__T_212_addr_pipe_0[5:0] ;
    if (lgraph_cell_927) btb_data_array_target[\0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_ADDR[5:0]$26201 ] <= \0$memwr$\btb_data_array_target$test/benchmarks/boom/boombase.v:168342$25977_DATA[36:0]$26190 ;
  end
  assign lgraph_id_19 = btb_data_array_target[_19_];
  reg [19:0] btb_tag_array [63:0];
  reg [5:0] _20_;
  always @(posedge clock) begin
    _20_ <= \0\btb_tag_array__T_220_addr_pipe_0[5:0] ;
    if (lgraph_cell_927) btb_tag_array[\0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_ADDR[5:0]$26201 ] <= \0$memwr$\btb_tag_array$test/benchmarks/boom/boombase.v:168336$25976_DATA[19:0]$26187 ;
  end
  assign lgraph_id_20 = btb_tag_array[_20_];
  reg [19:0] btb_tag_array_1 [63:0];
  reg [5:0] _21_;
  always @(posedge clock) begin
    _21_ <= \0\btb_tag_array_1__T_340_addr_pipe_0[5:0] ;
    if (lgraph_cell_951) btb_tag_array_1[\0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_ADDR[5:0]$26225 ] <= \0$memwr$\btb_tag_array_1$test/benchmarks/boom/boombase.v:168394$25984_DATA[19:0]$26211 ;
  end
  assign lgraph_id_21 = btb_tag_array_1[_21_];
  reg [19:0] btb_tag_array_2 [63:0];
  reg [5:0] _22_;
  always @(posedge clock) begin
    _22_ <= \0\btb_tag_array_2__T_460_addr_pipe_0[5:0] ;
    if (lgraph_cell_973) btb_tag_array_2[\0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_ADDR[5:0]$26249 ] <= \0$memwr$\btb_tag_array_2$test/benchmarks/boom/boombase.v:168452$25992_DATA[19:0]$26235 ;
  end
  assign lgraph_id_22 = btb_tag_array_2[_22_];
  reg [19:0] btb_tag_array_3 [63:0];
  reg [5:0] _23_;
  always @(posedge clock) begin
    _23_ <= \0\btb_tag_array_3__T_580_addr_pipe_0[5:0] ;
    if (lgraph_cell_997) btb_tag_array_3[\0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_ADDR[5:0]$26273 ] <= \0$memwr$\btb_tag_array_3$test/benchmarks/boom/boombase.v:168510$26000_DATA[19:0]$26259 ;
  end
  assign lgraph_id_23 = btb_tag_array_3[_23_];
  assign _T_662 = _T_595 | _T_299;
  assign _T_675 = _T_669 | _T_672;
  assign _T_686 = _T_680 | _T_683;
  assign _T_691 = _T_677 | _T_688;
  assign _T_693 = _T_691 | _T_692;
  assign _T_724 = _T_708 | _T_713;
  assign _T_725 = _T_724 | _T_718;
  assign _T_726 = _T_725 | _T_723;
  assign _T_752 = _T_739 | _T_743;
  assign _T_753 = _T_752 | _T_747;
  assign _T_754 = _T_753 | _T_751;
  assign _T_766 = lgraph_cell_517 | lgraph_cell_519;
  always @(posedge clock)
      value <= \0\value[1:0] ;
  always @(posedge clock)
      _T_309 <= \0\_T_309[63:0] ;
  always @(posedge clock)
      _T_519 <= _T_517;
  always @(posedge clock)
      _T_549 <= \0\_T_549[63:0] ;
  always @(posedge clock)
      _T_563 <= _GEN_351;
  always @(posedge clock)
      _T_323 <= _GEN_263;
  always @(posedge clock)
      _T_399 <= _T_397;
  always @(posedge clock)
      _T_429 <= \0\_T_429[63:0] ;
  always @(posedge clock)
      _T_443 <= _GEN_307;
  always @(posedge clock)
      _T_639 <= _T_637;
  always @(posedge clock)
      _T_645 <= _T_766;
  always @(posedge clock)
      _T_136 <= \0\_T_136[0:0] ;
  always @(posedge clock)
      _T_152 <= \0\_T_152[0:0] ;
  always @(posedge clock)
      _T_189 <= \0\_T_189[63:0] ;
  always @(posedge clock)
      _T_203 <= _GEN_219;
  always @(posedge clock)
      _T_279 <= _T_277;
  always @(posedge clock)
      _T_139_pc <= \0\_T_139_pc[38:0] ;
  always @(posedge clock)
      _T_139_target <= \0\_T_139_target[38:0] ;
  always @(posedge clock)
      _T_139_cfi_pc <= \0\_T_139_cfi_pc[38:0] ;
  always @(posedge clock)
      _T_139_bpd_type <= \0\_T_139_bpd_type[2:0] ;
  always @(posedge clock)
      _T_139_cfi_type <= \0\_T_139_cfi_type[2:0] ;
  always @(posedge clock)
      _T_156_taken <= \0\_T_156_taken[0:0] ;
  always @(posedge clock)
      _T_156_bim_resp_value <= \0\_T_156_bim_resp_value[1:0] ;
  always @(posedge clock)
      _T_156_bim_resp_entry_idx <= \0\_T_156_bim_resp_entry_idx[5:0] ;
  always @(posedge clock)
      _T_156_bim_resp_way_idx <= \0\_T_156_bim_resp_way_idx[1:0] ;
  always @(posedge clock)
      btb_tag_array__T_220_addr_pipe_0 <= \0\btb_tag_array__T_220_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_target__T_212_addr_pipe_0 <= \0\btb_data_array_target__T_212_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_cfi_idx__T_212_addr_pipe_0 <= \0\btb_data_array_cfi_idx__T_212_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_bpd_type__T_212_addr_pipe_0 <= \0\btb_data_array_bpd_type__T_212_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_cfi_type__T_212_addr_pipe_0 <= \0\btb_data_array_cfi_type__T_212_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_tag_array_1__T_340_addr_pipe_0 <= \0\btb_tag_array_1__T_340_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_1_target__T_332_addr_pipe_0 <= \0\btb_data_array_1_target__T_332_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_1_cfi_idx__T_332_addr_pipe_0 <= \0\btb_data_array_1_cfi_idx__T_332_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_1_bpd_type__T_332_addr_pipe_0 <= \0\btb_data_array_1_bpd_type__T_332_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_1_cfi_type__T_332_addr_pipe_0 <= \0\btb_data_array_1_cfi_type__T_332_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_tag_array_2__T_460_addr_pipe_0 <= \0\btb_tag_array_2__T_460_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_2_target__T_452_addr_pipe_0 <= \0\btb_data_array_2_target__T_452_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_2_cfi_idx__T_452_addr_pipe_0 <= \0\btb_data_array_2_cfi_idx__T_452_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_2_bpd_type__T_452_addr_pipe_0 <= \0\btb_data_array_2_bpd_type__T_452_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_2_cfi_type__T_452_addr_pipe_0 <= \0\btb_data_array_2_cfi_type__T_452_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_tag_array_3__T_580_addr_pipe_0 <= \0\btb_tag_array_3__T_580_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_3_target__T_572_addr_pipe_0 <= \0\btb_data_array_3_target__T_572_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_3_cfi_idx__T_572_addr_pipe_0 <= \0\btb_data_array_3_cfi_idx__T_572_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_3_bpd_type__T_572_addr_pipe_0 <= \0\btb_data_array_3_bpd_type__T_572_addr_pipe_0[5:0] ;
  always @(posedge clock)
      btb_data_array_3_cfi_type__T_572_addr_pipe_0 <= \0\btb_data_array_3_cfi_type__T_572_addr_pipe_0[5:0] ;
  always @(posedge clock)
      _T_858_bim_resp_value <= lgraph_cell_514;
  always @(posedge clock)
      _T_858_bim_resp_way_idx <= lgraph_cell_511;
  assign \0$memwr$\btb_tag_array$test/benchmarks/boom/boombase.v:168336$25976_DATA[19:0]$26187  = _T_186 ? lgraph_cell_524 : lgraph_cell_588;
  assign \0$memwr$\btb_data_array_target$test/benchmarks/boom/boombase.v:168342$25977_DATA[36:0]$26190  = _T_186 ? lgraph_cell_389 : lgraph_cell_591;
  assign \0$memwr$\btb_data_array_cfi_idx$test/benchmarks/boom/boombase.v:168348$25978_DATA[0:0]$26193  = _T_186 ? lgraph_cell_387 : lgraph_cell_594;
  assign \0$memwr$\btb_data_array_bpd_type$test/benchmarks/boom/boombase.v:168354$25979_DATA[2:0]$26196  = _T_186 ? _T_139_bpd_type : lgraph_cell_597;
  assign \0$memwr$\btb_data_array_cfi_type$test/benchmarks/boom/boombase.v:168360$25980_DATA[2:0]$26199  = _T_186 ? _T_139_cfi_type : lgraph_cell_597;
  assign lgraph_cell_161 = _T_186 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_DATA[1:0]$26202  = _T_186 ? lgraph_cell_527 : lgraph_cell_605;
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_ADDR[5:0]$26201  = _T_186 ? lgraph_cell_377 : lgraph_cell_608;
  assign lgraph_cell_165 = _GEN_47 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_DATA[1:0]$26205  = _GEN_47 ? lgraph_cell_614 : lgraph_cell_605;
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_ADDR[5:0]$26204  = _GEN_47 ? _T_156_bim_resp_entry_idx : lgraph_cell_608;
  assign lgraph_cell_169 = _GEN_51 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168372$25983_DATA[1:0]$26208  = _GEN_51 ? lgraph_cell_622 : lgraph_cell_605;
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168372$25983_ADDR[5:0]$26207  = _GEN_51 ? lgraph_cell_376 : lgraph_cell_608;
  assign \0$memwr$\btb_tag_array_1$test/benchmarks/boom/boombase.v:168394$25984_DATA[19:0]$26211  = _T_306 ? lgraph_cell_524 : lgraph_cell_588;
  assign \0$memwr$\btb_data_array_1_target$test/benchmarks/boom/boombase.v:168400$25985_DATA[36:0]$26214  = _T_306 ? lgraph_cell_389 : lgraph_cell_591;
  assign \0$memwr$\btb_data_array_1_cfi_idx$test/benchmarks/boom/boombase.v:168406$25986_DATA[0:0]$26217  = _T_306 ? lgraph_cell_387 : lgraph_cell_594;
  assign \0$memwr$\btb_data_array_1_bpd_type$test/benchmarks/boom/boombase.v:168412$25987_DATA[2:0]$26220  = _T_306 ? _T_139_bpd_type : lgraph_cell_597;
  assign \0$memwr$\btb_data_array_1_cfi_type$test/benchmarks/boom/boombase.v:168418$25988_DATA[2:0]$26223  = _T_306 ? _T_139_cfi_type : lgraph_cell_597;
  assign lgraph_cell_178 = _T_306 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_DATA[1:0]$26226  = _T_306 ? lgraph_cell_527 : lgraph_cell_605;
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_ADDR[5:0]$26225  = _T_306 ? lgraph_cell_377 : lgraph_cell_608;
  assign lgraph_cell_182 = _GEN_87 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_DATA[1:0]$26229  = _GEN_87 ? lgraph_cell_647 : lgraph_cell_605;
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_ADDR[5:0]$26228  = _GEN_87 ? _T_156_bim_resp_entry_idx : lgraph_cell_608;
  assign lgraph_cell_186 = _GEN_91 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168430$25991_DATA[1:0]$26232  = _GEN_91 ? lgraph_cell_656 : lgraph_cell_605;
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168430$25991_ADDR[5:0]$26231  = _GEN_91 ? lgraph_cell_376 : lgraph_cell_608;
  assign \0$memwr$\btb_tag_array_2$test/benchmarks/boom/boombase.v:168452$25992_DATA[19:0]$26235  = _T_426 ? lgraph_cell_524 : lgraph_cell_588;
  assign \0$memwr$\btb_data_array_2_target$test/benchmarks/boom/boombase.v:168458$25993_DATA[36:0]$26238  = _T_426 ? lgraph_cell_389 : lgraph_cell_591;
  assign \0$memwr$\btb_data_array_2_cfi_idx$test/benchmarks/boom/boombase.v:168464$25994_DATA[0:0]$26241  = _T_426 ? lgraph_cell_387 : lgraph_cell_594;
  assign \0$memwr$\btb_data_array_2_bpd_type$test/benchmarks/boom/boombase.v:168470$25995_DATA[2:0]$26244  = _T_426 ? _T_139_bpd_type : lgraph_cell_597;
  assign \0$memwr$\btb_data_array_2_cfi_type$test/benchmarks/boom/boombase.v:168476$25996_DATA[2:0]$26247  = _T_426 ? _T_139_cfi_type : lgraph_cell_597;
  assign lgraph_cell_195 = _T_426 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_DATA[1:0]$26250  = _T_426 ? lgraph_cell_527 : lgraph_cell_605;
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_ADDR[5:0]$26249  = _T_426 ? lgraph_cell_377 : lgraph_cell_608;
  assign lgraph_cell_199 = _GEN_127 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_DATA[1:0]$26253  = _GEN_127 ? lgraph_cell_681 : lgraph_cell_605;
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_ADDR[5:0]$26252  = _GEN_127 ? _T_156_bim_resp_entry_idx : lgraph_cell_608;
  assign lgraph_cell_203 = _GEN_131 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168488$25999_DATA[1:0]$26256  = _GEN_131 ? lgraph_cell_689 : lgraph_cell_605;
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168488$25999_ADDR[5:0]$26255  = _GEN_131 ? lgraph_cell_376 : lgraph_cell_608;
  assign \0$memwr$\btb_tag_array_3$test/benchmarks/boom/boombase.v:168510$26000_DATA[19:0]$26259  = _T_546 ? lgraph_cell_524 : lgraph_cell_588;
  assign \0$memwr$\btb_data_array_3_target$test/benchmarks/boom/boombase.v:168516$26001_DATA[36:0]$26262  = _T_546 ? lgraph_cell_389 : lgraph_cell_591;
  assign \0$memwr$\btb_data_array_3_cfi_idx$test/benchmarks/boom/boombase.v:168522$26002_DATA[0:0]$26265  = _T_546 ? lgraph_cell_387 : lgraph_cell_594;
  assign \0$memwr$\btb_data_array_3_bpd_type$test/benchmarks/boom/boombase.v:168528$26003_DATA[2:0]$26268  = _T_546 ? _T_139_bpd_type : lgraph_cell_597;
  assign \0$memwr$\btb_data_array_3_cfi_type$test/benchmarks/boom/boombase.v:168534$26004_DATA[2:0]$26271  = _T_546 ? _T_139_cfi_type : lgraph_cell_597;
  assign lgraph_cell_212 = _T_546 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_DATA[1:0]$26274  = _T_546 ? lgraph_cell_527 : lgraph_cell_605;
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_ADDR[5:0]$26273  = _T_546 ? lgraph_cell_377 : lgraph_cell_608;
  assign lgraph_cell_216 = _GEN_167 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_DATA[1:0]$26277  = _GEN_167 ? lgraph_cell_714 : lgraph_cell_605;
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_ADDR[5:0]$26276  = _GEN_167 ? _T_156_bim_resp_entry_idx : lgraph_cell_608;
  assign lgraph_cell_220 = _GEN_171 ? lgraph_cell_603 : lgraph_cell_521;
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168546$26007_DATA[1:0]$26280  = _GEN_171 ? lgraph_cell_724 : lgraph_cell_605;
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168546$26007_ADDR[5:0]$26279  = _GEN_171 ? lgraph_cell_376 : lgraph_cell_608;
  assign \0\btb_data_array_3_cfi_type__T_572_addr_pipe_0[5:0]  = _T_546 ? btb_data_array_3_cfi_type__T_572_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_3_bpd_type__T_572_addr_pipe_0[5:0]  = _T_546 ? btb_data_array_3_bpd_type__T_572_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_3_cfi_idx__T_572_addr_pipe_0[5:0]  = _T_546 ? btb_data_array_3_cfi_idx__T_572_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_3_target__T_572_addr_pipe_0[5:0]  = _T_546 ? btb_data_array_3_target__T_572_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_tag_array_3__T_580_addr_pipe_0[5:0]  = _T_546 ? btb_tag_array_3__T_580_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_2_cfi_type__T_452_addr_pipe_0[5:0]  = _T_426 ? btb_data_array_2_cfi_type__T_452_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_2_bpd_type__T_452_addr_pipe_0[5:0]  = _T_426 ? btb_data_array_2_bpd_type__T_452_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_2_cfi_idx__T_452_addr_pipe_0[5:0]  = _T_426 ? btb_data_array_2_cfi_idx__T_452_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_2_target__T_452_addr_pipe_0[5:0]  = _T_426 ? btb_data_array_2_target__T_452_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_tag_array_2__T_460_addr_pipe_0[5:0]  = _T_426 ? btb_tag_array_2__T_460_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_1_cfi_type__T_332_addr_pipe_0[5:0]  = _T_306 ? btb_data_array_1_cfi_type__T_332_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_1_bpd_type__T_332_addr_pipe_0[5:0]  = _T_306 ? btb_data_array_1_bpd_type__T_332_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_1_cfi_idx__T_332_addr_pipe_0[5:0]  = _T_306 ? btb_data_array_1_cfi_idx__T_332_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_1_target__T_332_addr_pipe_0[5:0]  = _T_306 ? btb_data_array_1_target__T_332_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_tag_array_1__T_340_addr_pipe_0[5:0]  = _T_306 ? btb_tag_array_1__T_340_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_cfi_type__T_212_addr_pipe_0[5:0]  = _T_186 ? btb_data_array_cfi_type__T_212_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_bpd_type__T_212_addr_pipe_0[5:0]  = _T_186 ? btb_data_array_bpd_type__T_212_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_cfi_idx__T_212_addr_pipe_0[5:0]  = _T_186 ? btb_data_array_cfi_idx__T_212_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_data_array_target__T_212_addr_pipe_0[5:0]  = _T_186 ? btb_data_array_target__T_212_addr_pipe_0 : lgraph_cell_376;
  assign \0\btb_tag_array__T_220_addr_pipe_0[5:0]  = _T_186 ? btb_tag_array__T_220_addr_pipe_0 : lgraph_cell_376;
  assign \0\_T_156_bim_resp_way_idx[1:0]  = io_bim_update_valid ? io_bim_update_bits_bim_resp_way_idx : _T_156_bim_resp_way_idx;
  assign \0\_T_156_bim_resp_entry_idx[5:0]  = io_bim_update_valid ? io_bim_update_bits_bim_resp_entry_idx : _T_156_bim_resp_entry_idx;
  assign \0\_T_156_bim_resp_value[1:0]  = io_bim_update_valid ? io_bim_update_bits_bim_resp_value : _T_156_bim_resp_value;
  assign \0\_T_156_taken[0:0]  = io_bim_update_valid ? io_bim_update_bits_taken : _T_156_taken;
  assign \0\_T_139_cfi_type[2:0]  = io_btb_update_valid ? io_btb_update_bits_cfi_type : _T_139_cfi_type;
  assign _T_179 = value + lgraph_cell_527;
  assign \0\_T_139_bpd_type[2:0]  = io_btb_update_valid ? io_btb_update_bits_bpd_type : _T_139_bpd_type;
  assign \0\_T_139_cfi_pc[38:0]  = io_btb_update_valid ? io_btb_update_bits_cfi_pc : _T_139_cfi_pc;
  assign \0\_T_139_target[38:0]  = io_btb_update_valid ? io_btb_update_bits_target : _T_139_target;
  assign \0\_T_139_pc[38:0]  = io_btb_update_valid ? io_btb_update_bits_pc : _T_139_pc;
  assign lgraph_cell_253 = _T_186 ? _T_234 : _T_189;
  assign lgraph_cell_254 = _T_693 ? _T_303 : lgraph_cell_253;
  assign \0\_T_189[63:0]  = reset ? lgraph_cell_800 : lgraph_cell_254;
  assign \0\_T_152[0:0]  = reset ? lgraph_cell_521 : io_bim_update_valid;
  assign \0\_T_136[0:0]  = reset ? lgraph_cell_521 : io_btb_update_valid;
  assign lgraph_cell_259 = _T_426 ? _T_474 : _T_429;
  assign _T_695 = _T_669 + _T_672;
  assign lgraph_cell_260 = _T_693 ? _T_543 : lgraph_cell_259;
  assign \0\_T_429[63:0]  = reset ? lgraph_cell_800 : lgraph_cell_260;
  assign lgraph_cell_262 = _T_546 ? _T_594 : _T_549;
  assign lgraph_cell_263 = _T_693 ? _T_663 : lgraph_cell_262;
  assign \0\_T_549[63:0]  = reset ? lgraph_cell_800 : lgraph_cell_263;
  assign lgraph_cell_265 = _T_306 ? _T_354 : _T_309;
  assign lgraph_cell_266 = _T_693 ? _T_423 : lgraph_cell_265;
  assign \0\_T_309[63:0]  = reset ? lgraph_cell_800 : lgraph_cell_266;
  assign lgraph_cell_268 = _T_136 ? lgraph_cell_372 : value;
  assign \0\value[1:0]  = reset ? lgraph_cell_827 : lgraph_cell_268;
  assign _T_696 = _T_680 + _T_683;
  assign way_wen = lgraph_cell_829 << value;
  assign _T_233 = lgraph_cell_831 << lgraph_cell_377;
  assign _T_299 = lgraph_cell_831 << lgraph_cell_376;
  assign _T_198 = _T_189 >> lgraph_cell_376;
  assign _T_318 = _T_309 >> lgraph_cell_376;
  assign _T_438 = _T_429 >> lgraph_cell_376;
  assign _T_558 = _T_549 >> lgraph_cell_376;
  assign _GEN_32 = _T_260 ? lgraph_cell_521 : _T_279;
  assign _GEN_47 = _T_186 ? lgraph_cell_521 : _T_260;
  assign _GEN_51 = _T_186 ? lgraph_cell_521 : _GEN_32;
  assign _T_697 = _T_695 + _T_696;
  assign _GEN_72 = _T_380 ? lgraph_cell_521 : _T_399;
  assign _GEN_87 = _T_306 ? lgraph_cell_521 : _T_380;
  assign _GEN_91 = _T_306 ? lgraph_cell_521 : _GEN_72;
  assign _GEN_112 = _T_500 ? lgraph_cell_521 : _T_519;
  assign _GEN_127 = _T_426 ? lgraph_cell_521 : _T_500;
  assign _GEN_131 = _T_426 ? lgraph_cell_521 : _GEN_112;
  assign _GEN_152 = _T_620 ? lgraph_cell_521 : _T_639;
  assign _GEN_167 = _T_546 ? lgraph_cell_521 : _T_620;
  assign _GEN_171 = _T_546 ? lgraph_cell_521 : _GEN_152;
  assign _T_708 = _T_669 ? lgraph_cell_866 : lgraph_cell_864;
  assign update_valid = _T_136 & _T_173;
  assign _T_713 = _T_672 ? lgraph_cell_872 : lgraph_cell_864;
  assign _T_718 = _T_680 ? lgraph_cell_878 : lgraph_cell_864;
  assign _T_723 = _T_683 ? lgraph_cell_884 : lgraph_cell_864;
  assign _T_739 = _T_669 ? lgraph_cell_891 : lgraph_cell_889;
  assign _T_743 = _T_672 ? lgraph_cell_895 : lgraph_cell_889;
  assign _T_747 = _T_680 ? lgraph_cell_900 : lgraph_cell_889;
  assign _T_751 = _T_683 ? lgraph_cell_904 : lgraph_cell_889;
  assign _T_186 = update_valid & lgraph_cell_374;
  assign _T_204 = lgraph_cell_385 & _T_203;
  assign _T_669 = _T_204 & _T_221;
  assign _T_260 = _T_152 & _T_259;
  assign _T_265 = lgraph_cell_393 & lgraph_cell_396;
  assign _T_269 = _T_268 & _T_156_taken;
  assign _T_274 = s1_valid & _T_273;
  assign _T_277 = _T_274 & _T_276;
  assign _T_306 = update_valid & lgraph_cell_406;
  assign _T_324 = lgraph_cell_412 & _T_323;
  assign _T_672 = _T_324 & _T_341;
  assign _T_380 = _T_152 & _T_379;
  assign _T_394 = s1_valid & _T_393;
  assign _T_397 = _T_394 & _T_276;
  assign _T_426 = update_valid & lgraph_cell_419;
  assign _T_444 = lgraph_cell_425 & _T_443;
  assign _T_680 = _T_444 & _T_461;
  assign _T_500 = _T_152 & _T_499;
  assign _T_514 = s1_valid & _T_513;
  assign _T_517 = _T_514 & _T_276;
  assign _T_546 = update_valid & lgraph_cell_431;
  assign _T_564 = lgraph_cell_438 & _T_563;
  assign _T_683 = _T_564 & _T_581;
  assign _T_620 = _T_152 & _T_619;
  assign _T_634 = s1_valid & _T_633;
  assign _T_637 = _T_634 & _T_276;
  assign _T_650 = lgraph_cell_400 & lgraph_cell_402;
  assign _T_654 = _T_653 & _T_645;
  assign _T_677 = _T_669 & _T_672;
  assign _T_688 = _T_680 & _T_683;
  assign _T_692 = _T_675 & _T_686;
  assign s1_valid = _T_699 & _T_701;
  assign _T_173 = ~ io_status_debug;
  assign _GEN_219 = ~ _T_186;
  assign _T_221 = lgraph_cell_360 == lgraph_cell_531;
  assign _T_259 = ~ _T_156_bim_resp_way_idx;
  assign _T_273 = ~ lgraph_cell_511;
  assign _T_276 = ~ lgraph_cell_488;
  assign _GEN_263 = ~ _T_306;
  assign _T_341 = lgraph_cell_364 == lgraph_cell_531;
  assign _T_379 = _T_156_bim_resp_way_idx == lgraph_cell_527;
  assign _T_393 = lgraph_cell_511 == lgraph_cell_527;
  assign _GEN_307 = ~ _T_426;
  assign _T_461 = lgraph_cell_367 == lgraph_cell_531;
  assign _T_499 = _T_156_bim_resp_way_idx == lgraph_cell_532;
  assign _T_513 = lgraph_cell_511 == lgraph_cell_532;
  assign _GEN_351 = ~ _T_546;
  assign _T_581 = lgraph_cell_370 == lgraph_cell_531;
  assign _T_619 = _T_156_bim_resp_way_idx == lgraph_cell_533;
  assign _T_633 = lgraph_cell_511 == lgraph_cell_533;
  assign _T_699 = _T_697 == lgraph_cell_534;
  assign _T_701 = ~ io_flush;
  assign _T_235 = ~ _T_189;
  assign _T_303 = ~ _T_302;
  assign _T_355 = ~ _T_309;
  assign _T_423 = ~ _T_422;
  assign _T_475 = ~ _T_429;
  assign _T_543 = ~ _T_542;
  assign _T_595 = ~ _T_549;
  assign _T_663 = ~ _T_662;
  assign _T_234 = _T_189 | _T_233;
  assign _T_268 = lgraph_cell_393 | lgraph_cell_396;
  assign _T_270 = _T_265 | _T_269;
  assign _T_302 = _T_235 | _T_299;
  assign _T_354 = _T_309 | _T_233;
  assign _T_422 = _T_355 | _T_299;
  assign _T_474 = _T_429 | _T_233;
  assign _T_542 = _T_475 | _T_299;
  assign _T_594 = _T_549 | _T_233;
  assign _T_653 = lgraph_cell_400 | lgraph_cell_402;
  assign _T_295 = _T_650 | _T_654;
  assign lgraph_cell_299 = 32'd0;
  assign lgraph_cell_378 = 32'd2;
  assign lgraph_cell_394 = 32'd1;
  assign lgraph_cell_432 = 32'd3;
  assign lgraph_cell_490 = 6'h00;
  assign lgraph_cell_493 = 8'h00;
  assign lgraph_cell_498 = 8'h01;
  assign lgraph_cell_503 = 8'h02;
  assign lgraph_cell_508 = 8'h03;
  assign lgraph_cell_515 = 32'd8;
  assign lgraph_cell_521 = 1'h0;
  assign lgraph_cell_527 = 2'h1;
  assign lgraph_cell_532 = 2'h2;
  assign lgraph_cell_533 = 2'h3;
  assign lgraph_cell_534 = 3'h1;
  assign lgraph_cell_588 = 20'hxxxxx;
  assign lgraph_cell_591 = 37'hxxxxxxxxxx;
  assign lgraph_cell_594 = 1'hx;
  assign lgraph_cell_597 = 3'hx;
  assign lgraph_cell_603 = 1'h1;
  assign lgraph_cell_605 = 2'hx;
  assign lgraph_cell_608 = 6'hxx;
  assign lgraph_cell_800 = 64'h0000000000000000;
  assign lgraph_cell_827 = 2'h0;
  assign lgraph_cell_829 = 4'h1;
  assign lgraph_cell_831 = 64'h0000000000000001;
  assign lgraph_cell_864 = 44'h00000000000;
  assign lgraph_cell_889 = 10'h000;
  assign lgraph_cell_907 = 32'd64;
  assign lgraph_cell_908 = 32'd6;
  assign lgraph_cell_1291 = 1'hx;
  assign lgraph_cell_1293 = 1'hx;
  assign lgraph_cell_1295 = 1'hx;
  assign lgraph_cell_1297 = 1'hx;
  assign lgraph_cell_1299 = 1'hx;
  assign lgraph_cell_1301 = 1'hx;
  assign lgraph_cell_1303 = 1'hx;
  assign lgraph_cell_1305 = 1'hx;
  assign lgraph_cell_1307 = 1'hx;
  assign lgraph_cell_1309 = 1'hx;
  assign lgraph_cell_1311 = 1'hx;
  assign lgraph_cell_1313 = 1'hx;
  assign io_resp_bits_bim_resp_entry_idx = lgraph_cell_376;
  assign io_resp_bits_bim_resp_value = _T_858_bim_resp_value;
  assign io_resp_bits_bim_resp_way_idx = _T_858_bim_resp_way_idx;
  assign _T_221 = _T_221;
  assign _T_341 = _T_341;
  assign _T_379 = _T_379;
  assign _T_393 = _T_393;
  assign _T_461 = _T_461;
  assign _T_499 = _T_499;
  assign _T_513 = _T_513;
  assign _T_581 = _T_581;
  assign _T_619 = _T_619;
  assign _T_633 = _T_633;
  assign _T_699 = _T_699;
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_EN[1:0]$26203  = { lgraph_cell_161, lgraph_cell_1309 };
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_EN[1:0]$26206  = { lgraph_cell_165, lgraph_cell_1311 };
  assign \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168372$25983_EN[1:0]$26209  = { lgraph_cell_169, lgraph_cell_1313 };
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_EN[1:0]$26227  = { lgraph_cell_178, lgraph_cell_1291 };
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_EN[1:0]$26230  = { lgraph_cell_182, lgraph_cell_1293 };
  assign \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168430$25991_EN[1:0]$26233  = { lgraph_cell_186, lgraph_cell_1295 };
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_EN[1:0]$26251  = { lgraph_cell_195, lgraph_cell_1297 };
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_EN[1:0]$26254  = { lgraph_cell_199, lgraph_cell_1299 };
  assign \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168488$25999_EN[1:0]$26257  = { lgraph_cell_203, lgraph_cell_1301 };
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_EN[1:0]$26275  = { lgraph_cell_212, lgraph_cell_1303 };
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_EN[1:0]$26278  = { lgraph_cell_216, lgraph_cell_1305 };
  assign \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168546$26007_EN[1:0]$26281  = { lgraph_cell_220, lgraph_cell_1307 };
  assign lgraph_cell_298 = lgraph_id_0;
  assign lgraph_cell_302 = lgraph_id_1;
  assign lgraph_cell_305 = lgraph_id_2;
  assign lgraph_cell_308 = lgraph_id_3;
  assign lgraph_cell_311 = lgraph_id_4;
  assign lgraph_cell_314 = lgraph_id_5;
  assign lgraph_cell_317 = lgraph_id_6;
  assign lgraph_cell_320 = lgraph_id_7;
  assign lgraph_cell_323 = lgraph_id_8;
  assign lgraph_cell_326 = lgraph_id_9;
  assign lgraph_cell_329 = lgraph_id_10;
  assign lgraph_cell_332 = lgraph_id_11;
  assign lgraph_cell_336 = lgraph_id_12;
  assign lgraph_cell_339 = lgraph_id_13;
  assign lgraph_cell_342 = lgraph_id_14;
  assign lgraph_cell_345 = lgraph_id_15;
  assign lgraph_cell_348 = lgraph_id_16;
  assign lgraph_cell_351 = lgraph_id_17;
  assign lgraph_cell_354 = lgraph_id_18;
  assign lgraph_cell_357 = lgraph_id_19;
  assign lgraph_cell_360 = lgraph_id_20;
  assign lgraph_cell_364 = lgraph_id_21;
  assign lgraph_cell_367 = lgraph_id_22;
  assign lgraph_cell_370 = lgraph_id_23;
  assign lgraph_cell_372 = _T_179[1:0];
  assign lgraph_cell_374 = way_wen[0];
  assign lgraph_cell_377 = _T_139_pc[7:2];
  assign lgraph_cell_380 = { _T_156_taken, _T_270 };
  assign lgraph_cell_382 = { _T_645, _T_295 };
  assign lgraph_cell_385 = _T_198[0];
  assign lgraph_cell_387 = _T_139_cfi_pc[2];
  assign lgraph_cell_389 = _T_139_target[38:2];
  assign lgraph_cell_391 = _T_139_cfi_pc[38:2];
  assign lgraph_cell_393 = _T_156_bim_resp_value[1];
  assign lgraph_cell_396 = _T_156_bim_resp_value[0];
  assign lgraph_cell_398 = { _T_156_taken, _T_270 };
  assign lgraph_cell_400 = _T_858_bim_resp_value[1];
  assign lgraph_cell_402 = _T_858_bim_resp_value[0];
  assign lgraph_cell_404 = { _T_645, _T_295 };
  assign lgraph_cell_406 = way_wen[1];
  assign lgraph_cell_408 = { _T_156_taken, _T_270 };
  assign lgraph_cell_410 = { _T_645, _T_295 };
  assign lgraph_cell_412 = _T_318[0];
  assign lgraph_cell_415 = { _T_156_taken, _T_270 };
  assign lgraph_cell_417 = { _T_645, _T_295 };
  assign lgraph_cell_419 = way_wen[2];
  assign lgraph_cell_421 = { _T_156_taken, _T_270 };
  assign lgraph_cell_423 = { _T_645, _T_295 };
  assign lgraph_cell_425 = _T_438[0];
  assign lgraph_cell_427 = { _T_156_taken, _T_270 };
  assign lgraph_cell_429 = { _T_645, _T_295 };
  assign lgraph_cell_431 = way_wen[3];
  assign lgraph_cell_434 = { _T_156_taken, _T_270 };
  assign lgraph_cell_436 = { _T_645, _T_295 };
  assign lgraph_cell_438 = _T_558[0];
  assign lgraph_cell_440 = { _T_156_taken, _T_270 };
  assign lgraph_cell_442 = { _T_645, _T_295 };
  assign lgraph_cell_444 = { _T_672, _T_669 };
  assign lgraph_cell_446 = { _T_683, _T_680 };
  assign lgraph_cell_448 = { _T_683, _T_680, _T_672, _T_669 };
  assign lgraph_cell_452 = { _T_672, _T_669 };
  assign lgraph_cell_454 = { _T_683, _T_680 };
  assign lgraph_cell_456 = { lgraph_cell_348, lgraph_cell_354 };
  assign lgraph_cell_458 = { lgraph_cell_357, lgraph_cell_351 };
  assign lgraph_cell_460 = { lgraph_cell_357, lgraph_cell_351, lgraph_cell_348, lgraph_cell_354 };
  assign lgraph_cell_464 = { lgraph_cell_311, lgraph_cell_317 };
  assign lgraph_cell_466 = { lgraph_cell_320, lgraph_cell_314 };
  assign lgraph_cell_468 = { lgraph_cell_320, lgraph_cell_314, lgraph_cell_311, lgraph_cell_317 };
  assign lgraph_cell_472 = { lgraph_cell_323, lgraph_cell_329 };
  assign lgraph_cell_474 = { lgraph_cell_332, lgraph_cell_326 };
  assign lgraph_cell_476 = { lgraph_cell_332, lgraph_cell_326, lgraph_cell_323, lgraph_cell_329 };
  assign lgraph_cell_480 = { lgraph_cell_336, lgraph_cell_342 };
  assign lgraph_cell_482 = { lgraph_cell_345, lgraph_cell_339 };
  assign lgraph_cell_484 = { lgraph_cell_345, lgraph_cell_339, lgraph_cell_336, lgraph_cell_342 };
  assign lgraph_cell_488 = _T_726[5:3];
  assign lgraph_cell_491 = { lgraph_cell_298, lgraph_cell_490 };
  assign lgraph_cell_494 = { lgraph_cell_298, lgraph_cell_493 };
  assign lgraph_cell_496 = { lgraph_cell_302, lgraph_cell_490 };
  assign lgraph_cell_499 = { lgraph_cell_302, lgraph_cell_498 };
  assign lgraph_cell_501 = { lgraph_cell_305, lgraph_cell_490 };
  assign lgraph_cell_504 = { lgraph_cell_305, lgraph_cell_503 };
  assign lgraph_cell_506 = { lgraph_cell_308, lgraph_cell_490 };
  assign lgraph_cell_509 = { lgraph_cell_308, lgraph_cell_508 };
  assign lgraph_cell_511 = _T_754[1:0];
  assign lgraph_cell_514 = _T_754[9:8];
  assign lgraph_cell_517 = _T_754[8];
  assign lgraph_cell_519 = _T_726[3];
  assign lgraph_cell_522 = { lgraph_cell_521, io_s1_pc };
  assign lgraph_cell_524 = _T_139_pc[27:8];
  assign lgraph_cell_614 = { _T_156_taken, _T_270 };
  assign lgraph_cell_622 = { _T_645, _T_295 };
  assign lgraph_cell_647 = { _T_156_taken, _T_270 };
  assign lgraph_cell_656 = { _T_645, _T_295 };
  assign lgraph_cell_681 = { _T_156_taken, _T_270 };
  assign lgraph_cell_689 = { _T_645, _T_295 };
  assign lgraph_cell_714 = { _T_156_taken, _T_270 };
  assign lgraph_cell_724 = { _T_645, _T_295 };
  assign lgraph_cell_866 = { lgraph_cell_357, lgraph_cell_351, lgraph_cell_348, lgraph_cell_354 };
  assign lgraph_cell_872 = { lgraph_cell_320, lgraph_cell_314, lgraph_cell_311, lgraph_cell_317 };
  assign lgraph_cell_878 = { lgraph_cell_332, lgraph_cell_326, lgraph_cell_323, lgraph_cell_329 };
  assign lgraph_cell_884 = { lgraph_cell_345, lgraph_cell_339, lgraph_cell_336, lgraph_cell_342 };
  assign lgraph_cell_891 = { lgraph_cell_298, lgraph_cell_493 };
  assign lgraph_cell_895 = { lgraph_cell_302, lgraph_cell_498 };
  assign lgraph_cell_900 = { lgraph_cell_305, lgraph_cell_503 };
  assign lgraph_cell_904 = { lgraph_cell_308, lgraph_cell_508 };
  assign lgraph_cell_927 = \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168366$25981_EN[1:0]$26203 [1];
  assign lgraph_cell_931 = \0$memwr$\_T_197$test/benchmarks/boom/boombase.v:168369$25982_EN[1:0]$26206 [1];
  assign lgraph_cell_951 = \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168424$25989_EN[1:0]$26227 [1];
  assign lgraph_cell_955 = \0$memwr$\_T_317$test/benchmarks/boom/boombase.v:168427$25990_EN[1:0]$26230 [1];
  assign lgraph_cell_973 = \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168482$25997_EN[1:0]$26251 [1];
  assign lgraph_cell_977 = \0$memwr$\_T_437$test/benchmarks/boom/boombase.v:168485$25998_EN[1:0]$26254 [1];
  assign lgraph_cell_997 = \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168540$26005_EN[1:0]$26275 [1];
  assign lgraph_cell_1001 = \0$memwr$\_T_557$test/benchmarks/boom/boombase.v:168543$26006_EN[1:0]$26278 [1];
endmodule
