np	,	V_18
mult	,	V_11
armada_38x_coreclk_init	,	F_7
armada_38x_gating_desc	,	V_20
__iomem	,	T_3
tclk_freq_select	,	V_2
armada_38x_tclk_frequencies	,	V_5
device_node	,	V_17
SAR_A380_CPU_DDR_L2_FREQ_OPT	,	V_7
cpu_freq_select	,	V_6
u32	,	T_1
mvebu_clk_gating_setup	,	F_10
armada_38x_clk_gating_init	,	F_9
SAR_A380_TCLK_FREQ_OPT	,	V_3
id	,	V_10
A380_CPU_TO_DDR	,	V_15
mvebu_coreclk_setup	,	F_8
ARRAY_SIZE	,	F_4
u8	,	T_4
readl	,	F_2
sar	,	V_1
armada_38x_get_clk_ratio	,	F_6
SAR_A380_TCLK_FREQ_OPT_MASK	,	V_4
armada_38x_cpu_l2_ratios	,	V_14
armada_38x_cpu_ddr_ratios	,	V_16
armada_38x_get_cpu_freq	,	F_3
armada_38x_coreclks	,	V_19
opt	,	V_12
__init	,	T_2
SAR_A380_CPU_DDR_L2_FREQ_OPT_MASK	,	V_8
pr_err	,	F_5
armada_38x_get_tclk_freq	,	F_1
A380_CPU_TO_L2	,	V_13
armada_38x_cpu_frequencies	,	V_9
"Selected CPU frequency (%d) unsupported\n"	,	L_1
