// Seed: 626942227
module module_0 (
    output id_0,
    inout  id_1,
    input  id_2,
    input  id_3,
    input  id_4,
    input  id_5,
    input  id_6
);
  logic id_7;
  defparam id_8.id_9 = id_8;
  assign id_7 = id_4 ? 1 : id_8 ? id_3 : 1;
endmodule
