#OPTIONS:"|-layerid|0|-orig_srs|/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/build/test_Implmnt/synwork/test_comp.srs|-prodtype|synplify_pro|-primux|-fixsmult|-infer_seqShift|-ice|-sdff_counter|-nram|-divnmod|-nostructver|-I|/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/build/|-I|/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib|-v2001|-devicelib|/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/linux_a_64/c_ver":1536792965
#CUR:"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":1536792965
#CUR:"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v":1536792965
#CUR:"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v":1536792965
#CUR:"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v":1536792965
#CUR:"/home/elicahill/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh":1536792965
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/new/top.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/SKG.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/CONTROL.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/WF.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/WKG.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/RF.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/CRYPTO_PATH.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/KEY_SCHED.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/hight.v":1545084593
#CUR:"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/hdl/cpu8080.v":1545084593
#numinternalfiles:5
#defaultlanguage:verilog
0			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/new/top.v" verilog
1			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/SKG.v" verilog
2			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/CONTROL.v" verilog
3			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/WF.v" verilog
4			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/WKG.v" verilog
5			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/RF.v" verilog
6			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/CRYPTO_PATH.v" verilog
7			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/KEY_SCHED.v" verilog
8			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/vivado_workspace/ooc_hight/Sources/hdl/hight.v" verilog
9			"/home/elicahill/icemachine/examples/ipassurance_designs/cpu8080_base.srcs/sources_1/imports/hdl/cpu8080.v" verilog
#Dependency Lists(Uses List)
0 8 9
1 -1
2 -1
3 -1
4 -1
5 -1
6 3 5
7 4 1
8 6 7 2
9 -1
#Dependency Lists(Users Of)
0 -1
1 7
2 8
3 6
4 7
5 6
6 8
7 8
8 0
9 0
#Design Unit to File Association
module work hight 8
module work cpu8080 9
module work top 0
module work SKG 1
module work CONTROL 2
module work WF 3
module work WKG 4
module work RF 5
module work CRYPTO_PATH 6
module work KEY_SCHED 7
module work alu 9
