// Seed: 3525080680
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign #1 id_2 = -1;
  assign id_3 = -1;
  wire id_4;
  assign id_3 = id_2;
  logic [7:0] id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2
  );
  wire id_9;
  assign id_7[-1] = id_4;
  integer id_10;
  assign id_9 = id_4;
endmodule
