#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Feb 12 21:08:19 2025
# Process ID         : 42076
# Current directory  : C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1
# Command line       : vivado.exe -log topModule.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source topModule.tcl -notrace
# Log file           : C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule.vdi
# Journal file       : C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1\vivado.jou
# Running On         : DESKTOP-191C9FV
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16856 MB
# Swap memory        : 19332 MB
# Total Virtual      : 36189 MB
# Available Virtual  : 6934 MB
#-----------------------------------------------------------
source topModule.tcl -notrace
Command: link_design -top topModule -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 589.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/CSEE4280Workpace/5_Exercise/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 734.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 734.098 ; gain = 367.418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 768.312 ; gain = 34.215

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 285a8c199

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1321.598 ; gain = 553.285

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 83c18cfbb48a7655.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1755.094 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1755.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1765.266 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2296995ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.266 ; gain = 40.953
Phase 1.1 Core Generation And Design Setup | Checksum: 2296995ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.266 ; gain = 40.953

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2296995ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.266 ; gain = 40.953
Phase 1 Initialization | Checksum: 2296995ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.266 ; gain = 40.953

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2296995ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.266 ; gain = 40.953

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2296995ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.266 ; gain = 40.953
Phase 2 Timer Update And Timing Data Collection | Checksum: 2296995ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 1765.266 ; gain = 40.953

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f058632d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1765.266 ; gain = 40.953
Retarget | Checksum: 1f058632d
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 200e88944

Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1765.266 ; gain = 40.953
Constant propagation | Checksum: 200e88944
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1765.266 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1765.266 ; gain = 0.000
Phase 5 Sweep | Checksum: 283786ae3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1765.266 ; gain = 40.953
Sweep | Checksum: 283786ae3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 876 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 283786ae3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1765.266 ; gain = 40.953
BUFG optimization | Checksum: 283786ae3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 283786ae3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1765.266 ; gain = 40.953
Shift Register Optimization | Checksum: 283786ae3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 283786ae3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1765.266 ; gain = 40.953
Post Processing Netlist | Checksum: 283786ae3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e56ab2f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1765.266 ; gain = 40.953

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1765.266 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e56ab2f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1765.266 ; gain = 40.953
Phase 9 Finalization | Checksum: 1e56ab2f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1765.266 ; gain = 40.953
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              13  |                                             84  |
|  Constant propagation         |               3  |              70  |                                             49  |
|  Sweep                        |               0  |              46  |                                            876  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e56ab2f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1765.266 ; gain = 40.953

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 21f15c50c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1851.441 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21f15c50c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.441 ; gain = 86.176

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21f15c50c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1851.441 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1851.441 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19c8cea2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:57 . Memory (MB): peak = 1851.441 ; gain = 1117.344
INFO: [Vivado 12-24828] Executing command : report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
Command: report_drc -file topModule_drc_opted.rpt -pb topModule_drc_opted.pb -rpx topModule_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.441 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.441 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1851.441 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.441 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1851.441 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1851.441 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 161a7df04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1851.441 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cb03c0a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24757b478

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24757b478

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 24757b478

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26bf4f0cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 235b1c223

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 235b1c223

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16c024f60

Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 20570b78d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 130 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 59 nets or LUTs. Breaked 0 LUT, combined 59 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.441 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             59  |                    59  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             59  |                    59  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 212952c91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1d5b829d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d5b829d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad298d24

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 216f418b7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d10fe54e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16a1bccfd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b86f40a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2147fd752

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e077c650

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b5b2e3e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2584ea652

Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2584ea652

Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e951f09b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.763 | TNS=-2060.189 |
Phase 1 Physical Synthesis Initialization | Checksum: eea86512

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a4c8e204

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e951f09b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.184. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ecc6ed67

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ecc6ed67

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ecc6ed67

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ecc6ed67

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ecc6ed67

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1851.441 ; gain = 0.000

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b80bb3ad

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000
Ending Placer Task | Checksum: 1de93a555

Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1851.441 ; gain = 0.000
99 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file topModule_utilization_placed.rpt -pb topModule_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file topModule_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file topModule_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1851.441 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.441 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.441 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1851.441 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1851.441 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1851.441 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.26s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1851.441 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.184 | TNS=-1973.805 |
Phase 1 Physical Synthesis Initialization | Checksum: 13bbe5ff1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.441 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.184 | TNS=-1973.805 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13bbe5ff1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.441 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.184 | TNS=-1973.805 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/bDutyCycle[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net leftLED/bDutyCycle[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.156 | TNS=-1973.049 |
INFO: [Physopt 32-702] Processed net leftLED/bDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[16]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[16]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.152 | TNS=-1972.768 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[15]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[15]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.127 | TNS=-1972.602 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[14]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[14]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.126 | TNS=-1972.347 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[2]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[2]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.110 | TNS=-1972.119 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net leftLED/rDutyCycle[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net leftLED/rDutyCycle[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.108 | TNS=-1971.471 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[2]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[2]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.097 | TNS=-1971.441 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[17]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[17]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.094 | TNS=-1971.303 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[24]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[24]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[24]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.094 | TNS=-1971.008 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[8]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[8]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.092 | TNS=-1970.752 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[25]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[25]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.083 | TNS=-1970.569 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[7]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[7]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.083 | TNS=-1970.269 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[24]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[24]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.083 | TNS=-1970.014 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[3]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[3]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.082 | TNS=-1969.795 |
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[11]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.080 | TNS=-1969.567 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[12]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[12]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.078 | TNS=-1969.425 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_31__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.077 | TNS=-1969.330 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rDutyCycle[3].  Re-placed instance leftLED/rDutyCycle_reg__2
INFO: [Physopt 32-735] Processed net leftLED/rDutyCycle[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.073 | TNS=-1969.222 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/bLight/offTime[18]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell leftLED/bLight/offTime[18]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime0[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.072 | TNS=-1969.206 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/gLight/offTime[12]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell leftLED/gLight/offTime[12]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.068 | TNS=-1969.099 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net leftLED/rLight/offTime[22]_i_1_n_0. Critical path length was reduced through logic transformation on cell leftLED/rLight/offTime[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.068 | TNS=-1968.971 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.066 | TNS=-1968.373 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bDutyCycle[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_138__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.063 | TNS=-1968.314 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_76__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.061 | TNS=-1967.029 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_76__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.061 | TNS=-1967.029 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_138__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.060 | TNS=-1966.802 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_103__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[14]_i_16_n_0.  Re-placed instance leftLED/gLight/offTime[14]_i_16
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[14]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.057 | TNS=-1966.727 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_52_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_52
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[6]_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.057 | TNS=-1966.677 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[18]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_103__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.055 | TNS=-1966.362 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_81_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_98_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_98
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[6]_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.052 | TNS=-1966.062 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_76_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.043 | TNS=-1965.893 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_79_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__5[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_268_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.039 | TNS=-1963.221 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.032 | TNS=-1963.117 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_173__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.031 | TNS=-1962.967 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_138_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.031 | TNS=-1962.967 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_197_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.031 | TNS=-1962.967 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_244_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.026 | TNS=-1962.413 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_173_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.023 | TNS=-1962.361 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.018 | TNS=-1961.350 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_53__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.986 | TNS=-1961.021 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_197__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.982 | TNS=-1960.622 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_85_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_85
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.980 | TNS=-1960.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_221__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.977 | TNS=-1960.208 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_265__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.972 | TNS=-1959.574 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_197__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.966 | TNS=-1959.532 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_244__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.965 | TNS=-1959.265 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_31__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.956 | TNS=-1957.719 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_221_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.952 | TNS=-1956.866 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_34_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_148_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_148
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_148_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.935 | TNS=-1956.611 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_86_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_86
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.931 | TNS=-1956.551 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.926 | TNS=-1956.477 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_225_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.926 | TNS=-1956.301 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[6]_i_22_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[2]_i_157_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_299_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_299
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_299_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.924 | TNS=-1955.653 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_73__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_13_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[18]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[18]_i_22_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[6]_i_30_n_0.  Re-placed instance leftLED/gLight/offTime[6]_i_30
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[6]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.918 | TNS=-1955.469 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_268_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[0]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime1__2_i_3__0_n_0.  Re-placed instance leftLED/gLight/offTime1__2_i_3__0
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime1__2_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.891 | TNS=-1952.429 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_18_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_112_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_112
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_112_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.889 | TNS=-1951.833 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_138__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_82_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[14]_i_4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[2]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.885 | TNS=-1950.558 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_103__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_56_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_183_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_183
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_183_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.876 | TNS=-1950.415 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[2]_i_299_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_77_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_247_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.874 | TNS=-1949.259 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_100__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_18_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_111_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_111
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_111_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.864 | TNS=-1949.121 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_34_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime[2]_i_132_n_0.  Re-placed instance leftLED/gLight/offTime[2]_i_132
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_132_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.863 | TNS=-1948.898 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[26]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[10]_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[6]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[6]_i_25_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[6]_i_79_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[2]_i_276_n_0.  Re-placed instance leftLED/bLight/offTime[2]_i_276
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[2]_i_276_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.849 | TNS=-1947.821 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_109_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_229_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.842 | TNS=-1947.674 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_304_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.839 | TNS=-1947.611 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_265_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.836 | TNS=-1947.548 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.836 | TNS=-1947.296 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_113_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_113
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_113_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.831 | TNS=-1947.191 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[14]_i_5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[10]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_25_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[6]_i_53_n_0.  Re-placed instance leftLED/rLight/offTime[6]_i_53
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[6]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.812 | TNS=-1946.275 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[10]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[6]_i_31_n_0.  Re-placed instance leftLED/bLight/offTime[6]_i_31
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[6]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.801 | TNS=-1946.044 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[6]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[10]_i_78_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[2]_i_235_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.801 | TNS=-1946.044 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[2]_i_303_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.800 | TNS=-1945.855 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_77_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_235_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.797 | TNS=-1945.834 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_303_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.792 | TNS=-1945.717 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[6]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.792 | TNS=-1945.717 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[2]_i_237_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.779 | TNS=-1945.444 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[2]_i_237_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.779 | TNS=-1945.444 |
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[2]_i_234_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_139_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_247_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.779 | TNS=-1943.330 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[26]_i_179_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_272_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_272
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_272_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.777 | TNS=-1943.010 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[2]_i_237_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.777 | TNS=-1942.967 |
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime1__3_i_1__0_n_0.  Re-placed instance leftLED/gLight/offTime1__3_i_1__0
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime1__3_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.766 | TNS=-1940.561 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_78_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[6]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.762 | TNS=-1940.308 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.757 | TNS=-1939.223 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_273_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_273
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_273_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.743 | TNS=-1938.855 |
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_139_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime[26]_i_247_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.741 | TNS=-1938.261 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[26]_i_273_n_0.  Re-placed instance leftLED/rLight/offTime[26]_i_273
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[26]_i_273_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.734 | TNS=-1938.100 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_81_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[6]_i_99_n_0.  Re-placed instance leftLED/rLight/offTime[6]_i_99
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[6]_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.724 | TNS=-1937.755 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_181_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_181
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_181_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.719 | TNS=-1937.619 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[6]_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.713 | TNS=-1937.463 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_183_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.712 | TNS=-1937.439 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_280_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.711 | TNS=-1937.271 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_180_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_180
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_180_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.704 | TNS=-1936.836 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime_reg[10]_i_5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.698 | TNS=-1936.710 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_276_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_276
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_276_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.697 | TNS=-1936.689 |
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime[2]_i_277_n_0.  Re-placed instance leftLED/rLight/offTime[2]_i_277
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime[2]_i_277_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.670 | TNS=-1936.162 |
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[6]_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__5[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime[26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/rLight/offTime1__4_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/rLight/offTime1__3_i_1__1_n_0.  Re-placed instance leftLED/rLight/offTime1__3_i_1__1
INFO: [Physopt 32-735] Processed net leftLED/rLight/offTime1__3_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.665 | TNS=-1935.033 |
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[26]_i_113_n_0.  Re-placed instance leftLED/bLight/offTime[26]_i_113
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_113_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.664 | TNS=-1935.017 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 28 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[6]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.663 | TNS=-1934.865 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/gLight/offTime1_i_3__0_n_0.  Re-placed instance leftLED/gLight/offTime1_i_3__0
INFO: [Physopt 32-735] Processed net leftLED/gLight/offTime1_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[10]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net leftLED/bLight/offTime[6]_i_53_n_0.  Re-placed instance leftLED/bLight/offTime[6]_i_53
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[6]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/bLight/offTime_reg[26]_i_77_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net leftLED/bLight/offTime[26]_i_201_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1853.859 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1202efbaf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1853.859 ; gain = 2.418

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_34_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_77_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[2]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_139_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_198_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gDutyCycle[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_11_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_76__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_34_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_206_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[10]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_22_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[6]_i_77_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime_reg[26]_i_139_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[26]_i_247_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime[2]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net leftLED/gLight/offTime1_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1853.859 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1202efbaf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.859 ; gain = 2.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1853.859 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.654 | TNS=-1932.931 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.530  |         40.874  |            3  |              0  |                   100  |           0  |           2  |  00:00:11  |
|  Total          |          0.530  |         40.874  |            3  |              0  |                   100  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1853.859 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 221809f01

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.859 ; gain = 2.418
INFO: [Common 17-83] Releasing license: Implementation
607 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1853.859 ; gain = 2.418
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1870.141 ; gain = 8.977
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1875.570 ; gain = 5.430
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.570 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1875.570 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1875.570 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1875.570 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1875.570 ; gain = 11.406
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a54a035e ConstDB: 0 ShapeSum: b29b80b0 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: aa19cc2f | NumContArr: e28336ed | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 311eef856

Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1986.281 ; gain = 110.711

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 311eef856

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1986.398 ; gain = 110.828

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 311eef856

Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1986.398 ; gain = 110.828
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b89bbb5a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 2037.746 ; gain = 162.176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.383| TNS=-1898.360| WHS=-0.191 | THS=-82.308|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2335a9f89

Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2043.598 ; gain = 168.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.383| TNS=-1932.910| WHS=-0.018 | THS=-0.065 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 254a1243c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2047.926 ; gain = 172.355

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11356
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11356
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f536e7a5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2053.430 ; gain = 177.859

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f536e7a5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2053.430 ; gain = 177.859

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29127d008

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2053.430 ; gain = 177.859
Phase 4 Initial Routing | Checksum: 29127d008

Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2053.430 ; gain = 177.859

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4078
 Number of Nodes with overlaps = 1509
 Number of Nodes with overlaps = 684
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.097| TNS=-2048.279| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ee613b93

Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1038
 Number of Nodes with overlaps = 566
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.965| TNS=-2037.860| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 237fd23df

Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 386
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.786| TNS=-2034.963| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 36e0ff408

Time (s): cpu = 00:00:55 ; elapsed = 00:01:31 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 1429
 Number of Nodes with overlaps = 742
 Number of Nodes with overlaps = 366
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.311| TNS=-2050.239| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 187d2687f

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 2096.488 ; gain = 220.918
Phase 5 Rip-up And Reroute | Checksum: 187d2687f

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19a0fad3e

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 2096.488 ; gain = 220.918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.698| TNS=-2023.575| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 19cf12401

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 19cf12401

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2096.488 ; gain = 220.918
Phase 6 Delay and Skew Optimization | Checksum: 19cf12401

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.483| TNS=-2009.918| WHS=0.017  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c5774b9b

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2096.488 ; gain = 220.918
Phase 7 Post Hold Fix | Checksum: 1c5774b9b

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.70314 %
  Global Horizontal Routing Utilization  = 2.40054 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1c5774b9b

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c5774b9b

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17c7c8d38

Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 17c7c8d38

Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2096.488 ; gain = 220.918

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.483| TNS=-2009.918| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 17c7c8d38

Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2096.488 ; gain = 220.918
Total Elapsed time in route_design: 111.207 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 246c8744f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2096.488 ; gain = 220.918
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 246c8744f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2096.488 ; gain = 220.918

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
625 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:52 . Memory (MB): peak = 2096.488 ; gain = 220.918
INFO: [Vivado 12-24828] Executing command : report_drc -file topModule_drc_routed.rpt -pb topModule_drc_routed.pb -rpx topModule_drc_routed.rpx
Command: report_drc -file topModule_drc_routed.rpt -pb topModule_drc_routed.pb -rpx topModule_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2096.488 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file topModule_methodology_drc_routed.rpt -pb topModule_methodology_drc_routed.pb -rpx topModule_methodology_drc_routed.rpx
Command: report_methodology -file topModule_methodology_drc_routed.rpt -pb topModule_methodology_drc_routed.pb -rpx topModule_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2100.395 ; gain = 3.906
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file topModule_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file topModule_route_status.rpt -pb topModule_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file topModule_power_routed.rpt -pb topModule_power_summary_routed.pb -rpx topModule_power_routed.rpx
Command: report_power -file topModule_power_routed.rpt -pb topModule_power_summary_routed.pb -rpx topModule_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
642 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file topModule_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file topModule_bus_skew_routed.rpt -pb topModule_bus_skew_routed.pb -rpx topModule_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2108.012 ; gain = 11.523
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2137.578 ; gain = 12.590
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2142.488 ; gain = 17.480
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.488 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2142.488 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2142.488 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2142.488 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2142.488 ; gain = 17.480
INFO: [Common 17-1381] The checkpoint 'C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 21:13:05 2025...
#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Feb 12 21:13:30 2025
# Process ID         : 36400
# Current directory  : C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1
# Command line       : vivado.exe -log topModule.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source topModule.tcl -notrace
# Log file           : C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1/topModule.vdi
# Journal file       : C:/CSEE4280Workpace/5_Exercise/Vivado/projectVivado/projectVivado.runs/impl_1\vivado.jou
# Running On         : DESKTOP-191C9FV
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16856 MB
# Swap memory        : 19332 MB
# Total Virtual      : 36189 MB
# Available Virtual  : 6933 MB
#-----------------------------------------------------------
source topModule.tcl -notrace
Command: open_checkpoint topModule_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 317.402 ; gain = 4.199
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 602.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 722.281 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1344.766 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1344.766 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.511 . Memory (MB): peak = 1344.766 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.766 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1346.008 ; gain = 1.242
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 1346.008 ; gain = 1.242
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 1346.008 ; gain = 1.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1346.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1351.656 ; gain = 1048.523
Command: write_bitstream -force topModule.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./topModule.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1969.594 ; gain = 617.938
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 21:14:12 2025...
