Flow report for dds_gen
Sat Jan 07 18:59:12 2017
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Flow Summary                                                                   ;
+------------------------------------+-------------------------------------------+
; Flow Status                        ; Successful - Sat Jan 07 18:59:12 2017     ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Full Version ;
; Revision Name                      ; dds_gen                                   ;
; Top-level Entity Name              ; dds_gen                                   ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE10E22C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 143 / 10,320 ( 1 % )                      ;
;     Total combinational functions  ; 141 / 10,320 ( 1 % )                      ;
;     Dedicated logic registers      ; 98 / 10,320 ( < 1 % )                     ;
; Total registers                    ; 98                                        ;
; Total pins                         ; 12 / 92 ( 13 % )                          ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/07/2017 18:58:48 ;
; Main task         ; Compilation         ;
; Revision Name     ; dds_gen             ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 211211554310602.148380472807764       ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; IP_TOOL_NAME                        ; ALTPLL                                ; --            ; --          ; --             ;
; IP_TOOL_VERSION                     ; 11.1                                  ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --             ;
; MISC_FILE                           ; pll100M.ppf                           ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                            ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                            ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 301 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:03     ; 3.0                     ; 430 MB              ; 00:00:03                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 272 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:04     ; 1.0                     ; 308 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 253 MB              ; 00:00:01                           ;
; Total                     ; 00:00:12     ; --                      ; --                  ; 00:00:08                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; sea-note         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off dds_gen -c dds_gen
quartus_fit --read_settings_files=off --write_settings_files=off dds_gen -c dds_gen
quartus_asm --read_settings_files=off --write_settings_files=off dds_gen -c dds_gen
quartus_sta dds_gen -c dds_gen
quartus_eda --read_settings_files=off --write_settings_files=off dds_gen -c dds_gen



