\hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase}{}\doxysection{v8\+::internal\+::Assembler\+Riscv\+Base Class Reference}
\label{classv8_1_1internal_1_1AssemblerRiscvBase}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}


{\ttfamily \#include $<$base-\/assembler-\/riscv.\+h$>$}



Inheritance diagram for v8\+::internal\+::Assembler\+Riscv\+Base\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRiscvBase__inherit__graph}
\end{center}
\end{figure}
\doxysubsection*{Protected Types}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}{Offset\+Size}} \+: int \{ \newline
\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028}{k\+Offset21}} = 21
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6}{k\+Offset12}} = 12
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e}{k\+Offset20}} = 20
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db}{k\+Offset13}} = 13
, \newline
\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2}{k\+Offset32}} = 32
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b}{k\+Offset11}} = 11
, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec}{k\+Offset9}} = 9
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a55719019600ad1623ed7abd3613b2c94}{branch\+\_\+offset\+\_\+helper}} (\mbox{\hyperlink{classv8_1_1internal_1_1Label}{Label}} $\ast$\mbox{\hyperlink{namespacev8_1_1internal_a68432e0286fadb63d524e475affa65fb}{L}}, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}{Offset\+Size}} bits)=0
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}{emit}} (\mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}} \mbox{\hyperlink{liveedit-diff_8cc_a6150e0515f7202e2fb518f7206ed97dc}{x}})=0
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a5e64ced9ca6078bf64b4cbeb2e269dfa}{emit}} (\mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{Short\+Instr}} \mbox{\hyperlink{liveedit-diff_8cc_a6150e0515f7202e2fb518f7206ed97dc}{x}})=0
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a231c2afc72fd27929e962fb27fa4a8c0}{emit}} (uint64\+\_\+t \mbox{\hyperlink{liveedit-diff_8cc_a6150e0515f7202e2fb518f7206ed97dc}{x}})=0
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aae563d42d86f22abb69e9b5c24330e07}{Clear\+Vectorunit}} ()=0
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a20126dfd7df2a20250b739a76079ec4b}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_acc62355c74221496ed647a05b2e5b13e}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_af0aad8c8c52442c3bab172cd123a4e57}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a8065ac1f793cb8743ffaefac03720850}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afc6289e71640bfbecbd97f71dc905c3b}{Gen\+InstrR}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a534db77c149492eb5e44bccfa4ed612c}{Gen\+Instr\+R4}} (uint8\+\_\+t funct2, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs3, \mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}} frm)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ada8c8d3b912517e0889ceccabd10eb98}{Gen\+Instr\+R4}} (uint8\+\_\+t funct2, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs3, \mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}} frm)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ababdee354a86a6697f62ce56005518f5}{Gen\+Instr\+RAtomic}} (uint8\+\_\+t funct5, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} aq, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} rl, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a2e204f362c62c99bb1f17a25274dfe6b}{Gen\+Instr\+RFrm}} (uint8\+\_\+t funct7, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}} frm)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{Gen\+InstrI}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a0d3819515837df5f29b007dfd9beeafe}{Gen\+InstrI}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}{Gen\+Instr\+IShift}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{Gen\+Instr\+IShiftW}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772}{Gen\+InstrS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aff40609742ad979630ec863150e1bda2}{Gen\+InstrS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d}{Gen\+InstrB}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_abda53bd8096c02126436565d95878481}{Gen\+InstrU}} (\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, int32\+\_\+t imm20)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a31d8f40d722d5743a00c1053dc9782c4}{Gen\+InstrJ}} (\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, int32\+\_\+t imm20)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a77c606d067fa7ac0c7b3b76b0fe4895a}{Gen\+Instr\+CR}} (uint8\+\_\+t funct4, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ad60665c72d3f4fd44903c96cdeb46c49}{Gen\+Instr\+CA}} (uint8\+\_\+t funct6, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, uint8\+\_\+t funct, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a1d3baeb7b2aed30f6e7c475b9dacb201}{Gen\+Instr\+CI}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, int8\+\_\+t imm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a81049efd581890d0cf800f8ac6732c23}{Gen\+Instr\+CIU}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, uint8\+\_\+t uimm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_acdbd81ea0a3dfa63997cb9e1d42b7725}{Gen\+Instr\+CIU}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, uint8\+\_\+t uimm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_adb601bbea0954489184c396c47977446}{Gen\+Instr\+CIW}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, uint8\+\_\+t uimm8)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aef0643289d719fa98306a9945f1ac83f}{Gen\+Instr\+CSS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, uint8\+\_\+t uimm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ad2e5eb5d84aef305472ed02ced8248a7}{Gen\+Instr\+CSS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, uint8\+\_\+t uimm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a9c47b06cb14d448c65ce612ab4a64590}{Gen\+Instr\+CL}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a6dd992bf7eb97c23bcd70f756b6bf958}{Gen\+Instr\+CL}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ad8d15d9a290e13f162ae61315b595c0f}{Gen\+Instr\+CS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a9ea0e58070c3c3451a5d05399e1c5949}{Gen\+Instr\+CS}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm5)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a8e93a09f6d213f050c44885cd5e05a3e}{Gen\+Instr\+CJ}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, uint16\+\_\+t uint11)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a77df2359423b7b7186f4510b3560816e}{Gen\+Instr\+CB}} (uint8\+\_\+t funct3, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t uimm8)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab358318c561bf54f73abfb75966d30f8}{Gen\+Instr\+CBA}} (uint8\+\_\+t funct3, uint8\+\_\+t funct2, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}} opcode, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int8\+\_\+t imm6)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a2435c7beb4d86ab767dee966fdc5ea62}{Gen\+Instr\+Branch\+CC\+\_\+rri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a3bffedf0cb06c6f357fd8d37b0fe2ee1}{Gen\+Instr\+Load\+\_\+ri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a96819bf0b7c8403b1dac82b59aade514}{Gen\+Instr\+Store\+\_\+rri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a3fe7132e79ed0c6a1213db38a4a8587d}{Gen\+Instr\+ALU\+\_\+ri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a54eb09cfaa2661fae13d2779d6f2c5f5}{Gen\+Instr\+Shift\+\_\+ri}} (\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} arithshift, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{Gen\+Instr\+ALU\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a78ba2ada73b5e6a6fc9a00c930e692db}{Gen\+Instr\+CSR\+\_\+ir}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{namespacev8_1_1internal_ab61883ba91681ec3a17ac5f2c889e337}{Control\+Status\+Reg}} csr, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a93017ca32f77b3d92eece20a409f4c7c}{Gen\+Instr\+CSR\+\_\+ii}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{namespacev8_1_1internal_ab61883ba91681ec3a17ac5f2c889e337}{Control\+Status\+Reg}} csr, uint8\+\_\+t rs1)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aed99eeb6bcc2da3129a056d8f0baa6f6}{Gen\+Instr\+Shift\+W\+\_\+ri}} (\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} arithshift, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c}{Gen\+Instr\+ALUW\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a8c6004de8a02e11050fb83dd9e959ef6}{Gen\+Instr\+Priv}} (uint8\+\_\+t funct7, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_adb88251b69568c10eac6a439000f2a4d}{Gen\+Instr\+Load\+FP\+\_\+ri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a986b4203cbddabe1645f00246bf683a5}{Gen\+Instr\+Store\+FP\+\_\+rri}} (uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2, int16\+\_\+t imm12)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_aab88bf8af5ce22a96aab492f9b547033}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ae8f0abccbd91606ce549555db38ea084}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a531a38d49f0ef5f94d42a5eeaa5f96d1}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab12e2f0f1246d426a4172a3edbb82f51}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ac14e17b325c635f4b40f0d7178d22237}{Gen\+Instr\+ALUFP\+\_\+rr}} (uint8\+\_\+t funct7, uint8\+\_\+t funct3, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}} rs2)
\item 
virtual void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ac1dff23356d0b8954014f36788029275}{Block\+Trampoline\+Pool\+For}} (int instructions)=0
\end{DoxyCompactItemize}


\doxysubsection{Member Enumeration Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!OffsetSize@{OffsetSize}}
\index{OffsetSize@{OffsetSize}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{OffsetSize}{OffsetSize}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}{v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Offset\+Size}} \+: int\hspace{0.3cm}{\ttfamily [protected]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset21@{kOffset21}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset21@{kOffset21}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028}} 
k\+Offset21&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset12@{kOffset12}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset12@{kOffset12}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6}} 
k\+Offset12&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset20@{kOffset20}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset20@{kOffset20}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e}} 
k\+Offset20&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset13@{kOffset13}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset13@{kOffset13}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db}} 
k\+Offset13&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset32@{kOffset32}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset32@{kOffset32}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2}} 
k\+Offset32&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset11@{kOffset11}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset11@{kOffset11}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b}} 
k\+Offset11&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kOffset9@{kOffset9}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!kOffset9@{kOffset9}}}\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec}} 
k\+Offset9&\\
\hline

\end{DoxyEnumFields}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ac1dff23356d0b8954014f36788029275}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ac1dff23356d0b8954014f36788029275}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!BlockTrampolinePoolFor@{BlockTrampolinePoolFor}}
\index{BlockTrampolinePoolFor@{BlockTrampolinePoolFor}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{BlockTrampolinePoolFor()}{BlockTrampolinePoolFor()}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Block\+Trampoline\+Pool\+For (\begin{DoxyParamCaption}\item[{int}]{instructions }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a931dd9f1fe38ab728968056f885ef2e4}{v8\+::internal\+::\+Assembler}}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a931dd9f1fe38ab728968056f885ef2e4}{v8\+::internal\+::\+Assembler}}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a931dd9f1fe38ab728968056f885ef2e4}{v8\+::internal\+::\+Assembler}}, and \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a931dd9f1fe38ab728968056f885ef2e4}{v8\+::internal\+::\+Assembler}}.

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a55719019600ad1623ed7abd3613b2c94}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a55719019600ad1623ed7abd3613b2c94}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!branch\_offset\_helper@{branch\_offset\_helper}}
\index{branch\_offset\_helper@{branch\_offset\_helper}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{branch\_offset\_helper()}{branch\_offset\_helper()}}
{\footnotesize\ttfamily virtual int32\+\_\+t v8\+::internal\+::\+Assembler\+Riscv\+Base\+::branch\+\_\+offset\+\_\+helper (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Label}{Label}} $\ast$}]{L,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a662c13f64df1df2bcdfb75d7cd9848d1}{Offset\+Size}}}]{bits }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aae563d42d86f22abb69e9b5c24330e07}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aae563d42d86f22abb69e9b5c24330e07}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!ClearVectorunit@{ClearVectorunit}}
\index{ClearVectorunit@{ClearVectorunit}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{ClearVectorunit()}{ClearVectorunit()}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Clear\+Vectorunit (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa9799908e1a9256a48c79355abc54e89}{v8\+::internal\+::\+Assembler}}.

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a26fc099c51302be428ad764d6207fb4c}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!emit@{emit}}
\index{emit@{emit}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{emit()}{emit()}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a3324b07f01a8527a75c5c72a4c09d9d9}{Instr}}}]{x }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7c53a5f2818abfa98bcd114bfe303c31}{v8\+::internal\+::\+Assembler}}.

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a5e64ced9ca6078bf64b4cbeb2e269dfa}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a5e64ced9ca6078bf64b4cbeb2e269dfa}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!emit@{emit}}
\index{emit@{emit}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{emit()}{emit()}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4cf6951fd6c403501ba8252a5bd7d844}{Short\+Instr}}}]{x }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a231c2afc72fd27929e962fb27fa4a8c0}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a231c2afc72fd27929e962fb27fa4a8c0}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!emit@{emit}}
\index{emit@{emit}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{emit()}{emit()}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily virtual void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::emit (\begin{DoxyParamCaption}\item[{uint64\+\_\+t}]{x }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [pure virtual]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a3fe7132e79ed0c6a1213db38a4a8587d}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a3fe7132e79ed0c6a1213db38a4a8587d}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALU\_ri@{GenInstrALU\_ri}}
\index{GenInstrALU\_ri@{GenInstrALU\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALU\_ri()}{GenInstrALU\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+ri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALU\_rr@{GenInstrALU\_rr}}
\index{GenInstrALU\_rr@{GenInstrALU\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALU\_rr()}{GenInstrALU\_rr()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aab88bf8af5ce22a96aab492f9b547033}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aab88bf8af5ce22a96aab492f9b547033}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a531a38d49f0ef5f94d42a5eeaa5f96d1}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a531a38d49f0ef5f94d42a5eeaa5f96d1}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ae8f0abccbd91606ce549555db38ea084}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ae8f0abccbd91606ce549555db38ea084}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ac14e17b325c635f4b40f0d7178d22237}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ac14e17b325c635f4b40f0d7178d22237}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ab12e2f0f1246d426a4172a3edbb82f51}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ab12e2f0f1246d426a4172a3edbb82f51}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUFP\_rr@{GenInstrALUFP\_rr}}
\index{GenInstrALUFP\_rr@{GenInstrALUFP\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUFP\_rr()}{GenInstrALUFP\_rr()}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUFP\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrALUW\_rr@{GenInstrALUW\_rr}}
\index{GenInstrALUW\_rr@{GenInstrALUW\_rr}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrALUW\_rr()}{GenInstrALUW\_rr()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUW\+\_\+rr (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ac0a0f751a7516b29245d342e9cd4795d}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrB@{GenInstrB}}
\index{GenInstrB@{GenInstrB}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrB()}{GenInstrB()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrB (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a2435c7beb4d86ab767dee966fdc5ea62}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a2435c7beb4d86ab767dee966fdc5ea62}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrBranchCC\_rri@{GenInstrBranchCC\_rri}}
\index{GenInstrBranchCC\_rri@{GenInstrBranchCC\_rri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrBranchCC\_rri()}{GenInstrBranchCC\_rri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Branch\+CC\+\_\+rri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ad60665c72d3f4fd44903c96cdeb46c49}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ad60665c72d3f4fd44903c96cdeb46c49}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCA@{GenInstrCA}}
\index{GenInstrCA@{GenInstrCA}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCA()}{GenInstrCA()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CA (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct6,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{uint8\+\_\+t}]{funct,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a77df2359423b7b7186f4510b3560816e}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a77df2359423b7b7186f4510b3560816e}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCB@{GenInstrCB}}
\index{GenInstrCB@{GenInstrCB}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCB()}{GenInstrCB()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CB (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm8 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ab358318c561bf54f73abfb75966d30f8}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ab358318c561bf54f73abfb75966d30f8}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCBA@{GenInstrCBA}}
\index{GenInstrCBA@{GenInstrCBA}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCBA()}{GenInstrCBA()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CBA (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{uint8\+\_\+t}]{funct2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int8\+\_\+t}]{imm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a1d3baeb7b2aed30f6e7c475b9dacb201}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a1d3baeb7b2aed30f6e7c475b9dacb201}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCI@{GenInstrCI}}
\index{GenInstrCI@{GenInstrCI}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCI()}{GenInstrCI()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CI (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{int8\+\_\+t}]{imm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_acdbd81ea0a3dfa63997cb9e1d42b7725}\label{classv8_1_1internal_1_1AssemblerRiscvBase_acdbd81ea0a3dfa63997cb9e1d42b7725}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCIU@{GenInstrCIU}}
\index{GenInstrCIU@{GenInstrCIU}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCIU()}{GenInstrCIU()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CIU (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{uint8\+\_\+t}]{uimm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a81049efd581890d0cf800f8ac6732c23}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a81049efd581890d0cf800f8ac6732c23}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCIU@{GenInstrCIU}}
\index{GenInstrCIU@{GenInstrCIU}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCIU()}{GenInstrCIU()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CIU (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{uint8\+\_\+t}]{uimm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_adb601bbea0954489184c396c47977446}\label{classv8_1_1internal_1_1AssemblerRiscvBase_adb601bbea0954489184c396c47977446}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCIW@{GenInstrCIW}}
\index{GenInstrCIW@{GenInstrCIW}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCIW()}{GenInstrCIW()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CIW (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{uint8\+\_\+t}]{uimm8 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a8e93a09f6d213f050c44885cd5e05a3e}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a8e93a09f6d213f050c44885cd5e05a3e}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCJ@{GenInstrCJ}}
\index{GenInstrCJ@{GenInstrCJ}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCJ()}{GenInstrCJ()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CJ (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{uint16\+\_\+t}]{uint11 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a6dd992bf7eb97c23bcd70f756b6bf958}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a6dd992bf7eb97c23bcd70f756b6bf958}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCL@{GenInstrCL}}
\index{GenInstrCL@{GenInstrCL}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCL()}{GenInstrCL()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CL (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a9c47b06cb14d448c65ce612ab4a64590}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a9c47b06cb14d448c65ce612ab4a64590}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCL@{GenInstrCL}}
\index{GenInstrCL@{GenInstrCL}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCL()}{GenInstrCL()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CL (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a77c606d067fa7ac0c7b3b76b0fe4895a}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a77c606d067fa7ac0c7b3b76b0fe4895a}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCR@{GenInstrCR}}
\index{GenInstrCR@{GenInstrCR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCR()}{GenInstrCR()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct4,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a9ea0e58070c3c3451a5d05399e1c5949}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a9ea0e58070c3c3451a5d05399e1c5949}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCS@{GenInstrCS}}
\index{GenInstrCS@{GenInstrCS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCS()}{GenInstrCS()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ad8d15d9a290e13f162ae61315b595c0f}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ad8d15d9a290e13f162ae61315b595c0f}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCS@{GenInstrCS}}
\index{GenInstrCS@{GenInstrCS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCS()}{GenInstrCS()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{uimm5 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a93017ca32f77b3d92eece20a409f4c7c}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a93017ca32f77b3d92eece20a409f4c7c}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCSR\_ii@{GenInstrCSR\_ii}}
\index{GenInstrCSR\_ii@{GenInstrCSR\_ii}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCSR\_ii()}{GenInstrCSR\_ii()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CSR\+\_\+ii (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ab61883ba91681ec3a17ac5f2c889e337}{Control\+Status\+Reg}}}]{csr,  }\item[{uint8\+\_\+t}]{rs1 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a78ba2ada73b5e6a6fc9a00c930e692db}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a78ba2ada73b5e6a6fc9a00c930e692db}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCSR\_ir@{GenInstrCSR\_ir}}
\index{GenInstrCSR\_ir@{GenInstrCSR\_ir}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCSR\_ir()}{GenInstrCSR\_ir()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CSR\+\_\+ir (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ab61883ba91681ec3a17ac5f2c889e337}{Control\+Status\+Reg}}}]{csr,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aef0643289d719fa98306a9945f1ac83f}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aef0643289d719fa98306a9945f1ac83f}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCSS@{GenInstrCSS}}
\index{GenInstrCSS@{GenInstrCSS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCSS()}{GenInstrCSS()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CSS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{uint8\+\_\+t}]{uimm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ad2e5eb5d84aef305472ed02ced8248a7}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ad2e5eb5d84aef305472ed02ced8248a7}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrCSS@{GenInstrCSS}}
\index{GenInstrCSS@{GenInstrCSS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrCSS()}{GenInstrCSS()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+CSS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{uint8\+\_\+t}]{uimm6 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a0d3819515837df5f29b007dfd9beeafe}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a0d3819515837df5f29b007dfd9beeafe}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrI@{GenInstrI}}
\index{GenInstrI@{GenInstrI}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrI()}{GenInstrI()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrI (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrI@{GenInstrI}}
\index{GenInstrI@{GenInstrI}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrI()}{GenInstrI()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrI (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}\label{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrIShift@{GenInstrIShift}}
\index{GenInstrIShift@{GenInstrIShift}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrIShift()}{GenInstrIShift()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrIShiftW@{GenInstrIShiftW}}
\index{GenInstrIShiftW@{GenInstrIShiftW}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrIShiftW()}{GenInstrIShiftW()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShiftW (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a31d8f40d722d5743a00c1053dc9782c4}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a31d8f40d722d5743a00c1053dc9782c4}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrJ@{GenInstrJ}}
\index{GenInstrJ@{GenInstrJ}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrJ()}{GenInstrJ()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrJ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{int32\+\_\+t}]{imm20 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a3bffedf0cb06c6f357fd8d37b0fe2ee1}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a3bffedf0cb06c6f357fd8d37b0fe2ee1}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrLoad\_ri@{GenInstrLoad\_ri}}
\index{GenInstrLoad\_ri@{GenInstrLoad\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrLoad\_ri()}{GenInstrLoad\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Load\+\_\+ri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_adb88251b69568c10eac6a439000f2a4d}\label{classv8_1_1internal_1_1AssemblerRiscvBase_adb88251b69568c10eac6a439000f2a4d}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrLoadFP\_ri@{GenInstrLoadFP\_ri}}
\index{GenInstrLoadFP\_ri@{GenInstrLoadFP\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrLoadFP\_ri()}{GenInstrLoadFP\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Load\+FP\+\_\+ri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a8c6004de8a02e11050fb83dd9e959ef6}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a8c6004de8a02e11050fb83dd9e959ef6}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrPriv@{GenInstrPriv}}
\index{GenInstrPriv@{GenInstrPriv}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrPriv()}{GenInstrPriv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Priv (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a20126dfd7df2a20250b739a76079ec4b}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a20126dfd7df2a20250b739a76079ec4b}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a8065ac1f793cb8743ffaefac03720850}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a8065ac1f793cb8743ffaefac03720850}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_af0aad8c8c52442c3bab172cd123a4e57}\label{classv8_1_1internal_1_1AssemblerRiscvBase_af0aad8c8c52442c3bab172cd123a4e57}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_afc6289e71640bfbecbd97f71dc905c3b}\label{classv8_1_1internal_1_1AssemblerRiscvBase_afc6289e71640bfbecbd97f71dc905c3b}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_acc62355c74221496ed647a05b2e5b13e}\label{classv8_1_1internal_1_1AssemblerRiscvBase_acc62355c74221496ed647a05b2e5b13e}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR@{GenInstrR}}
\index{GenInstrR@{GenInstrR}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR()}{GenInstrR()}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ada8c8d3b912517e0889ceccabd10eb98}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ada8c8d3b912517e0889ceccabd10eb98}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR4@{GenInstrR4}}
\index{GenInstrR4@{GenInstrR4}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR4()}{GenInstrR4()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+R4 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}}}]{frm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a534db77c149492eb5e44bccfa4ed612c}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a534db77c149492eb5e44bccfa4ed612c}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrR4@{GenInstrR4}}
\index{GenInstrR4@{GenInstrR4}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrR4()}{GenInstrR4()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+R4 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}}}]{frm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ababdee354a86a6697f62ce56005518f5}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ababdee354a86a6697f62ce56005518f5}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrRAtomic@{GenInstrRAtomic}}
\index{GenInstrRAtomic@{GenInstrRAtomic}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrRAtomic()}{GenInstrRAtomic()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+RAtomic (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct5,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{aq,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{rl,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a2e204f362c62c99bb1f17a25274dfe6b}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a2e204f362c62c99bb1f17a25274dfe6b}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrRFrm@{GenInstrRFrm}}
\index{GenInstrRFrm@{GenInstrRFrm}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrRFrm()}{GenInstrRFrm()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+RFrm (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct7,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_ae44b680736024dd587e6d14f2db2a13b}{FPURounding\+Mode}}}]{frm }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aff40609742ad979630ec863150e1bda2}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aff40609742ad979630ec863150e1bda2}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrS@{GenInstrS}}
\index{GenInstrS@{GenInstrS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrS()}{GenInstrS()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772}\label{classv8_1_1internal_1_1AssemblerRiscvBase_ab0aa6607019bcf62d0c0fb7a4c155772}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrS@{GenInstrS}}
\index{GenInstrS@{GenInstrS}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrS()}{GenInstrS()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrS (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a54eb09cfaa2661fae13d2779d6f2c5f5}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a54eb09cfaa2661fae13d2779d6f2c5f5}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrShift\_ri@{GenInstrShift\_ri}}
\index{GenInstrShift\_ri@{GenInstrShift\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrShift\_ri()}{GenInstrShift\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Shift\+\_\+ri (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{arithshift,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_aed99eeb6bcc2da3129a056d8f0baa6f6}\label{classv8_1_1internal_1_1AssemblerRiscvBase_aed99eeb6bcc2da3129a056d8f0baa6f6}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrShiftW\_ri@{GenInstrShiftW\_ri}}
\index{GenInstrShiftW\_ri@{GenInstrShiftW\_ri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrShiftW\_ri()}{GenInstrShiftW\_ri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Shift\+W\+\_\+ri (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{arithshift,  }\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a96819bf0b7c8403b1dac82b59aade514}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a96819bf0b7c8403b1dac82b59aade514}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrStore\_rri@{GenInstrStore\_rri}}
\index{GenInstrStore\_rri@{GenInstrStore\_rri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrStore\_rri()}{GenInstrStore\_rri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Store\+\_\+rri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_a986b4203cbddabe1645f00246bf683a5}\label{classv8_1_1internal_1_1AssemblerRiscvBase_a986b4203cbddabe1645f00246bf683a5}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrStoreFP\_rri@{GenInstrStoreFP\_rri}}
\index{GenInstrStoreFP\_rri@{GenInstrStoreFP\_rri}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrStoreFP\_rri()}{GenInstrStoreFP\_rri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+Store\+FP\+\_\+rri (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{funct3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1FPURegister}{FPURegister}}}]{rs2,  }\item[{int16\+\_\+t}]{imm12 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRiscvBase_abda53bd8096c02126436565d95878481}\label{classv8_1_1internal_1_1AssemblerRiscvBase_abda53bd8096c02126436565d95878481}} 
\index{v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}!GenInstrU@{GenInstrU}}
\index{GenInstrU@{GenInstrU}!v8::internal::AssemblerRiscvBase@{v8::internal::AssemblerRiscvBase}}
\doxysubsubsection{\texorpdfstring{GenInstrU()}{GenInstrU()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+InstrU (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97}{Base\+Opcode}}}]{opcode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{int32\+\_\+t}]{imm20 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{base-assembler-riscv_8h}{base-\/assembler-\/riscv.\+h}}\item 
\mbox{\hyperlink{base-assembler-riscv_8cc}{base-\/assembler-\/riscv.\+cc}}\end{DoxyCompactItemize}
