From a25d77cb19a29c0660ffc1c5e6dba9058698c982 Mon Sep 17 00:00:00 2001
From: Tawfik Bayouk <tawfik@marvell.com>
Date: Tue, 21 Aug 2012 17:35:38 +0300
Subject: [PATCH 0193/1825] DSMP syncing CC to release 2.1.0

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 191cf2c75b06517c166f46c31cd03594717f5b84

Change-Id: Ib5c39588f0cfee6b9c36d8c9b0b918b5bc088c07
Signed-off-by: Tawfik Bayouk <tawfik@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIfRegs.h |    9 +++++----
 1 files changed, 5 insertions(+), 4 deletions(-)

diff --git a/arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIfRegs.h b/arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIfRegs.h
index 1d15df5..7953fad 100644
--- a/arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIfRegs.h
+++ b/arch/arm/plat-armada/mv_hal/ddr2_3/mvDramIfRegs.h
@@ -151,12 +151,13 @@ extern "C" {
 #define REG_SDRAM_CONFIG_ECC_OFFS                               18
 #define REG_STATIC_DRAM_DLB_CONTROL                             0x1700
 #define DLB_ENABLE 0x1
-#define DLB_WRITE_COALESING 0x4
-#define DLB_AXI_PREFETCH_EN 0x8
-#define DLB_BUS_Optimization_Weights_REG     0x1704
-#define DLB_Eviction_Timers_Register_REG     0x1710
+#define DLB_WRITE_COALESING (0x1 << 2)
+#define DLB_AXI_PREFETCH_EN (0x1 << 3)
+#define DLB_MBUS_PREFETCH_EN (0x1 << 4)
 #define PreFetchNLnSzTr (0x1 << 6)
 #define PF_RegretEn (0x1<<9)
+#define DLB_BUS_Optimization_Weights_REG     0x1704
+#define DLB_Eviction_Timers_Register_REG     0x1710
 #define SameBankOPageWeight (0x1 << 0)
 #define DiffBankOPageWeight (0x1 << 2)
 #define SameCmdWeight (0x1 << 6)
-- 
1.7.5.4

