

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4'
================================================================
* Date:           Sat Mar  9 22:44:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  81.980 us|  81.980 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_3_VITIS_LOOP_62_4  |     4097|     4097|        18|         16|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     234|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     229|    -|
|Register         |        -|     -|     268|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     268|     463|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln60_1_fu_196_p2               |         +|   0|  0|  13|           5|           1|
    |add_ln60_fu_170_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln62_fu_300_p2                 |         +|   0|  0|  13|           5|           1|
    |add_ln64_1_fu_252_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln64_fu_218_p2                 |         +|   0|  0|  70|          63|          63|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_164_p2                |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln62_fu_182_p2                |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |select_ln28_1_fu_202_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln28_fu_188_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 234|         172|         163|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  81|         17|    1|         17|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_1_load             |   9|          2|    5|         10|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_AW                         |   9|          2|    1|          2|
    |gmem_blk_n_B                          |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |i_fu_84                               |   9|          2|    5|         10|
    |indvar_flatten_fu_88                  |   9|          2|    9|         18|
    |j_1_fu_80                             |   9|          2|    5|         10|
    |m_axi_gmem_ARADDR                     |  13|          3|   64|        192|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 229|         50|  112|        303|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |gmem_addr_2_read_reg_353     |  32|   0|   32|          0|
    |gmem_addr_2_reg_340          |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_358     |  32|   0|   32|          0|
    |gmem_addr_3_reg_346          |  64|   0|   64|          0|
    |i_fu_84                      |   5|   0|    5|          0|
    |icmp_ln60_reg_331            |   1|   0|    1|          0|
    |indvar_flatten_fu_88         |   9|   0|    9|          0|
    |j_1_fu_80                    |   5|   0|    5|          0|
    |select_ln28_reg_335          |   5|   0|    5|          0|
    |sub_reg_373                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 268|   0|  268|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|grp_fu_224_p_din0    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|grp_fu_224_p_din1    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|grp_fu_224_p_opcode  |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|grp_fu_224_p_dout0   |   in|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|grp_fu_224_p_ce      |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                 gmem|       pointer|
|sext_ln60            |   in|   62|     ap_none|                                            sext_ln60|        scalar|
|data                 |   in|   64|     ap_none|                                                 data|        scalar|
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 21 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data"   --->   Operation 24 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln60_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln60"   --->   Operation 25 'read' 'sext_ln60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln60_cast = sext i62 %sext_ln60_read"   --->   Operation 26 'sext' 'sext_ln60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [covariance_no_taffo.c:60]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%icmp_ln60 = icmp_eq  i9 %indvar_flatten_load, i9 256" [covariance_no_taffo.c:60]   --->   Operation 35 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%add_ln60 = add i9 %indvar_flatten_load, i9 1" [covariance_no_taffo.c:60]   --->   Operation 36 'add' 'add_ln60' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc28, void %for.body36.lr.ph.preheader.exitStub" [covariance_no_taffo.c:60]   --->   Operation 37 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_1_load = load i5 %j_1" [covariance_no_taffo.c:62]   --->   Operation 38 'load' 'j_1_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [covariance_no_taffo.c:60]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln62 = icmp_eq  i5 %j_1_load, i5 16" [covariance_no_taffo.c:62]   --->   Operation 40 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.62ns)   --->   "%select_ln28 = select i1 %icmp_ln62, i5 0, i5 %j_1_load" [covariance_no_taffo.c:28]   --->   Operation 41 'select' 'select_ln28' <Predicate = (!icmp_ln60)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.09ns)   --->   "%add_ln60_1 = add i5 %i_load, i5 1" [covariance_no_taffo.c:60]   --->   Operation 42 'add' 'add_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.62ns)   --->   "%select_ln28_1 = select i1 %icmp_ln62, i5 %add_ln60_1, i5 %i_load" [covariance_no_taffo.c:28]   --->   Operation 43 'select' 'select_ln28_1' <Predicate = (!icmp_ln60)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %select_ln28_1" [covariance_no_taffo.c:28]   --->   Operation 44 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_2_cast = zext i5 %select_ln28" [covariance_no_taffo.c:28]   --->   Operation 45 'zext' 'j_2_cast' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln64 = add i63 %j_2_cast, i63 %sext_ln60_cast" [covariance_no_taffo.c:64]   --->   Operation 46 'add' 'add_ln64' <Predicate = (!icmp_ln60)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i63 %add_ln64" [covariance_no_taffo.c:64]   --->   Operation 47 'sext' 'sext_ln64_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln64_1" [covariance_no_taffo.c:64]   --->   Operation 48 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i5 %select_ln28" [covariance_no_taffo.c:64]   --->   Operation 49 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %trunc_ln28, i4 %trunc_ln64, i2 0" [covariance_no_taffo.c:64]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %shl_ln1" [covariance_no_taffo.c:64]   --->   Operation 51 'zext' 'zext_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.81ns)   --->   "%add_ln64_1 = add i64 %zext_ln64, i64 %data_read" [covariance_no_taffo.c:64]   --->   Operation 52 'add' 'add_ln64_1' <Predicate = (!icmp_ln60)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_1, i32 2, i32 63" [covariance_no_taffo.c:64]   --->   Operation 53 'partselect' 'trunc_ln64_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln64_1" [covariance_no_taffo.c:64]   --->   Operation 54 'sext' 'sext_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln64" [covariance_no_taffo.c:64]   --->   Operation 55 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln62 = store i9 %add_ln60, i9 %indvar_flatten" [covariance_no_taffo.c:62]   --->   Operation 56 'store' 'store_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.84>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln62 = store i5 %select_ln28_1, i5 %i" [covariance_no_taffo.c:62]   --->   Operation 57 'store' 'store_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 58 [7/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 58 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 59 [6/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 59 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [7/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 60 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 61 [5/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 61 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 62 [6/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 62 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 63 [4/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 63 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 64 [5/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 64 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 65 [3/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 65 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 66 [4/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 66 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 67 [2/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 67 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 68 [3/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 68 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 69 [1/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [covariance_no_taffo.c:64]   --->   Operation 69 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [2/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 70 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 71 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2" [covariance_no_taffo.c:64]   --->   Operation 71 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 72 [1/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 72 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 73 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 73 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 13.1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %gmem_addr_2_read" [covariance_no_taffo.c:64]   --->   Operation 74 'bitcast' 'bitcast_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %gmem_addr_3_read" [covariance_no_taffo.c:64]   --->   Operation 75 'bitcast' 'bitcast_ln64_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 76 [2/2] (13.1ns)   --->   "%sub = fsub i32 %bitcast_ln64_1, i32 %bitcast_ln64" [covariance_no_taffo.c:64]   --->   Operation 76 'fsub' 'sub' <Predicate = (!icmp_ln60)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 77 [1/2] (13.1ns)   --->   "%sub = fsub i32 %bitcast_ln64_1, i32 %bitcast_ln64" [covariance_no_taffo.c:64]   --->   Operation 77 'fsub' 'sub' <Predicate = (!icmp_ln60)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (14.6ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_3, i32 1" [covariance_no_taffo.c:64]   --->   Operation 78 'writereq' 'gmem_addr_3_req' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln64_2 = bitcast i32 %sub" [covariance_no_taffo.c:64]   --->   Operation 79 'bitcast' 'bitcast_ln64_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (14.6ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_3, i32 %bitcast_ln64_2, i4 15" [covariance_no_taffo.c:64]   --->   Operation 80 'write' 'write_ln64' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 81 [5/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 81 'writeresp' 'gmem_addr_3_resp' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 82 [4/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 82 'writeresp' 'gmem_addr_3_resp' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 83 [3/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 83 'writeresp' 'gmem_addr_3_resp' <Predicate = (!icmp_ln60)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 84 [1/1] (1.09ns)   --->   "%add_ln62 = add i5 %select_ln28, i5 1" [covariance_no_taffo.c:62]   --->   Operation 84 'add' 'add_ln62' <Predicate = (!icmp_ln60)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.84ns)   --->   "%store_ln62 = store i5 %add_ln62, i5 %j_1" [covariance_no_taffo.c:62]   --->   Operation 85 'store' 'store_ln62' <Predicate = (!icmp_ln60)> <Delay = 0.84>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 86 [2/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 86 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_3_VITIS_LOOP_62_4_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [covariance_no_taffo.c:29]   --->   Operation 90 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/5] (14.6ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_3" [covariance_no_taffo.c:64]   --->   Operation 91 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc25" [covariance_no_taffo.c:62]   --->   Operation 92 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                 (alloca           ) [ 0111111111111111100]
i                   (alloca           ) [ 0100000000000000000]
indvar_flatten      (alloca           ) [ 0100000000000000000]
data_read           (read             ) [ 0000000000000000000]
sext_ln60_read      (read             ) [ 0000000000000000000]
sext_ln60_cast      (sext             ) [ 0000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000]
store_ln0           (store            ) [ 0000000000000000000]
store_ln0           (store            ) [ 0000000000000000000]
store_ln0           (store            ) [ 0000000000000000000]
br_ln0              (br               ) [ 0000000000000000000]
indvar_flatten_load (load             ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000]
icmp_ln60           (icmp             ) [ 0111111111111111100]
add_ln60            (add              ) [ 0000000000000000000]
br_ln60             (br               ) [ 0000000000000000000]
j_1_load            (load             ) [ 0000000000000000000]
i_load              (load             ) [ 0000000000000000000]
icmp_ln62           (icmp             ) [ 0000000000000000000]
select_ln28         (select           ) [ 0011111111111111100]
add_ln60_1          (add              ) [ 0000000000000000000]
select_ln28_1       (select           ) [ 0000000000000000000]
trunc_ln28          (trunc            ) [ 0000000000000000000]
j_2_cast            (zext             ) [ 0000000000000000000]
add_ln64            (add              ) [ 0000000000000000000]
sext_ln64_1         (sext             ) [ 0000000000000000000]
gmem_addr_2         (getelementptr    ) [ 0011111111000000000]
trunc_ln64          (trunc            ) [ 0000000000000000000]
shl_ln1             (bitconcatenate   ) [ 0000000000000000000]
zext_ln64           (zext             ) [ 0000000000000000000]
add_ln64_1          (add              ) [ 0000000000000000000]
trunc_ln64_1        (partselect       ) [ 0000000000000000000]
sext_ln64           (sext             ) [ 0000000000000000000]
gmem_addr_3         (getelementptr    ) [ 0111111111111111111]
store_ln62          (store            ) [ 0000000000000000000]
store_ln62          (store            ) [ 0000000000000000000]
gmem_load_2_req     (readreq          ) [ 0000000000000000000]
gmem_addr_2_read    (read             ) [ 0000000000110000000]
gmem_load_3_req     (readreq          ) [ 0000000000000000000]
gmem_addr_3_read    (read             ) [ 0000000000010000000]
bitcast_ln64        (bitcast          ) [ 0000000000001000000]
bitcast_ln64_1      (bitcast          ) [ 0000000000001000000]
sub                 (fsub             ) [ 0000000000000100000]
gmem_addr_3_req     (writereq         ) [ 0000000000000000000]
bitcast_ln64_2      (bitcast          ) [ 0000000000000000000]
write_ln64          (write            ) [ 0000000000000000000]
add_ln62            (add              ) [ 0000000000000000000]
store_ln62          (store            ) [ 0000000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000]
specloopname_ln29   (specloopname     ) [ 0000000000000000000]
gmem_addr_3_resp    (writeresp        ) [ 0000000000000000000]
br_ln62             (br               ) [ 0000000000000000000]
ret_ln0             (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln60">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_60_3_VITIS_LOOP_62_4_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln60_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="62" slack="0"/>
<pin id="100" dir="0" index="1" bw="62" slack="0"/>
<pin id="101" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln60_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_writeresp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_3_req/3 gmem_addr_3_req/12 gmem_addr_3_resp/14 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gmem_addr_2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="8"/>
<pin id="121" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="gmem_addr_3_read_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="9"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/10 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln64_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="12"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="1" slack="0"/>
<pin id="134" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/13 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/11 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln60_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="62" slack="0"/>
<pin id="144" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="5" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="indvar_flatten_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln60_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln60_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_1_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln62_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln28_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln60_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln28_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln28_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="j_2_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln64_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="62" slack="0"/>
<pin id="221" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln64_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="63" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="gmem_addr_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln64_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shl_ln1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln64_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln64_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln64_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="62" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="7" slack="0"/>
<pin id="263" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln64_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="62" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="gmem_addr_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln62_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="0" index="1" bw="9" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln62_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="bitcast_ln64_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="bitcast_ln64_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64_1/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="bitcast_ln64_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64_2/13 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln62_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="15"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/16 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln62_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="15"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/16 "/>
</bind>
</comp>

<comp id="310" class="1005" name="j_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="324" class="1005" name="indvar_flatten_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_ln60_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="335" class="1005" name="select_ln28_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="15"/>
<pin id="337" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="340" class="1005" name="gmem_addr_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="gmem_addr_3_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="gmem_addr_2_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2"/>
<pin id="355" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="gmem_addr_3_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="bitcast_ln64_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64 "/>
</bind>
</comp>

<comp id="368" class="1005" name="bitcast_ln64_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="sub_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="137"><net_src comp="68" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="145"><net_src comp="98" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="176" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="179" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="182" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="179" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="188" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="142" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="188" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="210" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="238" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="92" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="170" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="202" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="80" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="320"><net_src comp="84" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="327"><net_src comp="88" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="334"><net_src comp="164" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="188" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="343"><net_src comp="228" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="349"><net_src comp="272" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="356"><net_src comp="118" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="361"><net_src comp="123" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="366"><net_src comp="288" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="371"><net_src comp="292" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="376"><net_src comp="138" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {12 13 14 15 16 17 18 }
 - Input state : 
	Port: covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4 : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4 : sext_ln60 | {1 }
	Port: covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4 : data | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln60 : 2
		add_ln60 : 2
		br_ln60 : 3
		j_1_load : 1
		i_load : 1
		icmp_ln62 : 2
		select_ln28 : 3
		add_ln60_1 : 2
		select_ln28_1 : 3
		trunc_ln28 : 4
		j_2_cast : 4
		add_ln64 : 5
		sext_ln64_1 : 6
		gmem_addr_2 : 7
		trunc_ln64 : 4
		shl_ln1 : 5
		zext_ln64 : 6
		add_ln64_1 : 7
		trunc_ln64_1 : 8
		sext_ln64 : 9
		gmem_addr_3 : 10
		store_ln62 : 3
		store_ln62 : 4
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sub : 1
	State 12
	State 13
		write_ln64 : 1
	State 14
	State 15
	State 16
		store_ln62 : 1
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_138          |    2    |   177   |   194   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln60_fu_170       |    0    |    0    |    16   |
|          |       add_ln60_1_fu_196      |    0    |    0    |    13   |
|    add   |        add_ln64_fu_218       |    0    |    0    |    69   |
|          |       add_ln64_1_fu_252      |    0    |    0    |    71   |
|          |        add_ln62_fu_300       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln60_fu_164       |    0    |    0    |    11   |
|          |       icmp_ln62_fu_182       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln28_fu_188      |    0    |    0    |    5    |
|          |     select_ln28_1_fu_202     |    0    |    0    |    5    |
|----------|------------------------------|---------|---------|---------|
|          |     data_read_read_fu_92     |    0    |    0    |    0    |
|   read   |   sext_ln60_read_read_fu_98  |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_118 |    0    |    0    |    0    |
|          | gmem_addr_3_read_read_fu_123 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_104      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_111     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln64_write_fu_129   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     sext_ln60_cast_fu_142    |    0    |    0    |    0    |
|   sext   |      sext_ln64_1_fu_224      |    0    |    0    |    0    |
|          |       sext_ln64_fu_268       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln28_fu_210      |    0    |    0    |    0    |
|          |       trunc_ln64_fu_234      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |        j_2_cast_fu_214       |    0    |    0    |    0    |
|          |       zext_ln64_fu_248       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln1_fu_238        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|      trunc_ln64_1_fu_258     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   177   |   406   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| bitcast_ln64_1_reg_368 |   32   |
|  bitcast_ln64_reg_363  |   32   |
|gmem_addr_2_read_reg_353|   32   |
|   gmem_addr_2_reg_340  |   32   |
|gmem_addr_3_read_reg_358|   32   |
|   gmem_addr_3_reg_346  |   32   |
|        i_reg_317       |    5   |
|    icmp_ln60_reg_331   |    1   |
| indvar_flatten_reg_324 |    9   |
|       j_1_reg_310      |    5   |
|   select_ln28_reg_335  |    5   |
|       sub_reg_373      |   32   |
+------------------------+--------+
|          Total         |   249  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_111 |  p0  |   3  |   1  |    3   |
|      grp_fu_138      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_138      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   131  || 2.54614 ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   177  |   406  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   249  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   426  |   424  |
+-----------+--------+--------+--------+--------+
