/* Generated by Yosys 0.8 (git sha1 a58571d0, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* top =  1  *)
(* src = "iob-cache.v:10" *)
module iob_cache(clk, reset, valid, addr, wdata, wstrb, rdata, ready, debug, force_inv_in, force_inv_out, wtb_empty_in, wtb_empty_out, mem_valid, mem_addr, mem_wdata, mem_wstrb, mem_rdata, mem_ready);
  (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:119" *)
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire [2:0] _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:118" *)
  wire _0011_;
  (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:118" *)
  wire _0012_;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:134" *)
  wire _0013_;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:160" *)
  wire [3:0] _0014_;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:181" *)
  wire _0015_;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:152" *)
  wire _0016_;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:170" *)
  wire _0017_;
  wire _0018_;
  wire _0019_;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:126" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _0020_;
  (* src = "iob-cache.v:155|cache-memory.v:442" *)
  wire _0021_;
  (* src = "iob-cache.v:155|cache-memory.v:431" *)
  wire [7:0] _0022_;
  (* src = "iob-cache.v:155|cache-memory.v:398" *)
  wire _0023_;
  (* src = "iob-cache.v:155|cache-memory.v:385" *)
  wire [7:0] _0024_;
  (* src = "iob-cache.v:155|cache-memory.v:147" *)
  wire _0025_;
  (* src = "iob-cache.v:155|cache-memory.v:147" *)
  wire _0026_;
  (* src = "iob-cache.v:155|cache-memory.v:188" *)
  wire _0027_;
  (* src = "iob-cache.v:155|cache-memory.v:188" *)
  wire _0028_;
  (* src = "iob-cache.v:155|cache-memory.v:196" *)
  wire _0029_;
  (* src = "iob-cache.v:155|cache-memory.v:247" *)
  wire _0030_;
  (* src = "iob-cache.v:155|cache-memory.v:247" *)
  wire _0031_;
  (* src = "iob-cache.v:155|cache-memory.v:247" *)
  wire _0032_;
  (* src = "iob-cache.v:155|cache-memory.v:262" *)
  wire [7:0] _0033_;
  (* src = "iob-cache.v:155|cache-memory.v:435" *)
  wire [31:0] _0034_;
  (* src = "iob-cache.v:155|cache-memory.v:436" *)
  wire _0035_;
  (* src = "iob-cache.v:155|cache-memory.v:446" *)
  wire _0036_;
  (* src = "iob-cache.v:155|cache-memory.v:188" *)
  wire _0037_;
  (* src = "iob-cache.v:155|cache-memory.v:188" *)
  wire _0038_;
  (* src = "iob-cache.v:155|cache-memory.v:247" *)
  wire _0039_;
  (* src = "iob-cache.v:155|cache-memory.v:422" *)
  wire _0040_;
  (* src = "iob-cache.v:155|cache-memory.v:147" *)
  wire _0041_;
  (* src = "iob-cache.v:155|cache-memory.v:92" *)
  wire _0042_;
  (* src = "iob-cache.v:155|cache-memory.v:147" *)
  wire _0043_;
  (* src = "iob-cache.v:155|cache-memory.v:196" *)
  wire _0044_;
  (* src = "iob-cache.v:155|cache-memory.v:435" *)
  wire [31:0] _0045_;
  (* src = "iob-cache.v:155|cache-memory.v:446" *)
  wire _0046_;
  (* src = "iob-cache.v:155|cache-memory.v:392" *)
  wire [31:0] _0047_;
  (* src = "iob-cache.v:155|cache-memory.v:437" *)
  wire [31:0] _0048_;
  wire [7:0] _0049_;
  wire [7:0] _0050_;
  (* src = "iob-cache.v:155|cache-memory.v:91" *)
  wire _0051_;
  (* src = "iob-cache.v:155|cache-memory.v:402" *)
  wire _0052_;
  (* src = "iob-cache.v:155|cache-memory.v:260" *)
  wire [7:0] _0053_;
  (* src = "iob-cache.v:155|cache-memory.v:262" *)
  wire [7:0] _0054_;
  (* src = "iob-cache.v:155|cache-memory.v:392" *)
  wire [31:0] _0055_;
  (* src = "iob-cache.v:155|cache-memory.v:435" *)
  wire [31:0] _0056_;
  (* src = "iob-cache.v:155|cache-memory.v:425" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _0057_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0058_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0059_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0060_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire [7:0] _0077_;
  wire [7:0] _0078_;
  wire [7:0] _0079_;
  wire [7:0] _0080_;
  wire [7:0] _0081_;
  wire [7:0] _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire [7:0] _0091_;
  wire [7:0] _0092_;
  wire [7:0] _0093_;
  wire [7:0] _0094_;
  wire [7:0] _0095_;
  wire [7:0] _0096_;
  wire [7:0] _0097_;
  wire [7:0] _0098_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0099_;
  wire [7:0] _0100_;
  wire [7:0] _0101_;
  wire [2:0] _0102_;
  wire [7:0] _0103_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0104_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0105_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0106_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire [7:0] _0123_;
  wire [7:0] _0124_;
  wire [7:0] _0125_;
  wire [7:0] _0126_;
  wire [7:0] _0127_;
  wire [7:0] _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire [7:0] _0137_;
  wire [7:0] _0138_;
  wire [7:0] _0139_;
  wire [7:0] _0140_;
  wire [7:0] _0141_;
  wire [7:0] _0142_;
  wire [7:0] _0143_;
  wire [7:0] _0144_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0145_;
  wire [7:0] _0146_;
  wire [7:0] _0147_;
  wire [2:0] _0148_;
  wire [7:0] _0149_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0150_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0151_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0152_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire [7:0] _0169_;
  wire [7:0] _0170_;
  wire [7:0] _0171_;
  wire [7:0] _0172_;
  wire [7:0] _0173_;
  wire [7:0] _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire [7:0] _0183_;
  wire [7:0] _0184_;
  wire [7:0] _0185_;
  wire [7:0] _0186_;
  wire [7:0] _0187_;
  wire [7:0] _0188_;
  wire [7:0] _0189_;
  wire [7:0] _0190_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0191_;
  wire [7:0] _0192_;
  wire [7:0] _0193_;
  wire [2:0] _0194_;
  wire [7:0] _0195_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0196_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0197_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0198_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire [7:0] _0215_;
  wire [7:0] _0216_;
  wire [7:0] _0217_;
  wire [7:0] _0218_;
  wire [7:0] _0219_;
  wire [7:0] _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire [7:0] _0229_;
  wire [7:0] _0230_;
  wire [7:0] _0231_;
  wire [7:0] _0232_;
  wire [7:0] _0233_;
  wire [7:0] _0234_;
  wire [7:0] _0235_;
  wire [7:0] _0236_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0237_;
  wire [7:0] _0238_;
  wire [7:0] _0239_;
  wire [2:0] _0240_;
  wire [7:0] _0241_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0242_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0243_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0244_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire [7:0] _0261_;
  wire [7:0] _0262_;
  wire [7:0] _0263_;
  wire [7:0] _0264_;
  wire [7:0] _0265_;
  wire [7:0] _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire [7:0] _0275_;
  wire [7:0] _0276_;
  wire [7:0] _0277_;
  wire [7:0] _0278_;
  wire [7:0] _0279_;
  wire [7:0] _0280_;
  wire [7:0] _0281_;
  wire [7:0] _0282_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0283_;
  wire [7:0] _0284_;
  wire [7:0] _0285_;
  wire [2:0] _0286_;
  wire [7:0] _0287_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0288_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0289_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0290_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire [7:0] _0307_;
  wire [7:0] _0308_;
  wire [7:0] _0309_;
  wire [7:0] _0310_;
  wire [7:0] _0311_;
  wire [7:0] _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire [7:0] _0321_;
  wire [7:0] _0322_;
  wire [7:0] _0323_;
  wire [7:0] _0324_;
  wire [7:0] _0325_;
  wire [7:0] _0326_;
  wire [7:0] _0327_;
  wire [7:0] _0328_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0329_;
  wire [7:0] _0330_;
  wire [7:0] _0331_;
  wire [2:0] _0332_;
  wire [7:0] _0333_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0334_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0335_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0336_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire [7:0] _0353_;
  wire [7:0] _0354_;
  wire [7:0] _0355_;
  wire [7:0] _0356_;
  wire [7:0] _0357_;
  wire [7:0] _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire [7:0] _0367_;
  wire [7:0] _0368_;
  wire [7:0] _0369_;
  wire [7:0] _0370_;
  wire [7:0] _0371_;
  wire [7:0] _0372_;
  wire [7:0] _0373_;
  wire [7:0] _0374_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0375_;
  wire [7:0] _0376_;
  wire [7:0] _0377_;
  wire [2:0] _0378_;
  wire [7:0] _0379_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [2:0] _0380_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0381_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0382_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:30" *)
  wire [7:0] _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire [7:0] _0399_;
  wire [7:0] _0400_;
  wire [7:0] _0401_;
  wire [7:0] _0402_;
  wire [7:0] _0403_;
  wire [7:0] _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire [7:0] _0413_;
  wire [7:0] _0414_;
  wire [7:0] _0415_;
  wire [7:0] _0416_;
  wire [7:0] _0417_;
  wire [7:0] _0418_;
  wire [7:0] _0419_;
  wire [7:0] _0420_;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:35" *)
  wire [7:0] _0421_;
  wire [7:0] _0422_;
  wire [7:0] _0423_;
  wire [2:0] _0424_;
  wire [7:0] _0425_;
  (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:30" *)
  wire [2:0] _0426_;
  (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:30" *)
  wire [5:0] _0427_;
  (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:30" *)
  wire [5:0] _0428_;
  (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:30" *)
  wire [5:0] _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire [5:0] _0445_;
  wire [5:0] _0446_;
  wire [5:0] _0447_;
  wire [5:0] _0448_;
  wire [5:0] _0449_;
  wire [5:0] _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire [5:0] _0459_;
  wire [5:0] _0460_;
  wire [5:0] _0461_;
  wire [5:0] _0462_;
  wire [5:0] _0463_;
  wire [5:0] _0464_;
  wire [5:0] _0465_;
  wire [5:0] _0466_;
  (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:35" *)
  wire [5:0] _0467_;
  wire [5:0] _0468_;
  wire [5:0] _0469_;
  wire [2:0] _0470_;
  wire [5:0] _0471_;
  (* src = "iob-cache.v:49" *)
  input [11:0] addr;
  (* src = "iob-cache.v:217|back-end-native.v:52" *)
  wire \back_end.mem_valid_read ;
  (* src = "iob-cache.v:217|back-end-native.v:52" *)
  wire \back_end.mem_valid_write ;
  (* src = "iob-cache.v:217|back-end-native.v:40" *)
  reg \back_end.read_addr ;
  (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:24" *)
  wire \back_end.read_fsm.read_valid ;
  (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:23" *)
  wire \back_end.read_fsm.replace ;
  (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:21" *)
  wire \back_end.read_fsm.replace_valid ;
  (* onehot = 32'd1 *)
  reg [2:0] \back_end.read_fsm.state ;
  (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:38" *)
  wire \back_end.read_fsm.word_counter ;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:27" *)
  wire \back_end.write_fsm.ready ;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:132" *)
  reg \back_end.write_fsm.state ;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:23" *)
  wire \back_end.write_fsm.valid ;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:120" *)
  wire \back_end.write_fsm.word_counter ;
  (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:120" *)
  reg \back_end.write_fsm.word_counter_reg ;
  (* src = "iob-cache.v:155|cache-memory.v:42" *)
  reg [11:2] \cache_memory.addr_reg ;
  (* src = "iob-cache.v:155|cache-memory.v:100" *)
  reg \cache_memory.dirty ;
  (* src = "iob-cache.v:155|cache-memory.v:101" *)
  reg [7:0] \cache_memory.dirty_reg ;
  (* src = "iob-cache.v:155|cache-memory.v:71" *)
  wire \cache_memory.hit ;
  (* src = "iob-cache.v:155|cache-memory.v:83" *)
  reg [5:0] \cache_memory.line_tag ;
  (* src = "iob-cache.v:155|cache-memory.v:89" *)
  wire [7:0] \cache_memory.line_wstrb ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:472" *)
  wire [2:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:474" *)
  wire [31:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:470" *)
  wire \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:471" *)
  wire [3:0] \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:472" *)
  wire [2:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:14" *)
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  reg [7:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:471" *)
  wire [3:0] \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we ;
  (* src = "iob-cache.v:155|cache-memory.v:168" *)
  reg \cache_memory.offset_prev ;
  (* src = "iob-cache.v:155|cache-memory.v:166" *)
  wire \cache_memory.raw ;
  (* src = "iob-cache.v:155|cache-memory.v:92" *)
  wire \cache_memory.read_access ;
  reg [5:0] \cache_memory.tag_memory.ram[0] ;
  reg [5:0] \cache_memory.tag_memory.ram[1] ;
  reg [5:0] \cache_memory.tag_memory.ram[2] ;
  reg [5:0] \cache_memory.tag_memory.ram[3] ;
  reg [5:0] \cache_memory.tag_memory.ram[4] ;
  reg [5:0] \cache_memory.tag_memory.ram[5] ;
  reg [5:0] \cache_memory.tag_memory.ram[6] ;
  reg [5:0] \cache_memory.tag_memory.ram[7] ;
  (* src = "iob-cache.v:155|cache-memory.v:85" *)
  reg \cache_memory.v ;
  (* src = "iob-cache.v:155|cache-memory.v:84" *)
  reg [7:0] \cache_memory.v_reg ;
  (* src = "iob-cache.v:155|cache-memory.v:41" *)
  reg \cache_memory.valid_reg ;
  (* src = "iob-cache.v:155|cache-memory.v:74" *)
  wire \cache_memory.way_hit ;
  (* src = "iob-cache.v:155|cache-memory.v:169" *)
  reg \cache_memory.way_hit_prev ;
  (* src = "iob-cache.v:155|cache-memory.v:43" *)
  reg [31:0] \cache_memory.wdata_reg ;
  (* src = "iob-cache.v:155|cache-memory.v:91" *)
  wire \cache_memory.write_access ;
  (* src = "iob-cache.v:155|cache-memory.v:167" *)
  reg \cache_memory.write_hit_prev ;
  (* src = "iob-cache.v:155|cache-memory.v:44" *)
  reg [3:0] \cache_memory.wstrb_reg ;
  (* src = "iob-cache.v:42" *)
  input clk;
  (* src = "iob-cache.v:55" *)
  output [1:0] debug;
  (* src = "iob-cache.v:58" *)
  input force_inv_in;
  (* src = "iob-cache.v:59" *)
  output force_inv_out;
  (* src = "iob-cache.v:65" *)
  output [11:0] mem_addr;
  (* src = "iob-cache.v:68" *)
  input [31:0] mem_rdata;
  (* src = "iob-cache.v:69" *)
  input mem_ready;
  (* src = "iob-cache.v:64" *)
  output mem_valid;
  (* src = "iob-cache.v:66" *)
  output [31:0] mem_wdata;
  (* src = "iob-cache.v:67" *)
  output [3:0] mem_wstrb;
  (* src = "iob-cache.v:53" *)
  output [31:0] rdata;
  (* src = "iob-cache.v:54" *)
  output ready;
  (* src = "iob-cache.v:43" *)
  input reset;
  (* src = "iob-cache.v:45" *)
  input valid;
  (* src = "iob-cache.v:51" *)
  input [31:0] wdata;
  (* src = "iob-cache.v:52" *)
  input [3:0] wstrb;
  (* src = "iob-cache.v:60" *)
  input wtb_empty_in;
  (* src = "iob-cache.v:61" *)
  output wtb_empty_out;
  assign mem_valid = \back_end.mem_valid_read  | (* src = "iob-cache.v:217|back-end-native.v:55" *) \back_end.mem_valid_write ;
  assign { mem_addr[11:6], mem_addr[2] } = \back_end.mem_valid_read  ? (* src = "iob-cache.v:217|back-end-native.v:54" *) { addr[9:4], \back_end.read_fsm.word_counter  } : { \cache_memory.line_tag , \back_end.write_fsm.word_counter  };
  assign _0000_ = \back_end.read_addr  + (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:119" *) mem_ready;
  assign _0001_ = _0007_ & \back_end.read_fsm.state [0];
  assign _0002_ = _0008_ & \back_end.read_fsm.state [2];
  assign _0003_ = _0009_ & \back_end.read_fsm.state [2];
  assign _0004_ = _0010_ & \back_end.read_fsm.state [2];
  assign _0005_ = \back_end.read_fsm.replace_valid  & \back_end.read_fsm.state [0];
  assign _0006_[0] = | { _0001_, \back_end.read_fsm.state [1] };
  assign _0006_[2] = | { _0005_, _0003_, _0004_ };
  always @(posedge clk or posedge reset)
    if (reset)
      \back_end.read_fsm.state  <= 3'h1;
    else
      \back_end.read_fsm.state  <= { _0006_[2], _0002_, _0006_[0] };
  assign _0007_ = ~ \back_end.read_fsm.replace_valid ;
  assign _0008_ = { \back_end.read_addr , mem_ready } == 2'h3;
  assign _0009_ = ~ mem_ready;
  assign _0010_ = { \back_end.read_addr , mem_ready } == 2'h1;
  assign _0011_ = ~ (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:118" *) \back_end.read_addr ;
  assign _0012_ = _0009_ | (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:118" *) _0011_;
  always @(posedge clk)
      \back_end.read_addr  <= \back_end.read_fsm.word_counter ;
  assign \back_end.read_fsm.replace  = \back_end.read_fsm.state [0] ? (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:109" *) 1'h0 : 1'h1;
  assign \back_end.read_fsm.word_counter  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:109" *) _0000_ : 1'h0;
  assign \back_end.read_fsm.read_valid  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:109" *) mem_ready : 1'h0;
  assign \back_end.mem_valid_read  = \back_end.read_fsm.state [2] ? (* src = "iob-cache.v:217|back-end-native.v:58|read-channel-native.v:109" *) _0012_ : 1'h0;
  assign _0015_ = \back_end.write_fsm.word_counter_reg  + (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:181" *) mem_ready;
  assign _0016_ = mem_ready & (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:152" *) \back_end.write_fsm.word_counter_reg ;
  assign _0017_ = ~ (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:170" *) \back_end.write_fsm.valid ;
  always @(posedge clk or posedge reset)
    if (reset)
      \back_end.write_fsm.state  <= 1'h0;
    else
      \back_end.write_fsm.state  <= _0013_;
  always @(posedge clk)
      \back_end.write_fsm.word_counter_reg  <= \back_end.write_fsm.word_counter ;
  assign _0014_[3] = \back_end.write_fsm.valid  ? (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:171" *) 1'h1 : 1'h0;
  assign mem_wstrb[3] = \back_end.write_fsm.state  ? (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:167" *) 1'h1 : _0014_[3];
  assign \back_end.write_fsm.ready  = \back_end.write_fsm.state  ? (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:167" *) 1'h0 : _0017_;
  assign \back_end.write_fsm.word_counter  = \back_end.write_fsm.state  ? (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:167" *) _0015_ : 1'h0;
  assign \back_end.mem_valid_write  = \back_end.write_fsm.state  ? (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:167" *) 1'h1 : 1'h0;
  assign _0018_ = _0016_ ? (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:152" *) 1'h0 : 1'h1;
  assign _0019_ = \back_end.write_fsm.valid  ? (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:143" *) 1'h1 : 1'h0;
  assign _0013_ = \back_end.write_fsm.state  ? (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:139" *) _0018_ : _0019_;
  assign { _0020_[63:32], mem_wdata } = { \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  } >> (* src = "iob-cache.v:217|back-end-native.v:82|write-channel-native.v:126" *) { 26'h0000000, \back_end.write_fsm.word_counter , 5'h00 };
  assign _0025_ = _0041_ & (* src = "iob-cache.v:155|cache-memory.v:147" *) \back_end.write_fsm.ready ;
  assign _0026_ = _0025_ & (* src = "iob-cache.v:155|cache-memory.v:147" *) \cache_memory.valid_reg ;
  assign \back_end.read_fsm.replace_valid  = _0026_ & (* src = "iob-cache.v:155|cache-memory.v:147" *) _0043_;
  assign _0027_ = \cache_memory.write_hit_prev  & (* src = "iob-cache.v:155|cache-memory.v:188" *) _0037_;
  assign _0028_ = _0027_ & (* src = "iob-cache.v:155|cache-memory.v:188" *) _0038_;
  assign \cache_memory.raw  = _0028_ & (* src = "iob-cache.v:155|cache-memory.v:188" *) \cache_memory.read_access ;
  assign _0029_ = \cache_memory.way_hit  & (* src = "iob-cache.v:155|cache-memory.v:196" *) _0043_;
  assign \cache_memory.hit  = _0029_ & (* src = "iob-cache.v:155|cache-memory.v:196" *) _0044_;
  assign ready = \cache_memory.hit  & (* src = "iob-cache.v:155|cache-memory.v:206" *) \cache_memory.valid_reg ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we  = { \cache_memory.way_hit , \cache_memory.way_hit , \cache_memory.way_hit , \cache_memory.way_hit  } & (* src = "iob-cache.v:155|cache-memory.v:246" *) \cache_memory.line_wstrb [3:0];
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we  = { \cache_memory.way_hit , \cache_memory.way_hit , \cache_memory.way_hit , \cache_memory.way_hit  } & (* src = "iob-cache.v:155|cache-memory.v:246" *) \cache_memory.line_wstrb [7:4];
  assign _0031_ = _0030_ & (* src = "iob-cache.v:155|cache-memory.v:247" *) _0039_;
  assign _0030_ = \cache_memory.write_access  & (* src = "iob-cache.v:155|cache-memory.v:247" *) \cache_memory.way_hit ;
  assign _0032_ = _0030_ & (* src = "iob-cache.v:155|cache-memory.v:247" *) \cache_memory.addr_reg [2];
  assign _0033_ = \cache_memory.wstrb_reg  & (* src = "iob-cache.v:155|cache-memory.v:262" *) { 4'h0, \cache_memory.write_access , \cache_memory.write_access , \cache_memory.write_access , \cache_memory.write_access  };
  assign \cache_memory.way_hit  = _0040_ & (* src = "iob-cache.v:155|cache-memory.v:422" *) \cache_memory.v ;
  assign _0034_ = \cache_memory.dirty_reg  & (* src = "iob-cache.v:155|cache-memory.v:435" *) _0045_;
  assign _0035_ = \cache_memory.write_access  & (* src = "iob-cache.v:155|cache-memory.v:436" *) \cache_memory.hit ;
  assign _0036_ = \cache_memory.write_access  & (* src = "iob-cache.v:155|cache-memory.v:446" *) _0046_;
  assign \back_end.write_fsm.valid  = _0036_ & (* src = "iob-cache.v:155|cache-memory.v:446" *) \cache_memory.dirty ;
  assign \cache_memory.write_access  = _0051_ & (* src = "iob-cache.v:155|cache-memory.v:91" *) \cache_memory.valid_reg ;
  assign \cache_memory.read_access  = _0042_ & (* src = "iob-cache.v:155|cache-memory.v:92" *) \cache_memory.valid_reg ;
  assign _0037_ = \cache_memory.way_hit_prev  == (* src = "iob-cache.v:155|cache-memory.v:188" *) \cache_memory.way_hit ;
  assign _0038_ = \cache_memory.offset_prev  == (* src = "iob-cache.v:155|cache-memory.v:188" *) \cache_memory.addr_reg [2];
  assign _0039_ = ~ (* src = "iob-cache.v:155|cache-memory.v:247" *) \cache_memory.addr_reg [2];
  assign _0040_ = \cache_memory.addr_reg [11:6] == (* src = "iob-cache.v:155|cache-memory.v:422" *) \cache_memory.line_tag ;
  assign _0041_ = ! (* src = "iob-cache.v:155|cache-memory.v:147" *) \cache_memory.way_hit ;
  assign _0042_ = ! (* src = "iob-cache.v:155|cache-memory.v:92" *) _0051_;
  assign _0043_ = ~ (* src = "iob-cache.v:155|cache-memory.v:147" *) \back_end.read_fsm.replace ;
  assign _0044_ = ~ (* src = "iob-cache.v:155|cache-memory.v:196" *) \cache_memory.raw ;
  assign _0045_ = ~ (* src = "iob-cache.v:155|cache-memory.v:435" *) _0056_;
  assign _0046_ = ~ (* src = "iob-cache.v:155|cache-memory.v:446" *) \cache_memory.way_hit ;
  assign _0047_ = \cache_memory.v_reg  | (* src = "iob-cache.v:155|cache-memory.v:392" *) _0055_;
  assign _0048_ = \cache_memory.dirty_reg  | (* src = "iob-cache.v:155|cache-memory.v:437" *) _0056_;
  always @(posedge clk)
      \cache_memory.dirty  <= _0021_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.dirty_reg  <= 8'h00;
    else
      \cache_memory.dirty_reg  <= _0022_;
  always @(posedge clk)
      \cache_memory.v  <= _0023_;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.v_reg  <= 8'h00;
    else
      \cache_memory.v_reg  <= _0024_;
  always @(posedge clk)
      \cache_memory.write_hit_prev  <= \cache_memory.write_access ;
  always @(posedge clk)
      \cache_memory.offset_prev  <= \cache_memory.addr_reg [2];
  always @(posedge clk)
      \cache_memory.way_hit_prev  <= \cache_memory.way_hit ;
  assign _0049_ = _0035_ ? (* src = "iob-cache.v:155|cache-memory.v:436" *) _0048_[7:0] : \cache_memory.dirty_reg ;
  assign _0022_ = \back_end.write_fsm.valid  ? (* src = "iob-cache.v:155|cache-memory.v:434" *) _0034_[7:0] : _0049_;
  assign _0023_ = 1'h0 ? (* src = "iob-cache.v:155|cache-memory.v:399" *) 1'h0 : _0052_;
  assign _0050_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:155|cache-memory.v:391" *) _0047_[7:0] : \cache_memory.v_reg ;
  assign _0024_ = 1'h0 ? (* src = "iob-cache.v:155|cache-memory.v:389" *) 8'h00 : _0050_;
  assign \cache_memory.line_wstrb  = \back_end.read_fsm.replace  ? (* src = "iob-cache.v:155|cache-memory.v:259" *) _0053_ : _0054_;
  assign _0051_ = | (* src = "iob-cache.v:155|cache-memory.v:92" *) { \cache_memory.wstrb_reg [0], \cache_memory.wstrb_reg [1], \cache_memory.wstrb_reg [2], \cache_memory.wstrb_reg [3] };
  assign _0052_ = \cache_memory.v_reg [addr[3:1] +: 1];
  assign _0021_ = \cache_memory.dirty_reg [addr[3:1] +: 1];
  assign _0053_ = { 4'h0, \back_end.read_fsm.read_valid , \back_end.read_fsm.read_valid , \back_end.read_fsm.read_valid , \back_end.read_fsm.read_valid  } << (* src = "iob-cache.v:155|cache-memory.v:260" *) { 29'h00000000, \back_end.read_addr , 2'h0 };
  assign _0054_ = _0033_ << (* src = "iob-cache.v:155|cache-memory.v:262" *) { 29'h00000000, \cache_memory.addr_reg [2], 2'h0 };
  assign _0055_ = 32'd1 << (* src = "iob-cache.v:155|cache-memory.v:392" *) addr[3:1];
  assign _0056_ = 32'd1 << (* src = "iob-cache.v:155|cache-memory.v:437" *) \cache_memory.addr_reg [5:3];
  assign { _0057_[63:32], rdata } = { \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout , \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  } >> (* src = "iob-cache.v:155|cache-memory.v:425" *) { 26'h0000000, \cache_memory.addr_reg [2], 5'h00 };
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  = _0031_ ? (* src = "iob-cache.v:155|cache-memory.v:247" *) \cache_memory.addr_reg [5:3] : addr[3:1];
  assign \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  = _0032_ ? (* src = "iob-cache.v:155|cache-memory.v:247" *) \cache_memory.addr_reg [5:3] : addr[3:1];
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in  = \back_end.read_fsm.replace  ? (* src = "iob-cache.v:155|cache-memory.v:248" *) mem_rdata : \cache_memory.wdata_reg ;
  assign _0074_ = ~ _0058_[0];
  assign _0075_ = ~ _0058_[1];
  assign _0076_ = ~ _0058_[2];
  assign _0062_ = _0075_ & _0076_;
  assign _0063_ = _0074_ & _0062_;
  assign _0064_ = _0058_[0] & _0062_;
  assign _0065_ = _0058_[1] & _0076_;
  assign _0066_ = _0074_ & _0065_;
  assign _0067_ = _0058_[0] & _0065_;
  assign _0068_ = _0075_ & _0058_[2];
  assign _0069_ = _0074_ & _0068_;
  assign _0070_ = _0058_[0] & _0068_;
  assign _0071_ = _0058_[1] & _0058_[2];
  assign _0072_ = _0074_ & _0071_;
  assign _0073_ = _0058_[0] & _0071_;
  assign _0099_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2] ? _0078_ : _0077_;
  assign _0077_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0080_ : _0079_;
  assign _0078_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0082_ : _0081_;
  assign _0079_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0080_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0081_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  assign _0082_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  assign _0083_ = _0063_ & _0060_[7];
  assign _0084_ = _0064_ & _0060_[7];
  assign _0085_ = _0066_ & _0060_[7];
  assign _0086_ = _0067_ & _0060_[7];
  assign _0087_ = _0069_ & _0060_[7];
  assign _0088_ = _0070_ & _0060_[7];
  assign _0089_ = _0072_ & _0060_[7];
  assign _0090_ = _0073_ & _0060_[7];
  assign _0091_ = _0083_ ? _0059_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0092_ = _0084_ ? _0059_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0093_ = _0085_ ? _0059_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0094_ = _0086_ ? _0059_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  assign _0095_ = _0087_ ? _0059_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  assign _0096_ = _0088_ ? _0059_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] ;
  assign _0097_ = _0089_ ? _0059_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  assign _0098_ = _0090_ ? _0059_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0091_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0092_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0093_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0094_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4]  <= _0095_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5]  <= _0096_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6]  <= _0097_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7]  <= _0098_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0061_;
  assign _0100_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0060_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0100_[7] : 1'h0;
  assign _0101_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [7:0] : 8'hxx;
  assign _0059_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0101_ : 8'hxx;
  assign _0102_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0058_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0102_ : 3'hx;
  assign _0103_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  : _0099_;
  assign _0061_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0103_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign _0120_ = ~ _0104_[0];
  assign _0121_ = ~ _0104_[1];
  assign _0122_ = ~ _0104_[2];
  assign _0108_ = _0121_ & _0122_;
  assign _0109_ = _0120_ & _0108_;
  assign _0110_ = _0104_[0] & _0108_;
  assign _0111_ = _0104_[1] & _0122_;
  assign _0112_ = _0120_ & _0111_;
  assign _0113_ = _0104_[0] & _0111_;
  assign _0114_ = _0121_ & _0104_[2];
  assign _0115_ = _0120_ & _0114_;
  assign _0116_ = _0104_[0] & _0114_;
  assign _0117_ = _0104_[1] & _0104_[2];
  assign _0118_ = _0120_ & _0117_;
  assign _0119_ = _0104_[0] & _0117_;
  assign _0145_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2] ? _0124_ : _0123_;
  assign _0123_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0126_ : _0125_;
  assign _0124_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0128_ : _0127_;
  assign _0125_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  assign _0126_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  assign _0127_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  assign _0128_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  assign _0129_ = _0109_ & _0106_[7];
  assign _0130_ = _0110_ & _0106_[7];
  assign _0131_ = _0112_ & _0106_[7];
  assign _0132_ = _0113_ & _0106_[7];
  assign _0133_ = _0115_ & _0106_[7];
  assign _0134_ = _0116_ & _0106_[7];
  assign _0135_ = _0118_ & _0106_[7];
  assign _0136_ = _0119_ & _0106_[7];
  assign _0137_ = _0129_ ? _0105_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  assign _0138_ = _0130_ ? _0105_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] ;
  assign _0139_ = _0131_ ? _0105_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  assign _0140_ = _0132_ ? _0105_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] ;
  assign _0141_ = _0133_ ? _0105_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  assign _0142_ = _0134_ ? _0105_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] ;
  assign _0143_ = _0135_ ? _0105_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  assign _0144_ = _0136_ ? _0105_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0]  <= _0137_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1]  <= _0138_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2]  <= _0139_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3]  <= _0140_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4]  <= _0141_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5]  <= _0142_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6]  <= _0143_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7]  <= _0144_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout  <= _0107_;
  assign _0146_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0106_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0146_[7] : 1'h0;
  assign _0147_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [15:8] : 8'hxx;
  assign _0105_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0147_ : 8'hxx;
  assign _0148_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0104_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0148_ : 3'hx;
  assign _0149_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout  : _0145_;
  assign _0107_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0149_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout ;
  assign _0166_ = ~ _0150_[0];
  assign _0167_ = ~ _0150_[1];
  assign _0168_ = ~ _0150_[2];
  assign _0154_ = _0167_ & _0168_;
  assign _0155_ = _0166_ & _0154_;
  assign _0156_ = _0150_[0] & _0154_;
  assign _0157_ = _0150_[1] & _0168_;
  assign _0158_ = _0166_ & _0157_;
  assign _0159_ = _0150_[0] & _0157_;
  assign _0160_ = _0167_ & _0150_[2];
  assign _0161_ = _0166_ & _0160_;
  assign _0162_ = _0150_[0] & _0160_;
  assign _0163_ = _0150_[1] & _0150_[2];
  assign _0164_ = _0166_ & _0163_;
  assign _0165_ = _0150_[0] & _0163_;
  assign _0191_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2] ? _0170_ : _0169_;
  assign _0169_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0172_ : _0171_;
  assign _0170_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0174_ : _0173_;
  assign _0171_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  assign _0172_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  assign _0173_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  assign _0174_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  assign _0175_ = _0155_ & _0152_[7];
  assign _0176_ = _0156_ & _0152_[7];
  assign _0177_ = _0158_ & _0152_[7];
  assign _0178_ = _0159_ & _0152_[7];
  assign _0179_ = _0161_ & _0152_[7];
  assign _0180_ = _0162_ & _0152_[7];
  assign _0181_ = _0164_ & _0152_[7];
  assign _0182_ = _0165_ & _0152_[7];
  assign _0183_ = _0175_ ? _0151_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  assign _0184_ = _0176_ ? _0151_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] ;
  assign _0185_ = _0177_ ? _0151_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  assign _0186_ = _0178_ ? _0151_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] ;
  assign _0187_ = _0179_ ? _0151_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  assign _0188_ = _0180_ ? _0151_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] ;
  assign _0189_ = _0181_ ? _0151_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  assign _0190_ = _0182_ ? _0151_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0]  <= _0183_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1]  <= _0184_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2]  <= _0185_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3]  <= _0186_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4]  <= _0187_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5]  <= _0188_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6]  <= _0189_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7]  <= _0190_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout  <= _0153_;
  assign _0192_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0152_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0192_[7] : 1'h0;
  assign _0193_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [23:16] : 8'hxx;
  assign _0151_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0193_ : 8'hxx;
  assign _0194_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0150_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0194_ : 3'hx;
  assign _0195_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout  : _0191_;
  assign _0153_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0195_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout ;
  assign _0212_ = ~ _0196_[0];
  assign _0213_ = ~ _0196_[1];
  assign _0214_ = ~ _0196_[2];
  assign _0200_ = _0213_ & _0214_;
  assign _0201_ = _0212_ & _0200_;
  assign _0202_ = _0196_[0] & _0200_;
  assign _0203_ = _0196_[1] & _0214_;
  assign _0204_ = _0212_ & _0203_;
  assign _0205_ = _0196_[0] & _0203_;
  assign _0206_ = _0213_ & _0196_[2];
  assign _0207_ = _0212_ & _0206_;
  assign _0208_ = _0196_[0] & _0206_;
  assign _0209_ = _0196_[1] & _0196_[2];
  assign _0210_ = _0212_ & _0209_;
  assign _0211_ = _0196_[0] & _0209_;
  assign _0237_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2] ? _0216_ : _0215_;
  assign _0215_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0218_ : _0217_;
  assign _0216_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [1] ? _0220_ : _0219_;
  assign _0217_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  assign _0218_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  assign _0219_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  assign _0220_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  assign _0221_ = _0201_ & _0198_[7];
  assign _0222_ = _0202_ & _0198_[7];
  assign _0223_ = _0204_ & _0198_[7];
  assign _0224_ = _0205_ & _0198_[7];
  assign _0225_ = _0207_ & _0198_[7];
  assign _0226_ = _0208_ & _0198_[7];
  assign _0227_ = _0210_ & _0198_[7];
  assign _0228_ = _0211_ & _0198_[7];
  assign _0229_ = _0221_ ? _0197_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  assign _0230_ = _0222_ ? _0197_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] ;
  assign _0231_ = _0223_ ? _0197_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  assign _0232_ = _0224_ ? _0197_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] ;
  assign _0233_ = _0225_ ? _0197_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  assign _0234_ = _0226_ ? _0197_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] ;
  assign _0235_ = _0227_ ? _0197_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  assign _0236_ = _0228_ ? _0197_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0]  <= _0229_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1]  <= _0230_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2]  <= _0231_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3]  <= _0232_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4]  <= _0233_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5]  <= _0234_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6]  <= _0235_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7]  <= _0236_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout  <= _0199_;
  assign _0238_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0198_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0238_[7] : 1'h0;
  assign _0239_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [31:24] : 8'hxx;
  assign _0197_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0239_ : 8'hxx;
  assign _0240_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0196_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0240_ : 3'hx;
  assign _0241_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout  : _0237_;
  assign _0199_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0241_ : \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout ;
  assign _0258_ = ~ _0242_[0];
  assign _0259_ = ~ _0242_[1];
  assign _0260_ = ~ _0242_[2];
  assign _0246_ = _0259_ & _0260_;
  assign _0247_ = _0258_ & _0246_;
  assign _0248_ = _0242_[0] & _0246_;
  assign _0249_ = _0242_[1] & _0260_;
  assign _0250_ = _0258_ & _0249_;
  assign _0251_ = _0242_[0] & _0249_;
  assign _0252_ = _0259_ & _0242_[2];
  assign _0253_ = _0258_ & _0252_;
  assign _0254_ = _0242_[0] & _0252_;
  assign _0255_ = _0242_[1] & _0242_[2];
  assign _0256_ = _0258_ & _0255_;
  assign _0257_ = _0242_[0] & _0255_;
  assign _0283_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2] ? _0262_ : _0261_;
  assign _0261_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0264_ : _0263_;
  assign _0262_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0266_ : _0265_;
  assign _0263_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0264_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0265_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  assign _0266_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  assign _0267_ = _0247_ & _0244_[7];
  assign _0268_ = _0248_ & _0244_[7];
  assign _0269_ = _0250_ & _0244_[7];
  assign _0270_ = _0251_ & _0244_[7];
  assign _0271_ = _0253_ & _0244_[7];
  assign _0272_ = _0254_ & _0244_[7];
  assign _0273_ = _0256_ & _0244_[7];
  assign _0274_ = _0257_ & _0244_[7];
  assign _0275_ = _0267_ ? _0243_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] ;
  assign _0276_ = _0268_ ? _0243_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] ;
  assign _0277_ = _0269_ ? _0243_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] ;
  assign _0278_ = _0270_ ? _0243_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] ;
  assign _0279_ = _0271_ ? _0243_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] ;
  assign _0280_ = _0272_ ? _0243_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] ;
  assign _0281_ = _0273_ ? _0243_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] ;
  assign _0282_ = _0274_ ? _0243_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0]  <= _0275_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1]  <= _0276_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2]  <= _0277_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3]  <= _0278_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4]  <= _0279_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5]  <= _0280_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6]  <= _0281_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7]  <= _0282_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  <= _0245_;
  assign _0284_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0244_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0284_[7] : 1'h0;
  assign _0285_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [7:0] : 8'hxx;
  assign _0243_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0285_ : 8'hxx;
  assign _0286_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0242_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0286_ : 3'hx;
  assign _0287_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [0] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout  : _0283_;
  assign _0245_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0287_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout ;
  assign _0304_ = ~ _0288_[0];
  assign _0305_ = ~ _0288_[1];
  assign _0306_ = ~ _0288_[2];
  assign _0292_ = _0305_ & _0306_;
  assign _0293_ = _0304_ & _0292_;
  assign _0294_ = _0288_[0] & _0292_;
  assign _0295_ = _0288_[1] & _0306_;
  assign _0296_ = _0304_ & _0295_;
  assign _0297_ = _0288_[0] & _0295_;
  assign _0298_ = _0305_ & _0288_[2];
  assign _0299_ = _0304_ & _0298_;
  assign _0300_ = _0288_[0] & _0298_;
  assign _0301_ = _0288_[1] & _0288_[2];
  assign _0302_ = _0304_ & _0301_;
  assign _0303_ = _0288_[0] & _0301_;
  assign _0329_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2] ? _0308_ : _0307_;
  assign _0307_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0310_ : _0309_;
  assign _0308_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0312_ : _0311_;
  assign _0309_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  assign _0310_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  assign _0311_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  assign _0312_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  assign _0313_ = _0293_ & _0290_[7];
  assign _0314_ = _0294_ & _0290_[7];
  assign _0315_ = _0296_ & _0290_[7];
  assign _0316_ = _0297_ & _0290_[7];
  assign _0317_ = _0299_ & _0290_[7];
  assign _0318_ = _0300_ & _0290_[7];
  assign _0319_ = _0302_ & _0290_[7];
  assign _0320_ = _0303_ & _0290_[7];
  assign _0321_ = _0313_ ? _0289_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] ;
  assign _0322_ = _0314_ ? _0289_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] ;
  assign _0323_ = _0315_ ? _0289_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] ;
  assign _0324_ = _0316_ ? _0289_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] ;
  assign _0325_ = _0317_ ? _0289_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] ;
  assign _0326_ = _0318_ ? _0289_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] ;
  assign _0327_ = _0319_ ? _0289_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] ;
  assign _0328_ = _0320_ ? _0289_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0]  <= _0321_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1]  <= _0322_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2]  <= _0323_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3]  <= _0324_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4]  <= _0325_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5]  <= _0326_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6]  <= _0327_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7]  <= _0328_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout  <= _0291_;
  assign _0330_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0290_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0330_[7] : 1'h0;
  assign _0331_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [15:8] : 8'hxx;
  assign _0289_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0331_ : 8'hxx;
  assign _0332_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0288_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0332_ : 3'hx;
  assign _0333_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [1] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout  : _0329_;
  assign _0291_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0333_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout ;
  assign _0350_ = ~ _0334_[0];
  assign _0351_ = ~ _0334_[1];
  assign _0352_ = ~ _0334_[2];
  assign _0338_ = _0351_ & _0352_;
  assign _0339_ = _0350_ & _0338_;
  assign _0340_ = _0334_[0] & _0338_;
  assign _0341_ = _0334_[1] & _0352_;
  assign _0342_ = _0350_ & _0341_;
  assign _0343_ = _0334_[0] & _0341_;
  assign _0344_ = _0351_ & _0334_[2];
  assign _0345_ = _0350_ & _0344_;
  assign _0346_ = _0334_[0] & _0344_;
  assign _0347_ = _0334_[1] & _0334_[2];
  assign _0348_ = _0350_ & _0347_;
  assign _0349_ = _0334_[0] & _0347_;
  assign _0375_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2] ? _0354_ : _0353_;
  assign _0353_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0356_ : _0355_;
  assign _0354_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0358_ : _0357_;
  assign _0355_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  assign _0356_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  assign _0357_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  assign _0358_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  assign _0359_ = _0339_ & _0336_[7];
  assign _0360_ = _0340_ & _0336_[7];
  assign _0361_ = _0342_ & _0336_[7];
  assign _0362_ = _0343_ & _0336_[7];
  assign _0363_ = _0345_ & _0336_[7];
  assign _0364_ = _0346_ & _0336_[7];
  assign _0365_ = _0348_ & _0336_[7];
  assign _0366_ = _0349_ & _0336_[7];
  assign _0367_ = _0359_ ? _0335_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] ;
  assign _0368_ = _0360_ ? _0335_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] ;
  assign _0369_ = _0361_ ? _0335_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] ;
  assign _0370_ = _0362_ ? _0335_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] ;
  assign _0371_ = _0363_ ? _0335_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] ;
  assign _0372_ = _0364_ ? _0335_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] ;
  assign _0373_ = _0365_ ? _0335_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] ;
  assign _0374_ = _0366_ ? _0335_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0]  <= _0367_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1]  <= _0368_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2]  <= _0369_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3]  <= _0370_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4]  <= _0371_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5]  <= _0372_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6]  <= _0373_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7]  <= _0374_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout  <= _0337_;
  assign _0376_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0336_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0376_[7] : 1'h0;
  assign _0377_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [23:16] : 8'hxx;
  assign _0335_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0377_ : 8'hxx;
  assign _0378_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0334_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0378_ : 3'hx;
  assign _0379_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [2] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout  : _0375_;
  assign _0337_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0379_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout ;
  assign _0396_ = ~ _0380_[0];
  assign _0397_ = ~ _0380_[1];
  assign _0398_ = ~ _0380_[2];
  assign _0384_ = _0397_ & _0398_;
  assign _0385_ = _0396_ & _0384_;
  assign _0386_ = _0380_[0] & _0384_;
  assign _0387_ = _0380_[1] & _0398_;
  assign _0388_ = _0396_ & _0387_;
  assign _0389_ = _0380_[0] & _0387_;
  assign _0390_ = _0397_ & _0380_[2];
  assign _0391_ = _0396_ & _0390_;
  assign _0392_ = _0380_[0] & _0390_;
  assign _0393_ = _0380_[1] & _0380_[2];
  assign _0394_ = _0396_ & _0393_;
  assign _0395_ = _0380_[0] & _0393_;
  assign _0421_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2] ? _0400_ : _0399_;
  assign _0399_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0402_ : _0401_;
  assign _0400_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [1] ? _0404_ : _0403_;
  assign _0401_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  assign _0402_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  assign _0403_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  assign _0404_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [0] ? \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7]  : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  assign _0405_ = _0385_ & _0382_[7];
  assign _0406_ = _0386_ & _0382_[7];
  assign _0407_ = _0388_ & _0382_[7];
  assign _0408_ = _0389_ & _0382_[7];
  assign _0409_ = _0391_ & _0382_[7];
  assign _0410_ = _0392_ & _0382_[7];
  assign _0411_ = _0394_ & _0382_[7];
  assign _0412_ = _0395_ & _0382_[7];
  assign _0413_ = _0405_ ? _0381_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] ;
  assign _0414_ = _0406_ ? _0381_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] ;
  assign _0415_ = _0407_ ? _0381_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] ;
  assign _0416_ = _0408_ ? _0381_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] ;
  assign _0417_ = _0409_ ? _0381_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] ;
  assign _0418_ = _0410_ ? _0381_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] ;
  assign _0419_ = _0411_ ? _0381_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] ;
  assign _0420_ = _0412_ ? _0381_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] ;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0]  <= _0413_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1]  <= _0414_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2]  <= _0415_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3]  <= _0416_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4]  <= _0417_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5]  <= _0418_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6]  <= _0419_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7]  <= _0420_;
  always @(posedge clk)
      \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout  <= _0383_;
  assign _0422_[7] = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0382_[7] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0422_[7] : 1'h0;
  assign _0423_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [31:24] : 8'hxx;
  assign _0381_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0423_ : 8'hxx;
  assign _0424_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr  : 3'hx;
  assign _0380_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0424_ : 3'hx;
  assign _0425_ = \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3] ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:32" *) \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout  : _0421_;
  assign _0383_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:239|cache-memory.v:481|iob_sp_ram.v:31" *) _0425_ : \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout ;
  assign _0442_ = ~ _0426_[0];
  assign _0443_ = ~ _0426_[1];
  assign _0444_ = ~ _0426_[2];
  assign _0430_ = _0443_ & _0444_;
  assign _0431_ = _0442_ & _0430_;
  assign _0432_ = _0426_[0] & _0430_;
  assign _0433_ = _0426_[1] & _0444_;
  assign _0434_ = _0442_ & _0433_;
  assign _0435_ = _0426_[0] & _0433_;
  assign _0436_ = _0443_ & _0426_[2];
  assign _0437_ = _0442_ & _0436_;
  assign _0438_ = _0426_[0] & _0436_;
  assign _0439_ = _0426_[1] & _0426_[2];
  assign _0440_ = _0442_ & _0439_;
  assign _0441_ = _0426_[0] & _0439_;
  assign _0467_ = addr[3] ? _0446_ : _0445_;
  assign _0445_ = addr[2] ? _0448_ : _0447_;
  assign _0446_ = addr[2] ? _0450_ : _0449_;
  assign _0447_ = addr[1] ? \cache_memory.tag_memory.ram[1]  : \cache_memory.tag_memory.ram[0] ;
  assign _0448_ = addr[1] ? \cache_memory.tag_memory.ram[3]  : \cache_memory.tag_memory.ram[2] ;
  assign _0449_ = addr[1] ? \cache_memory.tag_memory.ram[5]  : \cache_memory.tag_memory.ram[4] ;
  assign _0450_ = addr[1] ? \cache_memory.tag_memory.ram[7]  : \cache_memory.tag_memory.ram[6] ;
  assign _0451_ = _0431_ & _0428_[5];
  assign _0452_ = _0432_ & _0428_[5];
  assign _0453_ = _0434_ & _0428_[5];
  assign _0454_ = _0435_ & _0428_[5];
  assign _0455_ = _0437_ & _0428_[5];
  assign _0456_ = _0438_ & _0428_[5];
  assign _0457_ = _0440_ & _0428_[5];
  assign _0458_ = _0441_ & _0428_[5];
  assign _0459_ = _0451_ ? _0427_ : \cache_memory.tag_memory.ram[0] ;
  assign _0460_ = _0452_ ? _0427_ : \cache_memory.tag_memory.ram[1] ;
  assign _0461_ = _0453_ ? _0427_ : \cache_memory.tag_memory.ram[2] ;
  assign _0462_ = _0454_ ? _0427_ : \cache_memory.tag_memory.ram[3] ;
  assign _0463_ = _0455_ ? _0427_ : \cache_memory.tag_memory.ram[4] ;
  assign _0464_ = _0456_ ? _0427_ : \cache_memory.tag_memory.ram[5] ;
  assign _0465_ = _0457_ ? _0427_ : \cache_memory.tag_memory.ram[6] ;
  assign _0466_ = _0458_ ? _0427_ : \cache_memory.tag_memory.ram[7] ;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[0]  <= _0459_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[1]  <= _0460_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[2]  <= _0461_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[3]  <= _0462_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[4]  <= _0463_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[5]  <= _0464_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[6]  <= _0465_;
  always @(posedge clk)
      \cache_memory.tag_memory.ram[7]  <= _0466_;
  always @(posedge clk)
      \cache_memory.line_tag  <= _0429_;
  assign _0468_[5] = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:32" *) 1'h1 : 1'h0;
  assign _0428_[5] = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:31" *) _0468_[5] : 1'h0;
  assign _0469_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:32" *) \cache_memory.addr_reg [11:6] : 6'hxx;
  assign _0427_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:31" *) _0469_ : 6'hxx;
  assign _0470_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:32" *) addr[3:1] : 3'hx;
  assign _0426_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:31" *) _0470_ : 3'hx;
  assign _0471_ = \back_end.read_fsm.replace_valid  ? (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:32" *) \cache_memory.line_tag  : _0467_;
  assign _0429_ = \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  ? (* src = "iob-cache.v:155|cache-memory.v:405|iob_sp_ram.v:31" *) _0471_ : \cache_memory.line_tag ;
  assign \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en  = valid | (* src = "iob-cache.v:117|front-end.v:126" *) \cache_memory.valid_reg ;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.valid_reg  <= 1'h0;
    else
      \cache_memory.valid_reg  <= valid;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.addr_reg  <= 10'h000;
    else
      \cache_memory.addr_reg  <= addr[9:0];
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.wdata_reg  <= 32'd0;
    else
      \cache_memory.wdata_reg  <= wdata;
  always @(posedge clk or posedge reset)
    if (reset)
      \cache_memory.wstrb_reg  <= 4'h0;
    else
      \cache_memory.wstrb_reg  <= wstrb;
  assign debug = 2'h0;
  assign { mem_addr[5:3], mem_addr[1:0] } = { addr[3:1], 2'h0 };
  assign mem_wstrb[2:0] = { mem_wstrb[3], mem_wstrb[3], mem_wstrb[3] };
endmodule
