
---------- Begin Simulation Statistics ----------
final_tick                               198903080000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    534                       # Simulator instruction rate (inst/s)
host_mem_usage                               46265468                       # Number of bytes of host memory used
host_op_rate                                      548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                252930.90                       # Real time elapsed on the host
host_tick_rate                                 363286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135119833                       # Number of instructions simulated
sim_ops                                     138692382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091886                       # Number of seconds simulated
sim_ticks                                 91886355625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.570267                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  429843                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               547081                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               6815                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33311                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            546981                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              67048                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           81067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14019                       # Number of indirect misses.
system.cpu.branchPred.lookups                  972650                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  164395                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8521                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5515087                       # Number of instructions committed
system.cpu.committedOps                       6111155                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.630087                       # CPI: cycles per instruction
system.cpu.discardedOps                         95610                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3192487                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1299001                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           597748                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12654365                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.275475                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     6797                       # number of quiesce instructions executed
system.cpu.numCycles                         20020247                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      6797                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3750439     61.37%     61.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15909      0.26%     61.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                1429940     23.40%     85.03% # Class of committed instruction
system.cpu.op_class_0::MemWrite                914867     14.97%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6111155                       # Class of committed instruction
system.cpu.quiesceCycles                    126997922                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7365882                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1691                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        31248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         62619                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2911752                       # Transaction distribution
system.membus.trans_dist::ReadResp            2939896                       # Transaction distribution
system.membus.trans_dist::WriteReq            1323952                       # Transaction distribution
system.membus.trans_dist::WriteResp           1323952                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7113                       # Transaction distribution
system.membus.trans_dist::CleanEvict            24112                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3237                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3237                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21540                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6612                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        64456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        27294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        29467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       111634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       168475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8332472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      8332472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8565403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1378560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1378560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        54588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1083392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       150164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1290320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    266638068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    266638068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               269306948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4269441                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000401                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4267727     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1714      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4269441                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10480776880                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           141599125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            62461484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            26519875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          132743965                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        17477842874                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          108964500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2139687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       534922                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      2674608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       534922                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2139687                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      2674608                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      2674608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      2674608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      5349216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2600960                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2600960                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      5943987                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      5943987                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        53400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        57008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       111634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       114784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       168032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16666630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     16748550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3310                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3310                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     17089894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        58740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        89584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       150164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1836124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2688092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    266665996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    267976716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    271801736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        29498900625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         18670706                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          689                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  24115330100                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  13749171000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4279373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1604765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2139687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8023825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2139687                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1604765                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3744451                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4279373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3744451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3744451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     11768276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52876                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       200332                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1655                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149111                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1604765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3744451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5349216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1604765                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       575450                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2180215                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1604765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5349216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       575450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7529431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2904928                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2904920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1261312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1261312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        30768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      8292358                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1666                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      8332472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       984156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    265355276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        52876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    266638068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4998581                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4998581    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4998581                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11253636130                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  15785879000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    391191747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9271975                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     14264577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    414728299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     10698433                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10710578                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     21409011                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    401890180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     19982553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     14264577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    436137310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    307036172                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     79626240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    387317772                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    174981120                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    187039756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    362020876                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     76759043                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2488320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     79267843                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     43745280                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      5844995                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     49590275                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4992602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3341477305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    866573056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2139687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4215182650                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1904321037                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2035555276                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3939876313                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4992602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5245798342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2902128332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2139687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8155058963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1378560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1380736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1378560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1378560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        21540                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           34                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        21574                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15002880                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        23681                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15026562                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15002880                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15002880                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15002880                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        23681                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15026562                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       132188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    185729036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        52940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         628160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          186542324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       455232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     79626240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        81179200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2902019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2914736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7113                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1244160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1268425                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      1438603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2021290699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       576146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6836271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2030141719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4954294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9271975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    866573056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2139687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       534922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            883473933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4954294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     10710578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2887863755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2139687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       534922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       576146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6836271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2913615652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     15384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   4142355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003335494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1890                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1890                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5235752                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1350439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2914743                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1268425                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2914743                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1268425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3824                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            181955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            181944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            181917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            181872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            181884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            181925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           182007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           181915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           181940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           181945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             79273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             79266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             79272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             79271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             79281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             79296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             79273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            79342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            79269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            79259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  93837175825                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14554595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            170248799575                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32236.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58486.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2343                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2715293                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1178349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2914737                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1268425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2568131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  101994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  101730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  100991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 213166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 202221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       285717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.161026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.208744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.914397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8058      2.82%      2.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7706      2.70%      5.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4334      1.52%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4339      1.52%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4692      1.64%     10.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3873      1.36%     11.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3884      1.36%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4653      1.63%     14.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       244178     85.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       285717                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1540.180423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1639.554521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           733     38.78%     38.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     38.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     38.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     38.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          246     13.02%     52.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.11%     52.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.11%     52.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     52.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.11%     52.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          499     26.40%     78.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          160      8.47%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80      4.23%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      0.53%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.11%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.05%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.05%     92.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           76      4.02%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           70      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1890                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     671.132275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    258.462097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.678107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            620     32.80%     32.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            31      1.64%     34.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      0.37%     34.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.05%     34.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.16%     35.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.21%     35.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.21%     35.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.11%     35.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     35.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.38%     36.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1191     63.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1890                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              186298816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  244736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                81180160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               186542772                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81179200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2027.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       883.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2030.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    883.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   91886361750                       # Total gap between requests
system.mem_ctrls.avgGap                      21965.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       132188                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    185484300                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        53388                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       628160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       457280                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     79626240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 1438603.142989762127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2018627235.114049196243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 581022.064014414442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6836270.692501958460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4976582.180124961771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9271975.084929808974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 866573056.014593720436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2139686.558060725220                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 523080.926140496274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2902019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7113                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1244160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    137998040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 169655160625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     68288945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    387351965                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 178966824705                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  64032290980                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1541156413225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  31006182985                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2857649885                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     66601.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58461.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     81587.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39465.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25160526.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4810118.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1238712.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10093158.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3720898.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         140982871.274982                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         98401279.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        5294259393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1762814490                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     879664779.000318                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1447230056.174705                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     727042719.600109                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       10350395589.000704                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.643444                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37441414345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4970700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49475643655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               13594                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          6797                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11678144.659409                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    46943090.493345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         6797    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       356125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            6797                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119526730750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  79376349250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1887374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1887374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1887374                       # number of overall hits
system.cpu.icache.overall_hits::total         1887374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21540                       # number of overall misses
system.cpu.icache.overall_misses::total         21540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    933878125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    933878125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    933878125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    933878125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1908914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1908914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1908914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1908914                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011284                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011284                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011284                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011284                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43355.530409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43355.530409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43355.530409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43355.530409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        21540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    901115750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    901115750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    901115750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    901115750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011284                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011284                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011284                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011284                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41834.528784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41834.528784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41834.528784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41834.528784                       # average overall mshr miss latency
system.cpu.icache.replacements                  21376                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1887374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1887374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    933878125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    933878125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1908914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1908914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43355.530409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43355.530409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    901115750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    901115750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011284                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011284                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41834.528784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41834.528784                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.738942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8445964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21376                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            395.114334                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.738942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876443                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876443                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3839368                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3839368                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2274882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2274882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2274882                       # number of overall hits
system.cpu.dcache.overall_hits::total         2274882                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        12817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        12817                       # number of overall misses
system.cpu.dcache.overall_misses::total         12817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    931368250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    931368250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    931368250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    931368250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2287699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2287699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2287699                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2287699                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72666.634158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72666.634158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72666.634158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72666.634158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7113                       # number of writebacks
system.cpu.dcache.writebacks::total              7113                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2968                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2968                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         9849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9849                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9849                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9849                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        69464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        69464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    710138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    710138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    710138500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    710138500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    148291125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    148291125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004305                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72102.599249                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72102.599249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72102.599249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72102.599249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2134.791043                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2134.791043                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   9849                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1431549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1431549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    493829875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    493829875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1438168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1438168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74607.927935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74607.927935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         6824                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6824                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483394500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483394500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    148291125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    148291125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73108.666062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73108.666062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.821366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.821366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       843333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         843333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    437538375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    437538375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       849531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       849531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70593.477735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70593.477735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        62640                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        62640                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    226744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    226744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003810                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003810                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70047.574915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70047.574915                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              331003                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.607777                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9160645                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9160645                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198903080000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               198905440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    534                       # Simulator instruction rate (inst/s)
host_mem_usage                               46265468                       # Number of bytes of host memory used
host_op_rate                                      548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                252932.79                       # Real time elapsed on the host
host_tick_rate                                 363293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135122420                       # Number of instructions simulated
sim_ops                                     138695580                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091889                       # Number of seconds simulated
sim_ticks                                 91888715625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.565960                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  429986                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               547293                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               6815                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33329                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            547034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              67048                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           81067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            14019                       # Number of indirect misses.
system.cpu.branchPred.lookups                  973006                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  164519                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8521                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5517674                       # Number of instructions committed
system.cpu.committedOps                       6114353                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.629070                       # CPI: cycles per instruction
system.cpu.discardedOps                         95657                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3193993                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1299617                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           598001                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12655145                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.275553                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     6797                       # number of quiesce instructions executed
system.cpu.numCycles                         20024023                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      6797                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3752284     61.37%     61.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15909      0.26%     61.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                1430681     23.40%     85.03% # Class of committed instruction
system.cpu.op_class_0::MemWrite                915478     14.97%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6114353                       # Class of committed instruction
system.cpu.quiesceCycles                    126997922                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7368878                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1691                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        31254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         62631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2911969                       # Transaction distribution
system.membus.trans_dist::ReadResp            2940119                       # Transaction distribution
system.membus.trans_dist::WriteReq            1323952                       # Transaction distribution
system.membus.trans_dist::WriteResp           1323952                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7117                       # Transaction distribution
system.membus.trans_dist::CleanEvict            24114                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3237                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3237                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21540                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6618                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        64456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        27294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        29485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       111634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       168493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8332906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      8332906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8565855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1378560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1378560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        54588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1084032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       150164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1290960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    266651956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    266651956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               269321476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4269664                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000401                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.020032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4267950     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1714      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4269664                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10481028505                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           141599125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            62461484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            26519875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          132777515                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        17479034479                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          108964500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2139632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       534908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      2674540                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       534908                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2139632                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      2674540                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      2674540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      2674540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      5349079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2600960                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2600960                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      5944421                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      5944420                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        53400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        57008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       111634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       114784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       168032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16666630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     16748550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4177                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4177                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     17090761                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        58740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        89584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       150164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1836124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2688092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    266665996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    267976716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66764                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66764                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    271815624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        29500418625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         18671573                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          689                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  24116632100                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  13749604000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4279263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1604724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2139632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8023619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2139632                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1604724                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3744355                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4279263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3744355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3744355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     11767974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        66764                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       214220                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2089                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149545                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1604724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3744355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5349079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1604724                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       726575                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2331298                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1604724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5349079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       726575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7680377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2905145                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2905137                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1261312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1261312                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        30768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      8292358                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      8332906                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       984156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    265355276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66764                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    266651956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4998799                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4998799    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4998799                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11253854130                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  15786964000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    391181700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9271737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     14264211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    414717648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     10698158                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10710303                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     21408461                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    401879858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     19982040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     14264211                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    436126109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    307036172                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     79626240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    387317772                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    174981120                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    187039756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    362020876                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     76759043                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2488320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     79267843                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     43745280                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      5844995                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     49590275                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4992474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3341391485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    866550800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2139632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4215074390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1904272128                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2035502997                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3939775124                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4992474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5245663613                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2902053796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2139632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8154849514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1378560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1380736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1378560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1378560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        21540                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           34                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        21574                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15002495                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        23681                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15026176                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15002495                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15002495                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15002495                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        23681                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15026176                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       132188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    185729036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        66956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         628544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          186556724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       455488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     79626240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        81179456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2902019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2914961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7117                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1244160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1268429                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      1438566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2021238786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       728664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6840274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2030246290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4956953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9271737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    866550800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2139632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       534908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            883454029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4956953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     10710303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2887789585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2139632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       534908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       728664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6840274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2913700319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     15384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   4142355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003335494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1890                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1890                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5236156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1350439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2914966                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1268429                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2914966                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1268429                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3824                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            181955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            181944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            181917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            181904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            181916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            181957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           182039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           182013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           181947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           181942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           181946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             79273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             79266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             79272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             79271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             79281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             79296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             79273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            79342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            79269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            79259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  93843109070                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14555710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            170260586570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32235.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58485.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2343                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2715499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1178349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2914960                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1268429                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2568307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  102026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  101737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  100997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 213167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 202222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       285731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.165330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.216372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.909252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8058      2.82%      2.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7706      2.70%      5.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4334      1.52%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4339      1.52%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4692      1.64%     10.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3873      1.36%     11.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3884      1.36%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4653      1.63%     14.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       244192     85.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       285731                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1540.180423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1639.554521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           733     38.78%     38.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     38.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     38.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     38.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          246     13.02%     52.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.11%     52.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.11%     52.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     52.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.11%     52.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          499     26.40%     78.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          160      8.47%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80      4.23%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      0.53%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.11%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.05%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.05%     92.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           76      4.02%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           70      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1890                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     671.132275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    258.462097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    480.678107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            620     32.80%     32.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            31      1.64%     34.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      0.37%     34.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.05%     34.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.16%     35.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.21%     35.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.21%     35.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.11%     35.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     35.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.38%     36.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1191     63.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1890                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              186313088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  244736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                81180160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               186557044                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81179456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2027.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       883.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2030.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    883.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   91888729750                       # Total gap between requests
system.mem_ctrls.avgGap                      21965.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       132188                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    185484300                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67276                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       628544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       457280                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     79626240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 1438566.194998984691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2018575390.224908113480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 732146.483302203589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6840274.082892863080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4976454.365367020480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9271736.950562039390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 866550799.610221385956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2139631.603975855280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 523067.491727170360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2902019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7117                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1244160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    137998040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 169655160625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     79751490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    387676415                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 178966824705                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  64032290980                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1541156413225                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  31006182985                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2857649885                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     66601.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58461.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     75665.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39474.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25146385.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4810118.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1238712.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10093158.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3720898.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         140990766.074982                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         98405756.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        5294668612.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1762814490                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     879664779.000318                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1447293846.974705                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     727042719.600109                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       10350880970.550703                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.645834                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37441414345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4970700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49478003655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               13594                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          6797                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11678144.659409                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    46943090.493345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         6797    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       356125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            6797                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119529090750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  79376349250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1888199                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1888199                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1888199                       # number of overall hits
system.cpu.icache.overall_hits::total         1888199                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21540                       # number of overall misses
system.cpu.icache.overall_misses::total         21540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    933878125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    933878125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    933878125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    933878125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1909739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1909739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1909739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1909739                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011279                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011279                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011279                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011279                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43355.530409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43355.530409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43355.530409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43355.530409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        21540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    901115750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    901115750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    901115750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    901115750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011279                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41834.528784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41834.528784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41834.528784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41834.528784                       # average overall mshr miss latency
system.cpu.icache.replacements                  21376                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1888199                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1888199                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    933878125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    933878125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1909739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1909739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43355.530409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43355.530409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    901115750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    901115750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41834.528784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41834.528784                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.739180                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35702813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21834                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1635.193414                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.739180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3841018                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3841018                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2276245                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2276245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2276245                       # number of overall hits
system.cpu.dcache.overall_hits::total         2276245                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        12823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        12823                       # number of overall misses
system.cpu.dcache.overall_misses::total         12823                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    931895125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    931895125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    931895125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    931895125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2289068                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2289068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2289068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2289068                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005602                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72673.721048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72673.721048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72673.721048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72673.721048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7117                       # number of writebacks
system.cpu.dcache.writebacks::total              7117                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2968                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2968                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         9855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        69464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        69464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    710657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    710657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    710657000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    710657000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    148291125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    148291125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004305                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72111.314054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72111.314054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72111.314054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72111.314054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2134.791043                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2134.791043                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   9855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1432301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1432301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    494356750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    494356750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1438926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1438926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74619.886792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74619.886792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6618                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         6824                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6824                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    148291125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    148291125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73120.731339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73120.731339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.821366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.821366                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       843944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         843944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    437538375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    437538375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       850142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       850142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007291                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70593.477735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70593.477735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        62640                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        62640                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    226744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    226744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70047.574915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70047.574915                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2289842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            220.877978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9166127                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9166127                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198905440000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
