{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 12:45:46 2014 " "Info: Processing started: Mon May 26 12:45:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register DecimalCounter:comb_38\|D\[2\] register DecimalCounter:comb_38\|D\[17\] 168.95 MHz 5.919 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 168.95 MHz between source register \"DecimalCounter:comb_38\|D\[2\]\" and destination register \"DecimalCounter:comb_38\|D\[17\]\" (period= 5.919 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.929 ns + Longest register register " "Info: + Longest register to register delay is 5.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DecimalCounter:comb_38\|D\[2\] 1 REG LCFF_X64_Y5_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y5_N23; Fanout = 5; REG Node = 'DecimalCounter:comb_38\|D\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DecimalCounter:comb_38|D[2] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.398 ns) 1.388 ns DecimalCounter:comb_38\|Equal0~32 2 COMB LCCOMB_X64_Y6_N30 5 " "Info: 2: + IC(0.990 ns) + CELL(0.398 ns) = 1.388 ns; Loc. = LCCOMB_X64_Y6_N30; Fanout = 5; COMB Node = 'DecimalCounter:comb_38\|Equal0~32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { DecimalCounter:comb_38|D[2] DecimalCounter:comb_38|Equal0~32 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 1.816 ns DecimalCounter:comb_38\|Equal1~57 3 COMB LCCOMB_X64_Y6_N18 4 " "Info: 3: + IC(0.278 ns) + CELL(0.150 ns) = 1.816 ns; Loc. = LCCOMB_X64_Y6_N18; Fanout = 4; COMB Node = 'DecimalCounter:comb_38\|Equal1~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { DecimalCounter:comb_38|Equal0~32 DecimalCounter:comb_38|Equal1~57 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.275 ns) 2.552 ns DecimalCounter:comb_38\|Add2~421 4 COMB LCCOMB_X64_Y6_N26 4 " "Info: 4: + IC(0.461 ns) + CELL(0.275 ns) = 2.552 ns; Loc. = LCCOMB_X64_Y6_N26; Fanout = 4; COMB Node = 'DecimalCounter:comb_38\|Add2~421'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { DecimalCounter:comb_38|Equal1~57 DecimalCounter:comb_38|Add2~421 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.416 ns) 3.241 ns DecimalCounter:comb_38\|Equal2~97 5 COMB LCCOMB_X64_Y6_N22 5 " "Info: 5: + IC(0.273 ns) + CELL(0.416 ns) = 3.241 ns; Loc. = LCCOMB_X64_Y6_N22; Fanout = 5; COMB Node = 'DecimalCounter:comb_38\|Equal2~97'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { DecimalCounter:comb_38|Add2~421 DecimalCounter:comb_38|Equal2~97 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 3.651 ns DecimalCounter:comb_38\|Add3~298 6 COMB LCCOMB_X64_Y6_N16 3 " "Info: 6: + IC(0.260 ns) + CELL(0.150 ns) = 3.651 ns; Loc. = LCCOMB_X64_Y6_N16; Fanout = 3; COMB Node = 'DecimalCounter:comb_38\|Add3~298'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DecimalCounter:comb_38|Equal2~97 DecimalCounter:comb_38|Add3~298 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 4.187 ns DecimalCounter:comb_38\|Equal3~30 7 COMB LCCOMB_X64_Y6_N4 3 " "Info: 7: + IC(0.261 ns) + CELL(0.275 ns) = 4.187 ns; Loc. = LCCOMB_X64_Y6_N4; Fanout = 3; COMB Node = 'DecimalCounter:comb_38\|Equal3~30'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { DecimalCounter:comb_38|Add3~298 DecimalCounter:comb_38|Equal3~30 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 4.723 ns DecimalCounter:comb_38\|Add4~89 8 COMB LCCOMB_X64_Y6_N0 2 " "Info: 8: + IC(0.261 ns) + CELL(0.275 ns) = 4.723 ns; Loc. = LCCOMB_X64_Y6_N0; Fanout = 2; COMB Node = 'DecimalCounter:comb_38\|Add4~89'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { DecimalCounter:comb_38|Equal3~30 DecimalCounter:comb_38|Add4~89 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 5.129 ns DecimalCounter:comb_38\|Add4~91 9 COMB LCCOMB_X64_Y6_N12 3 " "Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 5.129 ns; Loc. = LCCOMB_X64_Y6_N12; Fanout = 3; COMB Node = 'DecimalCounter:comb_38\|Add4~91'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { DecimalCounter:comb_38|Add4~89 DecimalCounter:comb_38|Add4~91 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.437 ns) 5.845 ns DecimalCounter:comb_38\|D~347 10 COMB LCCOMB_X64_Y6_N24 1 " "Info: 10: + IC(0.279 ns) + CELL(0.437 ns) = 5.845 ns; Loc. = LCCOMB_X64_Y6_N24; Fanout = 1; COMB Node = 'DecimalCounter:comb_38\|D~347'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { DecimalCounter:comb_38|Add4~91 DecimalCounter:comb_38|D~347 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.929 ns DecimalCounter:comb_38\|D\[17\] 11 REG LCFF_X64_Y6_N25 4 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 5.929 ns; Loc. = LCFF_X64_Y6_N25; Fanout = 4; REG Node = 'DecimalCounter:comb_38\|D\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DecimalCounter:comb_38|D~347 DecimalCounter:comb_38|D[17] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 44.02 % ) " "Info: Total cell delay = 2.610 ns ( 44.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.319 ns ( 55.98 % ) " "Info: Total interconnect delay = 3.319 ns ( 55.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { DecimalCounter:comb_38|D[2] DecimalCounter:comb_38|Equal0~32 DecimalCounter:comb_38|Equal1~57 DecimalCounter:comb_38|Add2~421 DecimalCounter:comb_38|Equal2~97 DecimalCounter:comb_38|Add3~298 DecimalCounter:comb_38|Equal3~30 DecimalCounter:comb_38|Add4~89 DecimalCounter:comb_38|Add4~91 DecimalCounter:comb_38|D~347 DecimalCounter:comb_38|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.929 ns" { DecimalCounter:comb_38|D[2] {} DecimalCounter:comb_38|Equal0~32 {} DecimalCounter:comb_38|Equal1~57 {} DecimalCounter:comb_38|Add2~421 {} DecimalCounter:comb_38|Equal2~97 {} DecimalCounter:comb_38|Add3~298 {} DecimalCounter:comb_38|Equal3~30 {} DecimalCounter:comb_38|Add4~89 {} DecimalCounter:comb_38|Add4~91 {} DecimalCounter:comb_38|D~347 {} DecimalCounter:comb_38|D[17] {} } { 0.000ns 0.990ns 0.278ns 0.461ns 0.273ns 0.260ns 0.261ns 0.261ns 0.256ns 0.279ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.416ns 0.150ns 0.275ns 0.275ns 0.150ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.224 ns - Smallest " "Info: - Smallest clock skew is 0.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.679 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 36 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 36; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.537 ns) 3.679 ns DecimalCounter:comb_38\|D\[17\] 2 REG LCFF_X64_Y6_N25 4 " "Info: 2: + IC(2.280 ns) + CELL(0.537 ns) = 3.679 ns; Loc. = LCFF_X64_Y6_N25; Fanout = 4; REG Node = 'DecimalCounter:comb_38\|D\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { KEY[0] DecimalCounter:comb_38|D[17] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.03 % ) " "Info: Total cell delay = 1.399 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.280 ns ( 61.97 % ) " "Info: Total interconnect delay = 2.280 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { KEY[0] DecimalCounter:comb_38|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|D[17] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.455 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 36 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 36; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.537 ns) 3.455 ns DecimalCounter:comb_38\|D\[2\] 2 REG LCFF_X64_Y5_N23 5 " "Info: 2: + IC(2.056 ns) + CELL(0.537 ns) = 3.455 ns; Loc. = LCFF_X64_Y5_N23; Fanout = 5; REG Node = 'DecimalCounter:comb_38\|D\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { KEY[0] DecimalCounter:comb_38|D[2] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.49 % ) " "Info: Total cell delay = 1.399 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 59.51 % ) " "Info: Total interconnect delay = 2.056 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { KEY[0] DecimalCounter:comb_38|D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|D[2] {} } { 0.000ns 0.000ns 2.056ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { KEY[0] DecimalCounter:comb_38|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|D[17] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { KEY[0] DecimalCounter:comb_38|D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|D[2] {} } { 0.000ns 0.000ns 2.056ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { DecimalCounter:comb_38|D[2] DecimalCounter:comb_38|Equal0~32 DecimalCounter:comb_38|Equal1~57 DecimalCounter:comb_38|Add2~421 DecimalCounter:comb_38|Equal2~97 DecimalCounter:comb_38|Add3~298 DecimalCounter:comb_38|Equal3~30 DecimalCounter:comb_38|Add4~89 DecimalCounter:comb_38|Add4~91 DecimalCounter:comb_38|D~347 DecimalCounter:comb_38|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.929 ns" { DecimalCounter:comb_38|D[2] {} DecimalCounter:comb_38|Equal0~32 {} DecimalCounter:comb_38|Equal1~57 {} DecimalCounter:comb_38|Add2~421 {} DecimalCounter:comb_38|Equal2~97 {} DecimalCounter:comb_38|Add3~298 {} DecimalCounter:comb_38|Equal3~30 {} DecimalCounter:comb_38|Add4~89 {} DecimalCounter:comb_38|Add4~91 {} DecimalCounter:comb_38|D~347 {} DecimalCounter:comb_38|D[17] {} } { 0.000ns 0.990ns 0.278ns 0.461ns 0.273ns 0.260ns 0.261ns 0.261ns 0.256ns 0.279ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.416ns 0.150ns 0.275ns 0.275ns 0.150ns 0.437ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { KEY[0] DecimalCounter:comb_38|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|D[17] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { KEY[0] DecimalCounter:comb_38|D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.455 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|D[2] {} } { 0.000ns 0.000ns 2.056ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DecimalCounter:comb_38\|r\[11\] SW\[7\] KEY\[0\] 0.534 ns register " "Info: tsu for register \"DecimalCounter:comb_38\|r\[11\]\" (data pin = \"SW\[7\]\", clock pin = \"KEY\[0\]\") is 0.534 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.963 ns + Longest pin register " "Info: + Longest pin to register delay is 3.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 17; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.625 ns) + CELL(0.275 ns) 3.879 ns DecimalCounter:comb_38\|r~473 2 COMB LCCOMB_X64_Y7_N28 1 " "Info: 2: + IC(2.625 ns) + CELL(0.275 ns) = 3.879 ns; Loc. = LCCOMB_X64_Y7_N28; Fanout = 1; COMB Node = 'DecimalCounter:comb_38\|r~473'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { SW[7] DecimalCounter:comb_38|r~473 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.963 ns DecimalCounter:comb_38\|r\[11\] 3 REG LCFF_X64_Y7_N29 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.963 ns; Loc. = LCFF_X64_Y7_N29; Fanout = 7; REG Node = 'DecimalCounter:comb_38\|r\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DecimalCounter:comb_38|r~473 DecimalCounter:comb_38|r[11] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 33.76 % ) " "Info: Total cell delay = 1.338 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.625 ns ( 66.24 % ) " "Info: Total interconnect delay = 2.625 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { SW[7] DecimalCounter:comb_38|r~473 DecimalCounter:comb_38|r[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { SW[7] {} SW[7]~combout {} DecimalCounter:comb_38|r~473 {} DecimalCounter:comb_38|r[11] {} } { 0.000ns 0.000ns 2.625ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.393 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 36 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 36; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.537 ns) 3.393 ns DecimalCounter:comb_38\|r\[11\] 2 REG LCFF_X64_Y7_N29 7 " "Info: 2: + IC(1.994 ns) + CELL(0.537 ns) = 3.393 ns; Loc. = LCFF_X64_Y7_N29; Fanout = 7; REG Node = 'DecimalCounter:comb_38\|r\[11\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { KEY[0] DecimalCounter:comb_38|r[11] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.23 % ) " "Info: Total cell delay = 1.399 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.994 ns ( 58.77 % ) " "Info: Total interconnect delay = 1.994 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { KEY[0] DecimalCounter:comb_38|r[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|r[11] {} } { 0.000ns 0.000ns 1.994ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { SW[7] DecimalCounter:comb_38|r~473 DecimalCounter:comb_38|r[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { SW[7] {} SW[7]~combout {} DecimalCounter:comb_38|r~473 {} DecimalCounter:comb_38|r[11] {} } { 0.000ns 0.000ns 2.625ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { KEY[0] DecimalCounter:comb_38|r[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|r[11] {} } { 0.000ns 0.000ns 1.994ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] H0\[1\] DecimalCounter:comb_38\|r\[2\] 12.146 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"H0\[1\]\" through register \"DecimalCounter:comb_38\|r\[2\]\" is 12.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.679 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 36 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 36; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.537 ns) 3.679 ns DecimalCounter:comb_38\|r\[2\] 2 REG LCFF_X63_Y6_N23 7 " "Info: 2: + IC(2.280 ns) + CELL(0.537 ns) = 3.679 ns; Loc. = LCFF_X63_Y6_N23; Fanout = 7; REG Node = 'DecimalCounter:comb_38\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { KEY[0] DecimalCounter:comb_38|r[2] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.03 % ) " "Info: Total cell delay = 1.399 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.280 ns ( 61.97 % ) " "Info: Total interconnect delay = 2.280 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { KEY[0] DecimalCounter:comb_38|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|r[2] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.217 ns + Longest register pin " "Info: + Longest register to pin delay is 8.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DecimalCounter:comb_38\|r\[2\] 1 REG LCFF_X63_Y6_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y6_N23; Fanout = 7; REG Node = 'DecimalCounter:comb_38\|r\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DecimalCounter:comb_38|r[2] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.874 ns) + CELL(0.438 ns) 4.312 ns translator:comb_39\|H\[1\]~836 2 COMB LCCOMB_X31_Y3_N12 1 " "Info: 2: + IC(3.874 ns) + CELL(0.438 ns) = 4.312 ns; Loc. = LCCOMB_X31_Y3_N12; Fanout = 1; COMB Node = 'translator:comb_39\|H\[1\]~836'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { DecimalCounter:comb_38|r[2] translator:comb_39|H[1]~836 } "NODE_NAME" } } { "translator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/translator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(2.768 ns) 8.217 ns H0\[1\] 3 PIN PIN_AB12 0 " "Info: 3: + IC(1.137 ns) + CELL(2.768 ns) = 8.217 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'H0\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.905 ns" { translator:comb_39|H[1]~836 H0[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.206 ns ( 39.02 % ) " "Info: Total cell delay = 3.206 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.011 ns ( 60.98 % ) " "Info: Total interconnect delay = 5.011 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { DecimalCounter:comb_38|r[2] translator:comb_39|H[1]~836 H0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { DecimalCounter:comb_38|r[2] {} translator:comb_39|H[1]~836 {} H0[1] {} } { 0.000ns 3.874ns 1.137ns } { 0.000ns 0.438ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { KEY[0] DecimalCounter:comb_38|r[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|r[2] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { DecimalCounter:comb_38|r[2] translator:comb_39|H[1]~836 H0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { DecimalCounter:comb_38|r[2] {} translator:comb_39|H[1]~836 {} H0[1] {} } { 0.000ns 3.874ns 1.137ns } { 0.000ns 0.438ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[7\] LED\[7\] 6.699 ns Longest " "Info: Longest tpd from source pin \"SW\[7\]\" to destination pin \"LED\[7\]\" is 6.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 17; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.922 ns) + CELL(2.798 ns) 6.699 ns LED\[7\] 2 PIN PIN_AC21 0 " "Info: 2: + IC(2.922 ns) + CELL(2.798 ns) = 6.699 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LED\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { SW[7] LED[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 56.38 % ) " "Info: Total cell delay = 3.777 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.922 ns ( 43.62 % ) " "Info: Total interconnect delay = 2.922 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.699 ns" { SW[7] LED[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.699 ns" { SW[7] {} SW[7]~combout {} LED[7] {} } { 0.000ns 0.000ns 2.922ns } { 0.000ns 0.979ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "DecimalCounter:comb_38\|r\[8\] SW\[7\] KEY\[0\] 0.224 ns register " "Info: th for register \"DecimalCounter:comb_38\|r\[8\]\" (data pin = \"SW\[7\]\", clock pin = \"KEY\[0\]\") is 0.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.679 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 36 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 36; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.537 ns) 3.679 ns DecimalCounter:comb_38\|r\[8\] 2 REG LCFF_X63_Y6_N3 7 " "Info: 2: + IC(2.280 ns) + CELL(0.537 ns) = 3.679 ns; Loc. = LCFF_X63_Y6_N3; Fanout = 7; REG Node = 'DecimalCounter:comb_38\|r\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { KEY[0] DecimalCounter:comb_38|r[8] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.03 % ) " "Info: Total cell delay = 1.399 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.280 ns ( 61.97 % ) " "Info: Total interconnect delay = 2.280 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { KEY[0] DecimalCounter:comb_38|r[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|r[8] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.721 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 17 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 17; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.150 ns) 3.637 ns DecimalCounter:comb_38\|r~472 2 COMB LCCOMB_X63_Y6_N2 1 " "Info: 2: + IC(2.508 ns) + CELL(0.150 ns) = 3.637 ns; Loc. = LCCOMB_X63_Y6_N2; Fanout = 1; COMB Node = 'DecimalCounter:comb_38\|r~472'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { SW[7] DecimalCounter:comb_38|r~472 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.721 ns DecimalCounter:comb_38\|r\[8\] 3 REG LCFF_X63_Y6_N3 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.721 ns; Loc. = LCFF_X63_Y6_N3; Fanout = 7; REG Node = 'DecimalCounter:comb_38\|r\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DecimalCounter:comb_38|r~472 DecimalCounter:comb_38|r[8] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 32.60 % ) " "Info: Total cell delay = 1.213 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 67.40 % ) " "Info: Total interconnect delay = 2.508 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { SW[7] DecimalCounter:comb_38|r~472 DecimalCounter:comb_38|r[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { SW[7] {} SW[7]~combout {} DecimalCounter:comb_38|r~472 {} DecimalCounter:comb_38|r[8] {} } { 0.000ns 0.000ns 2.508ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { KEY[0] DecimalCounter:comb_38|r[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.679 ns" { KEY[0] {} KEY[0]~combout {} DecimalCounter:comb_38|r[8] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { SW[7] DecimalCounter:comb_38|r~472 DecimalCounter:comb_38|r[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.721 ns" { SW[7] {} SW[7]~combout {} DecimalCounter:comb_38|r~472 {} DecimalCounter:comb_38|r[8] {} } { 0.000ns 0.000ns 2.508ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 12:45:46 2014 " "Info: Processing ended: Mon May 26 12:45:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
