<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf548 › include › mach › defBF54x_base.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF54x_base.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF54X_H</span>
<span class="cp">#define _DEF_BF54X_H</span>


<span class="cm">/* ************************************************************** */</span>
<span class="cm">/*   SYSTEM &amp; MMR ADDRESS DEFINITIONS COMMON TO ALL ADSP-BF54x    */</span>
<span class="cm">/* ************************************************************** */</span>

<span class="cm">/* PLL Registers */</span>

<span class="cp">#define                          PLL_CTL  0xffc00000   </span><span class="cm">/* PLL Control Register */</span><span class="cp"></span>
<span class="cp">#define                          PLL_DIV  0xffc00004   </span><span class="cm">/* PLL Divisor Register */</span><span class="cp"></span>
<span class="cp">#define                           VR_CTL  0xffc00008   </span><span class="cm">/* Voltage Regulator Control Register */</span><span class="cp"></span>
<span class="cp">#define                         PLL_STAT  0xffc0000c   </span><span class="cm">/* PLL Status Register */</span><span class="cp"></span>
<span class="cp">#define                      PLL_LOCKCNT  0xffc00010   </span><span class="cm">/* PLL Lock Count Register */</span><span class="cp"></span>

<span class="cm">/* Debug/MP/Emulation Registers (0xFFC00014 - 0xFFC00014) */</span>

<span class="cp">#define                           CHIPID  0xffc00014</span>
<span class="cm">/* CHIPID Masks */</span>
<span class="cp">#define                   CHIPID_VERSION  0xF0000000</span>
<span class="cp">#define                    CHIPID_FAMILY  0x0FFFF000</span>
<span class="cp">#define               CHIPID_MANUFACTURE  0x00000FFE</span>

<span class="cm">/* System Reset and Interrupt Controller (0xFFC00100 - 0xFFC00104) */</span>

<span class="cp">#define                            SWRST  0xffc00100   </span><span class="cm">/* Software Reset Register */</span><span class="cp"></span>
<span class="cp">#define                            SYSCR  0xffc00104   </span><span class="cm">/* System Configuration register */</span><span class="cp"></span>

<span class="cm">/* SIC Registers */</span>

<span class="cp">#define                        SIC_RVECT  0xffc00108</span>
<span class="cp">#define                       SIC_IMASK0  0xffc0010c   </span><span class="cm">/* System Interrupt Mask Register 0 */</span><span class="cp"></span>
<span class="cp">#define                       SIC_IMASK1  0xffc00110   </span><span class="cm">/* System Interrupt Mask Register 1 */</span><span class="cp"></span>
<span class="cp">#define                       SIC_IMASK2  0xffc00114   </span><span class="cm">/* System Interrupt Mask Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_ISR0  0xffc00118   </span><span class="cm">/* System Interrupt Status Register 0 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_ISR1  0xffc0011c   </span><span class="cm">/* System Interrupt Status Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_ISR2  0xffc00120   </span><span class="cm">/* System Interrupt Status Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IWR0  0xffc00124   </span><span class="cm">/* System Interrupt Wakeup Register 0 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IWR1  0xffc00128   </span><span class="cm">/* System Interrupt Wakeup Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IWR2  0xffc0012c   </span><span class="cm">/* System Interrupt Wakeup Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR0  0xffc00130   </span><span class="cm">/* System Interrupt Assignment Register 0 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR1  0xffc00134   </span><span class="cm">/* System Interrupt Assignment Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR2  0xffc00138   </span><span class="cm">/* System Interrupt Assignment Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR3  0xffc0013c   </span><span class="cm">/* System Interrupt Assignment Register 3 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR4  0xffc00140   </span><span class="cm">/* System Interrupt Assignment Register 4 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR5  0xffc00144   </span><span class="cm">/* System Interrupt Assignment Register 5 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR6  0xffc00148   </span><span class="cm">/* System Interrupt Assignment Register 6 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR7  0xffc0014c   </span><span class="cm">/* System Interrupt Assignment Register 7 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR8  0xffc00150   </span><span class="cm">/* System Interrupt Assignment Register 8 */</span><span class="cp"></span>
<span class="cp">#define                         SIC_IAR9  0xffc00154   </span><span class="cm">/* System Interrupt Assignment Register 9 */</span><span class="cp"></span>
<span class="cp">#define                        SIC_IAR10  0xffc00158   </span><span class="cm">/* System Interrupt Assignment Register 10 */</span><span class="cp"></span>
<span class="cp">#define                        SIC_IAR11  0xffc0015c   </span><span class="cm">/* System Interrupt Assignment Register 11 */</span><span class="cp"></span>

<span class="cm">/* Watchdog Timer Registers */</span>

<span class="cp">#define                         WDOG_CTL  0xffc00200   </span><span class="cm">/* Watchdog Control Register */</span><span class="cp"></span>
<span class="cp">#define                         WDOG_CNT  0xffc00204   </span><span class="cm">/* Watchdog Count Register */</span><span class="cp"></span>
<span class="cp">#define                        WDOG_STAT  0xffc00208   </span><span class="cm">/* Watchdog Status Register */</span><span class="cp"></span>

<span class="cm">/* RTC Registers */</span>

<span class="cp">#define                         RTC_STAT  0xffc00300   </span><span class="cm">/* RTC Status Register */</span><span class="cp"></span>
<span class="cp">#define                         RTC_ICTL  0xffc00304   </span><span class="cm">/* RTC Interrupt Control Register */</span><span class="cp"></span>
<span class="cp">#define                        RTC_ISTAT  0xffc00308   </span><span class="cm">/* RTC Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define                        RTC_SWCNT  0xffc0030c   </span><span class="cm">/* RTC Stopwatch Count Register */</span><span class="cp"></span>
<span class="cp">#define                        RTC_ALARM  0xffc00310   </span><span class="cm">/* RTC Alarm Register */</span><span class="cp"></span>
<span class="cp">#define                         RTC_PREN  0xffc00314   </span><span class="cm">/* RTC Prescaler Enable Register */</span><span class="cp"></span>

<span class="cm">/* UART0 Registers */</span>

<span class="cp">#define                        UART0_DLL  0xffc00400   </span><span class="cm">/* Divisor Latch Low Byte */</span><span class="cp"></span>
<span class="cp">#define                        UART0_DLH  0xffc00404   </span><span class="cm">/* Divisor Latch High Byte */</span><span class="cp"></span>
<span class="cp">#define                       UART0_GCTL  0xffc00408   </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART0_LCR  0xffc0040c   </span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART0_MCR  0xffc00410   </span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART0_LSR  0xffc00414   </span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART0_MSR  0xffc00418   </span><span class="cm">/* Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART0_SCR  0xffc0041c   </span><span class="cm">/* Scratch Register */</span><span class="cp"></span>
<span class="cp">#define                    UART0_IER_SET  0xffc00420   </span><span class="cm">/* Interrupt Enable Register Set */</span><span class="cp"></span>
<span class="cp">#define                  UART0_IER_CLEAR  0xffc00424   </span><span class="cm">/* Interrupt Enable Register Clear */</span><span class="cp"></span>
<span class="cp">#define                        UART0_THR  0xffc00428   </span><span class="cm">/* Transmit Hold Register */</span><span class="cp"></span>
<span class="cp">#define                        UART0_RBR  0xffc0042c   </span><span class="cm">/* Receive Buffer Register */</span><span class="cp"></span>

<span class="cm">/* SPI0 Registers */</span>

<span class="cp">#define                     SPI0_REGBASE  0xffc00500</span>
<span class="cp">#define                         SPI0_CTL  0xffc00500   </span><span class="cm">/* SPI0 Control Register */</span><span class="cp"></span>
<span class="cp">#define                         SPI0_FLG  0xffc00504   </span><span class="cm">/* SPI0 Flag Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI0_STAT  0xffc00508   </span><span class="cm">/* SPI0 Status Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI0_TDBR  0xffc0050c   </span><span class="cm">/* SPI0 Transmit Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI0_RDBR  0xffc00510   </span><span class="cm">/* SPI0 Receive Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI0_BAUD  0xffc00514   </span><span class="cm">/* SPI0 Baud Rate Register */</span><span class="cp"></span>
<span class="cp">#define                      SPI0_SHADOW  0xffc00518   </span><span class="cm">/* SPI0 Receive Data Buffer Shadow Register */</span><span class="cp"></span>

<span class="cm">/* Timer Group of 3 registers are not defined in the shared file because they are not available on the ADSP-BF542 processor */</span>

<span class="cm">/* Two Wire Interface Registers (TWI0) */</span>

<span class="cp">#define                     TWI0_REGBASE  0xffc00700</span>
<span class="cp">#define                      TWI0_CLKDIV  0xffc00700   </span><span class="cm">/* Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                     TWI0_CONTROL  0xffc00704   </span><span class="cm">/* TWI Control Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI0_SLAVE_CTL  0xffc00708   </span><span class="cm">/* TWI Slave Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI0_SLAVE_STAT  0xffc0070c   </span><span class="cm">/* TWI Slave Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI0_SLAVE_ADDR  0xffc00710   </span><span class="cm">/* TWI Slave Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI0_MASTER_CTL  0xffc00714   </span><span class="cm">/* TWI Master Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define                 TWI0_MASTER_STAT  0xffc00718   </span><span class="cm">/* TWI Master Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define                 TWI0_MASTER_ADDR  0xffc0071c   </span><span class="cm">/* TWI Master Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI0_INT_STAT  0xffc00720   </span><span class="cm">/* TWI Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI0_INT_MASK  0xffc00724   </span><span class="cm">/* TWI Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                    TWI0_FIFO_CTL  0xffc00728   </span><span class="cm">/* TWI FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI0_FIFO_STAT  0xffc0072c   </span><span class="cm">/* TWI FIFO Status Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI0_XMT_DATA8  0xffc00780   </span><span class="cm">/* TWI FIFO Transmit Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI0_XMT_DATA16  0xffc00784   </span><span class="cm">/* TWI FIFO Transmit Data Double Byte Register */</span><span class="cp"></span>
<span class="cp">#define                   TWI0_RCV_DATA8  0xffc00788   </span><span class="cm">/* TWI FIFO Receive Data Single Byte Register */</span><span class="cp"></span>
<span class="cp">#define                  TWI0_RCV_DATA16  0xffc0078c   </span><span class="cm">/* TWI FIFO Receive Data Double Byte Register */</span><span class="cp"></span>

<span class="cm">/* SPORT0 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 processors */</span>

<span class="cm">/* SPORT1 Registers */</span>

<span class="cp">#define                      SPORT1_TCR1  0xffc00900   </span><span class="cm">/* SPORT1 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT1_TCR2  0xffc00904   </span><span class="cm">/* SPORT1 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define                   SPORT1_TCLKDIV  0xffc00908   </span><span class="cm">/* SPORT1 Transmit Serial Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                    SPORT1_TFSDIV  0xffc0090c   </span><span class="cm">/* SPORT1 Transmit Frame Sync Divider Register */</span><span class="cp"></span>
<span class="cp">#define                        SPORT1_TX  0xffc00910   </span><span class="cm">/* SPORT1 Transmit Data Register */</span><span class="cp"></span>
<span class="cp">#define                        SPORT1_RX  0xffc00918   </span><span class="cm">/* SPORT1 Receive Data Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT1_RCR1  0xffc00920   </span><span class="cm">/* SPORT1 Receive Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT1_RCR2  0xffc00924   </span><span class="cm">/* SPORT1 Receive Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define                   SPORT1_RCLKDIV  0xffc00928   </span><span class="cm">/* SPORT1 Receive Serial Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                    SPORT1_RFSDIV  0xffc0092c   </span><span class="cm">/* SPORT1 Receive Frame Sync Divider Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT1_STAT  0xffc00930   </span><span class="cm">/* SPORT1 Status Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT1_CHNL  0xffc00934   </span><span class="cm">/* SPORT1 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MCMC1  0xffc00938   </span><span class="cm">/* SPORT1 Multi channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MCMC2  0xffc0093c   </span><span class="cm">/* SPORT1 Multi channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MTCS0  0xffc00940   </span><span class="cm">/* SPORT1 Multi channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MTCS1  0xffc00944   </span><span class="cm">/* SPORT1 Multi channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MTCS2  0xffc00948   </span><span class="cm">/* SPORT1 Multi channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MTCS3  0xffc0094c   </span><span class="cm">/* SPORT1 Multi channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MRCS0  0xffc00950   </span><span class="cm">/* SPORT1 Multi channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MRCS1  0xffc00954   </span><span class="cm">/* SPORT1 Multi channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MRCS2  0xffc00958   </span><span class="cm">/* SPORT1 Multi channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT1_MRCS3  0xffc0095c   </span><span class="cm">/* SPORT1 Multi channel Receive Select Register 3 */</span><span class="cp"></span>

<span class="cm">/* Asynchronous Memory Control Registers */</span>

<span class="cp">#define                      EBIU_AMGCTL  0xffc00a00   </span><span class="cm">/* Asynchronous Memory Global Control Register */</span><span class="cp"></span>
<span class="cp">#define                    EBIU_AMBCTL0   0xffc00a04   </span><span class="cm">/* Asynchronous Memory Bank Control Register */</span><span class="cp"></span>
<span class="cp">#define                    EBIU_AMBCTL1   0xffc00a08   </span><span class="cm">/* Asynchronous Memory Bank Control Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_MBSCTL  0xffc00a0c   </span><span class="cm">/* Asynchronous Memory Bank Select Control Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_ARBSTAT  0xffc00a10   </span><span class="cm">/* Asynchronous Memory Arbiter Status Register */</span><span class="cp"></span>
<span class="cp">#define                        EBIU_MODE  0xffc00a14   </span><span class="cm">/* Asynchronous Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define                        EBIU_FCTL  0xffc00a18   </span><span class="cm">/* Asynchronous Memory Flash Control Register */</span><span class="cp"></span>

<span class="cm">/* DDR Memory Control Registers */</span>

<span class="cp">#define                     EBIU_DDRCTL0  0xffc00a20   </span><span class="cm">/* DDR Memory Control 0 Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRCTL1  0xffc00a24   </span><span class="cm">/* DDR Memory Control 1 Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRCTL2  0xffc00a28   </span><span class="cm">/* DDR Memory Control 2 Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRCTL3  0xffc00a2c   </span><span class="cm">/* DDR Memory Control 3 Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_DDRQUE  0xffc00a30   </span><span class="cm">/* DDR Queue Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_ERRADD  0xffc00a34   </span><span class="cm">/* DDR Error Address Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_ERRMST  0xffc00a38   </span><span class="cm">/* DDR Error Master Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_RSTCTL  0xffc00a3c   </span><span class="cm">/* DDR Reset Control Register */</span><span class="cp"></span>

<span class="cm">/* DDR BankRead and Write Count Registers */</span>

<span class="cp">#define                     EBIU_DDRBRC0  0xffc00a60   </span><span class="cm">/* DDR Bank0 Read Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBRC1  0xffc00a64   </span><span class="cm">/* DDR Bank1 Read Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBRC2  0xffc00a68   </span><span class="cm">/* DDR Bank2 Read Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBRC3  0xffc00a6c   </span><span class="cm">/* DDR Bank3 Read Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBRC4  0xffc00a70   </span><span class="cm">/* DDR Bank4 Read Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBRC5  0xffc00a74   </span><span class="cm">/* DDR Bank5 Read Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBRC6  0xffc00a78   </span><span class="cm">/* DDR Bank6 Read Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBRC7  0xffc00a7c   </span><span class="cm">/* DDR Bank7 Read Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBWC0  0xffc00a80   </span><span class="cm">/* DDR Bank0 Write Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBWC1  0xffc00a84   </span><span class="cm">/* DDR Bank1 Write Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBWC2  0xffc00a88   </span><span class="cm">/* DDR Bank2 Write Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBWC3  0xffc00a8c   </span><span class="cm">/* DDR Bank3 Write Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBWC4  0xffc00a90   </span><span class="cm">/* DDR Bank4 Write Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBWC5  0xffc00a94   </span><span class="cm">/* DDR Bank5 Write Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBWC6  0xffc00a98   </span><span class="cm">/* DDR Bank6 Write Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRBWC7  0xffc00a9c   </span><span class="cm">/* DDR Bank7 Write Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRACCT  0xffc00aa0   </span><span class="cm">/* DDR Activation Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRTACT  0xffc00aa8   </span><span class="cm">/* DDR Turn Around Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRARCT  0xffc00aac   </span><span class="cm">/* DDR Auto-refresh Count Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_DDRGC0  0xffc00ab0   </span><span class="cm">/* DDR Grant Count 0 Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_DDRGC1  0xffc00ab4   </span><span class="cm">/* DDR Grant Count 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_DDRGC2  0xffc00ab8   </span><span class="cm">/* DDR Grant Count 2 Register */</span><span class="cp"></span>
<span class="cp">#define                      EBIU_DDRGC3  0xffc00abc   </span><span class="cm">/* DDR Grant Count 3 Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRMCEN  0xffc00ac0   </span><span class="cm">/* DDR Metrics Counter Enable Register */</span><span class="cp"></span>
<span class="cp">#define                     EBIU_DDRMCCL  0xffc00ac4   </span><span class="cm">/* DDR Metrics Counter Clear Register */</span><span class="cp"></span>

<span class="cm">/* DMAC0 Registers */</span>

<span class="cp">#define                     DMAC0_TC_PER  0xffc00b0c   </span><span class="cm">/* DMA Controller 0 Traffic Control Periods Register */</span><span class="cp"></span>
<span class="cp">#define                     DMAC0_TC_CNT  0xffc00b10   </span><span class="cm">/* DMA Controller 0 Current Counts Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 0 Registers */</span>

<span class="cp">#define               DMA0_NEXT_DESC_PTR  0xffc00c00   </span><span class="cm">/* DMA Channel 0 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA0_START_ADDR  0xffc00c04   </span><span class="cm">/* DMA Channel 0 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA0_CONFIG  0xffc00c08   </span><span class="cm">/* DMA Channel 0 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA0_X_COUNT  0xffc00c10   </span><span class="cm">/* DMA Channel 0 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA0_X_MODIFY  0xffc00c14   </span><span class="cm">/* DMA Channel 0 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA0_Y_COUNT  0xffc00c18   </span><span class="cm">/* DMA Channel 0 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA0_Y_MODIFY  0xffc00c1c   </span><span class="cm">/* DMA Channel 0 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA0_CURR_DESC_PTR  0xffc00c20   </span><span class="cm">/* DMA Channel 0 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA0_CURR_ADDR  0xffc00c24   </span><span class="cm">/* DMA Channel 0 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA0_IRQ_STATUS  0xffc00c28   </span><span class="cm">/* DMA Channel 0 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA0_PERIPHERAL_MAP  0xffc00c2c   </span><span class="cm">/* DMA Channel 0 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA0_CURR_X_COUNT  0xffc00c30   </span><span class="cm">/* DMA Channel 0 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA0_CURR_Y_COUNT  0xffc00c38   </span><span class="cm">/* DMA Channel 0 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 1 Registers */</span>

<span class="cp">#define               DMA1_NEXT_DESC_PTR  0xffc00c40   </span><span class="cm">/* DMA Channel 1 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA1_START_ADDR  0xffc00c44   </span><span class="cm">/* DMA Channel 1 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA1_CONFIG  0xffc00c48   </span><span class="cm">/* DMA Channel 1 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA1_X_COUNT  0xffc00c50   </span><span class="cm">/* DMA Channel 1 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA1_X_MODIFY  0xffc00c54   </span><span class="cm">/* DMA Channel 1 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA1_Y_COUNT  0xffc00c58   </span><span class="cm">/* DMA Channel 1 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA1_Y_MODIFY  0xffc00c5c   </span><span class="cm">/* DMA Channel 1 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA1_CURR_DESC_PTR  0xffc00c60   </span><span class="cm">/* DMA Channel 1 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA1_CURR_ADDR  0xffc00c64   </span><span class="cm">/* DMA Channel 1 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA1_IRQ_STATUS  0xffc00c68   </span><span class="cm">/* DMA Channel 1 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA1_PERIPHERAL_MAP  0xffc00c6c   </span><span class="cm">/* DMA Channel 1 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA1_CURR_X_COUNT  0xffc00c70   </span><span class="cm">/* DMA Channel 1 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA1_CURR_Y_COUNT  0xffc00c78   </span><span class="cm">/* DMA Channel 1 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 2 Registers */</span>

<span class="cp">#define               DMA2_NEXT_DESC_PTR  0xffc00c80   </span><span class="cm">/* DMA Channel 2 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA2_START_ADDR  0xffc00c84   </span><span class="cm">/* DMA Channel 2 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA2_CONFIG  0xffc00c88   </span><span class="cm">/* DMA Channel 2 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA2_X_COUNT  0xffc00c90   </span><span class="cm">/* DMA Channel 2 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA2_X_MODIFY  0xffc00c94   </span><span class="cm">/* DMA Channel 2 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA2_Y_COUNT  0xffc00c98   </span><span class="cm">/* DMA Channel 2 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA2_Y_MODIFY  0xffc00c9c   </span><span class="cm">/* DMA Channel 2 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA2_CURR_DESC_PTR  0xffc00ca0   </span><span class="cm">/* DMA Channel 2 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA2_CURR_ADDR  0xffc00ca4   </span><span class="cm">/* DMA Channel 2 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA2_IRQ_STATUS  0xffc00ca8   </span><span class="cm">/* DMA Channel 2 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA2_PERIPHERAL_MAP  0xffc00cac   </span><span class="cm">/* DMA Channel 2 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA2_CURR_X_COUNT  0xffc00cb0   </span><span class="cm">/* DMA Channel 2 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA2_CURR_Y_COUNT  0xffc00cb8   </span><span class="cm">/* DMA Channel 2 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 3 Registers */</span>

<span class="cp">#define               DMA3_NEXT_DESC_PTR  0xffc00cc0   </span><span class="cm">/* DMA Channel 3 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA3_START_ADDR  0xffc00cc4   </span><span class="cm">/* DMA Channel 3 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA3_CONFIG  0xffc00cc8   </span><span class="cm">/* DMA Channel 3 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA3_X_COUNT  0xffc00cd0   </span><span class="cm">/* DMA Channel 3 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA3_X_MODIFY  0xffc00cd4   </span><span class="cm">/* DMA Channel 3 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA3_Y_COUNT  0xffc00cd8   </span><span class="cm">/* DMA Channel 3 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA3_Y_MODIFY  0xffc00cdc   </span><span class="cm">/* DMA Channel 3 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA3_CURR_DESC_PTR  0xffc00ce0   </span><span class="cm">/* DMA Channel 3 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA3_CURR_ADDR  0xffc00ce4   </span><span class="cm">/* DMA Channel 3 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA3_IRQ_STATUS  0xffc00ce8   </span><span class="cm">/* DMA Channel 3 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA3_PERIPHERAL_MAP  0xffc00cec   </span><span class="cm">/* DMA Channel 3 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA3_CURR_X_COUNT  0xffc00cf0   </span><span class="cm">/* DMA Channel 3 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA3_CURR_Y_COUNT  0xffc00cf8   </span><span class="cm">/* DMA Channel 3 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 4 Registers */</span>

<span class="cp">#define               DMA4_NEXT_DESC_PTR  0xffc00d00   </span><span class="cm">/* DMA Channel 4 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA4_START_ADDR  0xffc00d04   </span><span class="cm">/* DMA Channel 4 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA4_CONFIG  0xffc00d08   </span><span class="cm">/* DMA Channel 4 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA4_X_COUNT  0xffc00d10   </span><span class="cm">/* DMA Channel 4 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA4_X_MODIFY  0xffc00d14   </span><span class="cm">/* DMA Channel 4 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA4_Y_COUNT  0xffc00d18   </span><span class="cm">/* DMA Channel 4 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA4_Y_MODIFY  0xffc00d1c   </span><span class="cm">/* DMA Channel 4 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA4_CURR_DESC_PTR  0xffc00d20   </span><span class="cm">/* DMA Channel 4 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA4_CURR_ADDR  0xffc00d24   </span><span class="cm">/* DMA Channel 4 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA4_IRQ_STATUS  0xffc00d28   </span><span class="cm">/* DMA Channel 4 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA4_PERIPHERAL_MAP  0xffc00d2c   </span><span class="cm">/* DMA Channel 4 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA4_CURR_X_COUNT  0xffc00d30   </span><span class="cm">/* DMA Channel 4 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA4_CURR_Y_COUNT  0xffc00d38   </span><span class="cm">/* DMA Channel 4 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 5 Registers */</span>

<span class="cp">#define               DMA5_NEXT_DESC_PTR  0xffc00d40   </span><span class="cm">/* DMA Channel 5 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA5_START_ADDR  0xffc00d44   </span><span class="cm">/* DMA Channel 5 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA5_CONFIG  0xffc00d48   </span><span class="cm">/* DMA Channel 5 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA5_X_COUNT  0xffc00d50   </span><span class="cm">/* DMA Channel 5 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA5_X_MODIFY  0xffc00d54   </span><span class="cm">/* DMA Channel 5 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA5_Y_COUNT  0xffc00d58   </span><span class="cm">/* DMA Channel 5 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA5_Y_MODIFY  0xffc00d5c   </span><span class="cm">/* DMA Channel 5 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA5_CURR_DESC_PTR  0xffc00d60   </span><span class="cm">/* DMA Channel 5 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA5_CURR_ADDR  0xffc00d64   </span><span class="cm">/* DMA Channel 5 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA5_IRQ_STATUS  0xffc00d68   </span><span class="cm">/* DMA Channel 5 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA5_PERIPHERAL_MAP  0xffc00d6c   </span><span class="cm">/* DMA Channel 5 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA5_CURR_X_COUNT  0xffc00d70   </span><span class="cm">/* DMA Channel 5 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA5_CURR_Y_COUNT  0xffc00d78   </span><span class="cm">/* DMA Channel 5 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 6 Registers */</span>

<span class="cp">#define               DMA6_NEXT_DESC_PTR  0xffc00d80   </span><span class="cm">/* DMA Channel 6 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA6_START_ADDR  0xffc00d84   </span><span class="cm">/* DMA Channel 6 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA6_CONFIG  0xffc00d88   </span><span class="cm">/* DMA Channel 6 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA6_X_COUNT  0xffc00d90   </span><span class="cm">/* DMA Channel 6 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA6_X_MODIFY  0xffc00d94   </span><span class="cm">/* DMA Channel 6 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA6_Y_COUNT  0xffc00d98   </span><span class="cm">/* DMA Channel 6 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA6_Y_MODIFY  0xffc00d9c   </span><span class="cm">/* DMA Channel 6 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA6_CURR_DESC_PTR  0xffc00da0   </span><span class="cm">/* DMA Channel 6 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA6_CURR_ADDR  0xffc00da4   </span><span class="cm">/* DMA Channel 6 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA6_IRQ_STATUS  0xffc00da8   </span><span class="cm">/* DMA Channel 6 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA6_PERIPHERAL_MAP  0xffc00dac   </span><span class="cm">/* DMA Channel 6 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA6_CURR_X_COUNT  0xffc00db0   </span><span class="cm">/* DMA Channel 6 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA6_CURR_Y_COUNT  0xffc00db8   </span><span class="cm">/* DMA Channel 6 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 7 Registers */</span>

<span class="cp">#define               DMA7_NEXT_DESC_PTR  0xffc00dc0   </span><span class="cm">/* DMA Channel 7 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA7_START_ADDR  0xffc00dc4   </span><span class="cm">/* DMA Channel 7 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA7_CONFIG  0xffc00dc8   </span><span class="cm">/* DMA Channel 7 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA7_X_COUNT  0xffc00dd0   </span><span class="cm">/* DMA Channel 7 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA7_X_MODIFY  0xffc00dd4   </span><span class="cm">/* DMA Channel 7 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA7_Y_COUNT  0xffc00dd8   </span><span class="cm">/* DMA Channel 7 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA7_Y_MODIFY  0xffc00ddc   </span><span class="cm">/* DMA Channel 7 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA7_CURR_DESC_PTR  0xffc00de0   </span><span class="cm">/* DMA Channel 7 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA7_CURR_ADDR  0xffc00de4   </span><span class="cm">/* DMA Channel 7 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA7_IRQ_STATUS  0xffc00de8   </span><span class="cm">/* DMA Channel 7 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA7_PERIPHERAL_MAP  0xffc00dec   </span><span class="cm">/* DMA Channel 7 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA7_CURR_X_COUNT  0xffc00df0   </span><span class="cm">/* DMA Channel 7 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA7_CURR_Y_COUNT  0xffc00df8   </span><span class="cm">/* DMA Channel 7 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 8 Registers */</span>

<span class="cp">#define               DMA8_NEXT_DESC_PTR  0xffc00e00   </span><span class="cm">/* DMA Channel 8 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA8_START_ADDR  0xffc00e04   </span><span class="cm">/* DMA Channel 8 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA8_CONFIG  0xffc00e08   </span><span class="cm">/* DMA Channel 8 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA8_X_COUNT  0xffc00e10   </span><span class="cm">/* DMA Channel 8 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA8_X_MODIFY  0xffc00e14   </span><span class="cm">/* DMA Channel 8 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA8_Y_COUNT  0xffc00e18   </span><span class="cm">/* DMA Channel 8 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA8_Y_MODIFY  0xffc00e1c   </span><span class="cm">/* DMA Channel 8 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA8_CURR_DESC_PTR  0xffc00e20   </span><span class="cm">/* DMA Channel 8 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA8_CURR_ADDR  0xffc00e24   </span><span class="cm">/* DMA Channel 8 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA8_IRQ_STATUS  0xffc00e28   </span><span class="cm">/* DMA Channel 8 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA8_PERIPHERAL_MAP  0xffc00e2c   </span><span class="cm">/* DMA Channel 8 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA8_CURR_X_COUNT  0xffc00e30   </span><span class="cm">/* DMA Channel 8 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA8_CURR_Y_COUNT  0xffc00e38   </span><span class="cm">/* DMA Channel 8 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 9 Registers */</span>

<span class="cp">#define               DMA9_NEXT_DESC_PTR  0xffc00e40   </span><span class="cm">/* DMA Channel 9 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA9_START_ADDR  0xffc00e44   </span><span class="cm">/* DMA Channel 9 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                      DMA9_CONFIG  0xffc00e48   </span><span class="cm">/* DMA Channel 9 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA9_X_COUNT  0xffc00e50   </span><span class="cm">/* DMA Channel 9 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA9_X_MODIFY  0xffc00e54   </span><span class="cm">/* DMA Channel 9 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA9_Y_COUNT  0xffc00e58   </span><span class="cm">/* DMA Channel 9 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA9_Y_MODIFY  0xffc00e5c   </span><span class="cm">/* DMA Channel 9 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define               DMA9_CURR_DESC_PTR  0xffc00e60   </span><span class="cm">/* DMA Channel 9 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA9_CURR_ADDR  0xffc00e64   </span><span class="cm">/* DMA Channel 9 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA9_IRQ_STATUS  0xffc00e68   </span><span class="cm">/* DMA Channel 9 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define              DMA9_PERIPHERAL_MAP  0xffc00e6c   </span><span class="cm">/* DMA Channel 9 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define                DMA9_CURR_X_COUNT  0xffc00e70   </span><span class="cm">/* DMA Channel 9 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define                DMA9_CURR_Y_COUNT  0xffc00e78   </span><span class="cm">/* DMA Channel 9 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 10 Registers */</span>

<span class="cp">#define              DMA10_NEXT_DESC_PTR  0xffc00e80   </span><span class="cm">/* DMA Channel 10 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA10_START_ADDR  0xffc00e84   </span><span class="cm">/* DMA Channel 10 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA10_CONFIG  0xffc00e88   </span><span class="cm">/* DMA Channel 10 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA10_X_COUNT  0xffc00e90   </span><span class="cm">/* DMA Channel 10 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA10_X_MODIFY  0xffc00e94   </span><span class="cm">/* DMA Channel 10 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA10_Y_COUNT  0xffc00e98   </span><span class="cm">/* DMA Channel 10 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA10_Y_MODIFY  0xffc00e9c   </span><span class="cm">/* DMA Channel 10 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA10_CURR_DESC_PTR  0xffc00ea0   </span><span class="cm">/* DMA Channel 10 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA10_CURR_ADDR  0xffc00ea4   </span><span class="cm">/* DMA Channel 10 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA10_IRQ_STATUS  0xffc00ea8   </span><span class="cm">/* DMA Channel 10 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA10_PERIPHERAL_MAP  0xffc00eac   </span><span class="cm">/* DMA Channel 10 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA10_CURR_X_COUNT  0xffc00eb0   </span><span class="cm">/* DMA Channel 10 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA10_CURR_Y_COUNT  0xffc00eb8   </span><span class="cm">/* DMA Channel 10 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 11 Registers */</span>

<span class="cp">#define              DMA11_NEXT_DESC_PTR  0xffc00ec0   </span><span class="cm">/* DMA Channel 11 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA11_START_ADDR  0xffc00ec4   </span><span class="cm">/* DMA Channel 11 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA11_CONFIG  0xffc00ec8   </span><span class="cm">/* DMA Channel 11 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA11_X_COUNT  0xffc00ed0   </span><span class="cm">/* DMA Channel 11 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA11_X_MODIFY  0xffc00ed4   </span><span class="cm">/* DMA Channel 11 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA11_Y_COUNT  0xffc00ed8   </span><span class="cm">/* DMA Channel 11 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA11_Y_MODIFY  0xffc00edc   </span><span class="cm">/* DMA Channel 11 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA11_CURR_DESC_PTR  0xffc00ee0   </span><span class="cm">/* DMA Channel 11 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA11_CURR_ADDR  0xffc00ee4   </span><span class="cm">/* DMA Channel 11 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA11_IRQ_STATUS  0xffc00ee8   </span><span class="cm">/* DMA Channel 11 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA11_PERIPHERAL_MAP  0xffc00eec   </span><span class="cm">/* DMA Channel 11 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA11_CURR_X_COUNT  0xffc00ef0   </span><span class="cm">/* DMA Channel 11 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA11_CURR_Y_COUNT  0xffc00ef8   </span><span class="cm">/* DMA Channel 11 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* MDMA Stream 0 Registers */</span>

<span class="cp">#define            MDMA_D0_NEXT_DESC_PTR  0xffc00f00   </span><span class="cm">/* Memory DMA Stream 0 Destination Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_D0_START_ADDR  0xffc00f04   </span><span class="cm">/* Memory DMA Stream 0 Destination Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                   MDMA_D0_CONFIG  0xffc00f08   </span><span class="cm">/* Memory DMA Stream 0 Destination Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_D0_X_COUNT  0xffc00f10   </span><span class="cm">/* Memory DMA Stream 0 Destination X Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_D0_X_MODIFY  0xffc00f14   </span><span class="cm">/* Memory DMA Stream 0 Destination X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_D0_Y_COUNT  0xffc00f18   </span><span class="cm">/* Memory DMA Stream 0 Destination Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_D0_Y_MODIFY  0xffc00f1c   </span><span class="cm">/* Memory DMA Stream 0 Destination Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_D0_CURR_DESC_PTR  0xffc00f20   </span><span class="cm">/* Memory DMA Stream 0 Destination Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                MDMA_D0_CURR_ADDR  0xffc00f24   </span><span class="cm">/* Memory DMA Stream 0 Destination Current Address Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_D0_IRQ_STATUS  0xffc00f28   </span><span class="cm">/* Memory DMA Stream 0 Destination Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define           MDMA_D0_PERIPHERAL_MAP  0xffc00f2c   </span><span class="cm">/* Memory DMA Stream 0 Destination Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_D0_CURR_X_COUNT  0xffc00f30   </span><span class="cm">/* Memory DMA Stream 0 Destination Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_D0_CURR_Y_COUNT  0xffc00f38   </span><span class="cm">/* Memory DMA Stream 0 Destination Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_S0_NEXT_DESC_PTR  0xffc00f40   </span><span class="cm">/* Memory DMA Stream 0 Source Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_S0_START_ADDR  0xffc00f44   </span><span class="cm">/* Memory DMA Stream 0 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                   MDMA_S0_CONFIG  0xffc00f48   </span><span class="cm">/* Memory DMA Stream 0 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_S0_X_COUNT  0xffc00f50   </span><span class="cm">/* Memory DMA Stream 0 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_S0_X_MODIFY  0xffc00f54   </span><span class="cm">/* Memory DMA Stream 0 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_S0_Y_COUNT  0xffc00f58   </span><span class="cm">/* Memory DMA Stream 0 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_S0_Y_MODIFY  0xffc00f5c   </span><span class="cm">/* Memory DMA Stream 0 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_S0_CURR_DESC_PTR  0xffc00f60   </span><span class="cm">/* Memory DMA Stream 0 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                MDMA_S0_CURR_ADDR  0xffc00f64   </span><span class="cm">/* Memory DMA Stream 0 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_S0_IRQ_STATUS  0xffc00f68   </span><span class="cm">/* Memory DMA Stream 0 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define           MDMA_S0_PERIPHERAL_MAP  0xffc00f6c   </span><span class="cm">/* Memory DMA Stream 0 Source Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_S0_CURR_X_COUNT  0xffc00f70   </span><span class="cm">/* Memory DMA Stream 0 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_S0_CURR_Y_COUNT  0xffc00f78   </span><span class="cm">/* Memory DMA Stream 0 Source Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* MDMA Stream 1 Registers */</span>

<span class="cp">#define            MDMA_D1_NEXT_DESC_PTR  0xffc00f80   </span><span class="cm">/* Memory DMA Stream 1 Destination Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_D1_START_ADDR  0xffc00f84   </span><span class="cm">/* Memory DMA Stream 1 Destination Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                   MDMA_D1_CONFIG  0xffc00f88   </span><span class="cm">/* Memory DMA Stream 1 Destination Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_D1_X_COUNT  0xffc00f90   </span><span class="cm">/* Memory DMA Stream 1 Destination X Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_D1_X_MODIFY  0xffc00f94   </span><span class="cm">/* Memory DMA Stream 1 Destination X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_D1_Y_COUNT  0xffc00f98   </span><span class="cm">/* Memory DMA Stream 1 Destination Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_D1_Y_MODIFY  0xffc00f9c   </span><span class="cm">/* Memory DMA Stream 1 Destination Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_D1_CURR_DESC_PTR  0xffc00fa0   </span><span class="cm">/* Memory DMA Stream 1 Destination Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                MDMA_D1_CURR_ADDR  0xffc00fa4   </span><span class="cm">/* Memory DMA Stream 1 Destination Current Address Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_D1_IRQ_STATUS  0xffc00fa8   </span><span class="cm">/* Memory DMA Stream 1 Destination Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define           MDMA_D1_PERIPHERAL_MAP  0xffc00fac   </span><span class="cm">/* Memory DMA Stream 1 Destination Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_D1_CURR_X_COUNT  0xffc00fb0   </span><span class="cm">/* Memory DMA Stream 1 Destination Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_D1_CURR_Y_COUNT  0xffc00fb8   </span><span class="cm">/* Memory DMA Stream 1 Destination Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_S1_NEXT_DESC_PTR  0xffc00fc0   </span><span class="cm">/* Memory DMA Stream 1 Source Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_S1_START_ADDR  0xffc00fc4   </span><span class="cm">/* Memory DMA Stream 1 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                   MDMA_S1_CONFIG  0xffc00fc8   </span><span class="cm">/* Memory DMA Stream 1 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_S1_X_COUNT  0xffc00fd0   </span><span class="cm">/* Memory DMA Stream 1 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_S1_X_MODIFY  0xffc00fd4   </span><span class="cm">/* Memory DMA Stream 1 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_S1_Y_COUNT  0xffc00fd8   </span><span class="cm">/* Memory DMA Stream 1 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_S1_Y_MODIFY  0xffc00fdc   </span><span class="cm">/* Memory DMA Stream 1 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_S1_CURR_DESC_PTR  0xffc00fe0   </span><span class="cm">/* Memory DMA Stream 1 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                MDMA_S1_CURR_ADDR  0xffc00fe4   </span><span class="cm">/* Memory DMA Stream 1 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_S1_IRQ_STATUS  0xffc00fe8   </span><span class="cm">/* Memory DMA Stream 1 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define           MDMA_S1_PERIPHERAL_MAP  0xffc00fec   </span><span class="cm">/* Memory DMA Stream 1 Source Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_S1_CURR_X_COUNT  0xffc00ff0   </span><span class="cm">/* Memory DMA Stream 1 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_S1_CURR_Y_COUNT  0xffc00ff8   </span><span class="cm">/* Memory DMA Stream 1 Source Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* UART3 Registers */</span>

<span class="cp">#define                        UART3_DLL  0xffc03100   </span><span class="cm">/* Divisor Latch Low Byte */</span><span class="cp"></span>
<span class="cp">#define                        UART3_DLH  0xffc03104   </span><span class="cm">/* Divisor Latch High Byte */</span><span class="cp"></span>
<span class="cp">#define                       UART3_GCTL  0xffc03108   </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_LCR  0xffc0310c   </span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_MCR  0xffc03110   </span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_LSR  0xffc03114   </span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_MSR  0xffc03118   </span><span class="cm">/* Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_SCR  0xffc0311c   </span><span class="cm">/* Scratch Register */</span><span class="cp"></span>
<span class="cp">#define                    UART3_IER_SET  0xffc03120   </span><span class="cm">/* Interrupt Enable Register Set */</span><span class="cp"></span>
<span class="cp">#define                  UART3_IER_CLEAR  0xffc03124   </span><span class="cm">/* Interrupt Enable Register Clear */</span><span class="cp"></span>
<span class="cp">#define                        UART3_THR  0xffc03128   </span><span class="cm">/* Transmit Hold Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_RBR  0xffc0312c   </span><span class="cm">/* Receive Buffer Register */</span><span class="cp"></span>

<span class="cm">/* EPPI1 Registers */</span>

<span class="cp">#define                     EPPI1_STATUS  0xffc01300   </span><span class="cm">/* EPPI1 Status Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI1_HCOUNT  0xffc01304   </span><span class="cm">/* EPPI1 Horizontal Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI1_HDELAY  0xffc01308   </span><span class="cm">/* EPPI1 Horizontal Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI1_VCOUNT  0xffc0130c   </span><span class="cm">/* EPPI1 Vertical Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI1_VDELAY  0xffc01310   </span><span class="cm">/* EPPI1 Vertical Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define                      EPPI1_FRAME  0xffc01314   </span><span class="cm">/* EPPI1 Lines per Frame Register */</span><span class="cp"></span>
<span class="cp">#define                       EPPI1_LINE  0xffc01318   </span><span class="cm">/* EPPI1 Samples per Line Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI1_CLKDIV  0xffc0131c   </span><span class="cm">/* EPPI1 Clock Divide Register */</span><span class="cp"></span>
<span class="cp">#define                    EPPI1_CONTROL  0xffc01320   </span><span class="cm">/* EPPI1 Control Register */</span><span class="cp"></span>
<span class="cp">#define                   EPPI1_FS1W_HBL  0xffc01324   </span><span class="cm">/* EPPI1 FS1 Width Register / EPPI1 Horizontal Blanking Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define                  EPPI1_FS1P_AVPL  0xffc01328   </span><span class="cm">/* EPPI1 FS1 Period Register / EPPI1 Active Video Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define                   EPPI1_FS2W_LVB  0xffc0132c   </span><span class="cm">/* EPPI1 FS2 Width Register / EPPI1 Lines of Vertical Blanking Register */</span><span class="cp"></span>
<span class="cp">#define                  EPPI1_FS2P_LAVF  0xffc01330   </span><span class="cm">/* EPPI1 FS2 Period Register/ EPPI1 Lines of Active Video Per Field Register */</span><span class="cp"></span>
<span class="cp">#define                       EPPI1_CLIP  0xffc01334   </span><span class="cm">/* EPPI1 Clipping Register */</span><span class="cp"></span>

<span class="cm">/* Port Interrupt 0 Registers (32-bit) */</span>

<span class="cp">#define                   PINT0_MASK_SET  0xffc01400   </span><span class="cm">/* Pin Interrupt 0 Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT0_MASK_CLEAR  0xffc01404   </span><span class="cm">/* Pin Interrupt 0 Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PINT0_REQUEST  0xffc01408   </span><span class="cm">/* Pin Interrupt 0 Interrupt Request Register */</span><span class="cp"></span>
<span class="cp">#define                     PINT0_ASSIGN  0xffc0140c   </span><span class="cm">/* Pin Interrupt 0 Port Assign Register */</span><span class="cp"></span>
<span class="cp">#define                   PINT0_EDGE_SET  0xffc01410   </span><span class="cm">/* Pin Interrupt 0 Edge-sensitivity Set Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT0_EDGE_CLEAR  0xffc01414   </span><span class="cm">/* Pin Interrupt 0 Edge-sensitivity Clear Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT0_INVERT_SET  0xffc01418   </span><span class="cm">/* Pin Interrupt 0 Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define               PINT0_INVERT_CLEAR  0xffc0141c   </span><span class="cm">/* Pin Interrupt 0 Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define                   PINT0_PINSTATE  0xffc01420   </span><span class="cm">/* Pin Interrupt 0 Pin Status Register */</span><span class="cp"></span>
<span class="cp">#define                      PINT0_LATCH  0xffc01424   </span><span class="cm">/* Pin Interrupt 0 Latch Register */</span><span class="cp"></span>

<span class="cm">/* Port Interrupt 1 Registers (32-bit) */</span>

<span class="cp">#define                   PINT1_MASK_SET  0xffc01430   </span><span class="cm">/* Pin Interrupt 1 Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT1_MASK_CLEAR  0xffc01434   </span><span class="cm">/* Pin Interrupt 1 Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PINT1_REQUEST  0xffc01438   </span><span class="cm">/* Pin Interrupt 1 Interrupt Request Register */</span><span class="cp"></span>
<span class="cp">#define                     PINT1_ASSIGN  0xffc0143c   </span><span class="cm">/* Pin Interrupt 1 Port Assign Register */</span><span class="cp"></span>
<span class="cp">#define                   PINT1_EDGE_SET  0xffc01440   </span><span class="cm">/* Pin Interrupt 1 Edge-sensitivity Set Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT1_EDGE_CLEAR  0xffc01444   </span><span class="cm">/* Pin Interrupt 1 Edge-sensitivity Clear Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT1_INVERT_SET  0xffc01448   </span><span class="cm">/* Pin Interrupt 1 Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define               PINT1_INVERT_CLEAR  0xffc0144c   </span><span class="cm">/* Pin Interrupt 1 Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define                   PINT1_PINSTATE  0xffc01450   </span><span class="cm">/* Pin Interrupt 1 Pin Status Register */</span><span class="cp"></span>
<span class="cp">#define                      PINT1_LATCH  0xffc01454   </span><span class="cm">/* Pin Interrupt 1 Latch Register */</span><span class="cp"></span>

<span class="cm">/* Port Interrupt 2 Registers (32-bit) */</span>

<span class="cp">#define                   PINT2_MASK_SET  0xffc01460   </span><span class="cm">/* Pin Interrupt 2 Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT2_MASK_CLEAR  0xffc01464   </span><span class="cm">/* Pin Interrupt 2 Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PINT2_REQUEST  0xffc01468   </span><span class="cm">/* Pin Interrupt 2 Interrupt Request Register */</span><span class="cp"></span>
<span class="cp">#define                     PINT2_ASSIGN  0xffc0146c   </span><span class="cm">/* Pin Interrupt 2 Port Assign Register */</span><span class="cp"></span>
<span class="cp">#define                   PINT2_EDGE_SET  0xffc01470   </span><span class="cm">/* Pin Interrupt 2 Edge-sensitivity Set Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT2_EDGE_CLEAR  0xffc01474   </span><span class="cm">/* Pin Interrupt 2 Edge-sensitivity Clear Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT2_INVERT_SET  0xffc01478   </span><span class="cm">/* Pin Interrupt 2 Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define               PINT2_INVERT_CLEAR  0xffc0147c   </span><span class="cm">/* Pin Interrupt 2 Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define                   PINT2_PINSTATE  0xffc01480   </span><span class="cm">/* Pin Interrupt 2 Pin Status Register */</span><span class="cp"></span>
<span class="cp">#define                      PINT2_LATCH  0xffc01484   </span><span class="cm">/* Pin Interrupt 2 Latch Register */</span><span class="cp"></span>

<span class="cm">/* Port Interrupt 3 Registers (32-bit) */</span>

<span class="cp">#define                   PINT3_MASK_SET  0xffc01490   </span><span class="cm">/* Pin Interrupt 3 Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT3_MASK_CLEAR  0xffc01494   </span><span class="cm">/* Pin Interrupt 3 Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PINT3_REQUEST  0xffc01498   </span><span class="cm">/* Pin Interrupt 3 Interrupt Request Register */</span><span class="cp"></span>
<span class="cp">#define                     PINT3_ASSIGN  0xffc0149c   </span><span class="cm">/* Pin Interrupt 3 Port Assign Register */</span><span class="cp"></span>
<span class="cp">#define                   PINT3_EDGE_SET  0xffc014a0   </span><span class="cm">/* Pin Interrupt 3 Edge-sensitivity Set Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT3_EDGE_CLEAR  0xffc014a4   </span><span class="cm">/* Pin Interrupt 3 Edge-sensitivity Clear Register */</span><span class="cp"></span>
<span class="cp">#define                 PINT3_INVERT_SET  0xffc014a8   </span><span class="cm">/* Pin Interrupt 3 Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define               PINT3_INVERT_CLEAR  0xffc014ac   </span><span class="cm">/* Pin Interrupt 3 Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define                   PINT3_PINSTATE  0xffc014b0   </span><span class="cm">/* Pin Interrupt 3 Pin Status Register */</span><span class="cp"></span>
<span class="cp">#define                      PINT3_LATCH  0xffc014b4   </span><span class="cm">/* Pin Interrupt 3 Latch Register */</span><span class="cp"></span>

<span class="cm">/* Port A Registers */</span>

<span class="cp">#define                        PORTA_FER  0xffc014c0   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTA  0xffc014c4   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTA_SET  0xffc014c8   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTA_CLEAR  0xffc014cc   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTA_DIR_SET  0xffc014d0   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTA_DIR_CLEAR  0xffc014d4   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTA_INEN  0xffc014d8   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTA_MUX  0xffc014dc   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port B Registers */</span>

<span class="cp">#define                        PORTB_FER  0xffc014e0   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTB  0xffc014e4   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTB_SET  0xffc014e8   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTB_CLEAR  0xffc014ec   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTB_DIR_SET  0xffc014f0   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTB_DIR_CLEAR  0xffc014f4   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTB_INEN  0xffc014f8   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTB_MUX  0xffc014fc   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port C Registers */</span>

<span class="cp">#define                        PORTC_FER  0xffc01500   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTC  0xffc01504   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTC_SET  0xffc01508   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTC_CLEAR  0xffc0150c   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTC_DIR_SET  0xffc01510   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTC_DIR_CLEAR  0xffc01514   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTC_INEN  0xffc01518   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTC_MUX  0xffc0151c   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port D Registers */</span>

<span class="cp">#define                        PORTD_FER  0xffc01520   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTD  0xffc01524   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTD_SET  0xffc01528   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTD_CLEAR  0xffc0152c   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTD_DIR_SET  0xffc01530   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTD_DIR_CLEAR  0xffc01534   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTD_INEN  0xffc01538   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTD_MUX  0xffc0153c   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port E Registers */</span>

<span class="cp">#define                        PORTE_FER  0xffc01540   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTE  0xffc01544   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTE_SET  0xffc01548   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTE_CLEAR  0xffc0154c   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTE_DIR_SET  0xffc01550   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTE_DIR_CLEAR  0xffc01554   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTE_INEN  0xffc01558   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTE_MUX  0xffc0155c   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port F Registers */</span>

<span class="cp">#define                        PORTF_FER  0xffc01560   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTF  0xffc01564   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTF_SET  0xffc01568   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTF_CLEAR  0xffc0156c   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTF_DIR_SET  0xffc01570   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTF_DIR_CLEAR  0xffc01574   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTF_INEN  0xffc01578   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTF_MUX  0xffc0157c   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port G Registers */</span>

<span class="cp">#define                        PORTG_FER  0xffc01580   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTG  0xffc01584   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTG_SET  0xffc01588   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTG_CLEAR  0xffc0158c   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTG_DIR_SET  0xffc01590   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTG_DIR_CLEAR  0xffc01594   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTG_INEN  0xffc01598   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTG_MUX  0xffc0159c   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port H Registers */</span>

<span class="cp">#define                        PORTH_FER  0xffc015a0   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTH  0xffc015a4   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTH_SET  0xffc015a8   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTH_CLEAR  0xffc015ac   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTH_DIR_SET  0xffc015b0   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTH_DIR_CLEAR  0xffc015b4   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTH_INEN  0xffc015b8   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTH_MUX  0xffc015bc   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port I Registers */</span>

<span class="cp">#define                        PORTI_FER  0xffc015c0   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTI  0xffc015c4   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTI_SET  0xffc015c8   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTI_CLEAR  0xffc015cc   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTI_DIR_SET  0xffc015d0   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTI_DIR_CLEAR  0xffc015d4   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTI_INEN  0xffc015d8   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTI_MUX  0xffc015dc   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* Port J Registers */</span>

<span class="cp">#define                        PORTJ_FER  0xffc015e0   </span><span class="cm">/* Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define                            PORTJ  0xffc015e4   </span><span class="cm">/* GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTJ_SET  0xffc015e8   </span><span class="cm">/* GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define                      PORTJ_CLEAR  0xffc015ec   </span><span class="cm">/* GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define                    PORTJ_DIR_SET  0xffc015f0   </span><span class="cm">/* GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define                  PORTJ_DIR_CLEAR  0xffc015f4   </span><span class="cm">/* GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define                       PORTJ_INEN  0xffc015f8   </span><span class="cm">/* GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define                        PORTJ_MUX  0xffc015fc   </span><span class="cm">/* Multiplexer Control Register */</span><span class="cp"></span>

<span class="cm">/* PWM Timer Registers */</span>

<span class="cp">#define                    TIMER0_CONFIG  0xffc01600   </span><span class="cm">/* Timer 0 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER0_COUNTER  0xffc01604   </span><span class="cm">/* Timer 0 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER0_PERIOD  0xffc01608   </span><span class="cm">/* Timer 0 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER0_WIDTH  0xffc0160c   </span><span class="cm">/* Timer 0 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER1_CONFIG  0xffc01610   </span><span class="cm">/* Timer 1 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER1_COUNTER  0xffc01614   </span><span class="cm">/* Timer 1 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER1_PERIOD  0xffc01618   </span><span class="cm">/* Timer 1 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER1_WIDTH  0xffc0161c   </span><span class="cm">/* Timer 1 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER2_CONFIG  0xffc01620   </span><span class="cm">/* Timer 2 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER2_COUNTER  0xffc01624   </span><span class="cm">/* Timer 2 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER2_PERIOD  0xffc01628   </span><span class="cm">/* Timer 2 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER2_WIDTH  0xffc0162c   </span><span class="cm">/* Timer 2 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER3_CONFIG  0xffc01630   </span><span class="cm">/* Timer 3 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER3_COUNTER  0xffc01634   </span><span class="cm">/* Timer 3 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER3_PERIOD  0xffc01638   </span><span class="cm">/* Timer 3 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER3_WIDTH  0xffc0163c   </span><span class="cm">/* Timer 3 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER4_CONFIG  0xffc01640   </span><span class="cm">/* Timer 4 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER4_COUNTER  0xffc01644   </span><span class="cm">/* Timer 4 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER4_PERIOD  0xffc01648   </span><span class="cm">/* Timer 4 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER4_WIDTH  0xffc0164c   </span><span class="cm">/* Timer 4 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER5_CONFIG  0xffc01650   </span><span class="cm">/* Timer 5 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER5_COUNTER  0xffc01654   </span><span class="cm">/* Timer 5 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER5_PERIOD  0xffc01658   </span><span class="cm">/* Timer 5 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER5_WIDTH  0xffc0165c   </span><span class="cm">/* Timer 5 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER6_CONFIG  0xffc01660   </span><span class="cm">/* Timer 6 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER6_COUNTER  0xffc01664   </span><span class="cm">/* Timer 6 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER6_PERIOD  0xffc01668   </span><span class="cm">/* Timer 6 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER6_WIDTH  0xffc0166c   </span><span class="cm">/* Timer 6 Width Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER7_CONFIG  0xffc01670   </span><span class="cm">/* Timer 7 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER7_COUNTER  0xffc01674   </span><span class="cm">/* Timer 7 Counter Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER7_PERIOD  0xffc01678   </span><span class="cm">/* Timer 7 Period Register */</span><span class="cp"></span>
<span class="cp">#define                     TIMER7_WIDTH  0xffc0167c   </span><span class="cm">/* Timer 7 Width Register */</span><span class="cp"></span>

<span class="cm">/* Timer Group of 8 */</span>

<span class="cp">#define                    TIMER_ENABLE0  0xffc01680   </span><span class="cm">/* Timer Group of 8 Enable Register */</span><span class="cp"></span>
<span class="cp">#define                   TIMER_DISABLE0  0xffc01684   </span><span class="cm">/* Timer Group of 8 Disable Register */</span><span class="cp"></span>
<span class="cp">#define                    TIMER_STATUS0  0xffc01688   </span><span class="cm">/* Timer Group of 8 Status Register */</span><span class="cp"></span>

<span class="cm">/* DMAC1 Registers */</span>

<span class="cp">#define                     DMAC1_TC_PER  0xffc01b0c   </span><span class="cm">/* DMA Controller 1 Traffic Control Periods Register */</span><span class="cp"></span>
<span class="cp">#define                     DMAC1_TC_CNT  0xffc01b10   </span><span class="cm">/* DMA Controller 1 Current Counts Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 12 Registers */</span>

<span class="cp">#define              DMA12_NEXT_DESC_PTR  0xffc01c00   </span><span class="cm">/* DMA Channel 12 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA12_START_ADDR  0xffc01c04   </span><span class="cm">/* DMA Channel 12 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA12_CONFIG  0xffc01c08   </span><span class="cm">/* DMA Channel 12 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA12_X_COUNT  0xffc01c10   </span><span class="cm">/* DMA Channel 12 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA12_X_MODIFY  0xffc01c14   </span><span class="cm">/* DMA Channel 12 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA12_Y_COUNT  0xffc01c18   </span><span class="cm">/* DMA Channel 12 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA12_Y_MODIFY  0xffc01c1c   </span><span class="cm">/* DMA Channel 12 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA12_CURR_DESC_PTR  0xffc01c20   </span><span class="cm">/* DMA Channel 12 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA12_CURR_ADDR  0xffc01c24   </span><span class="cm">/* DMA Channel 12 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA12_IRQ_STATUS  0xffc01c28   </span><span class="cm">/* DMA Channel 12 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA12_PERIPHERAL_MAP  0xffc01c2c   </span><span class="cm">/* DMA Channel 12 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA12_CURR_X_COUNT  0xffc01c30   </span><span class="cm">/* DMA Channel 12 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA12_CURR_Y_COUNT  0xffc01c38   </span><span class="cm">/* DMA Channel 12 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 13 Registers */</span>

<span class="cp">#define              DMA13_NEXT_DESC_PTR  0xffc01c40   </span><span class="cm">/* DMA Channel 13 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA13_START_ADDR  0xffc01c44   </span><span class="cm">/* DMA Channel 13 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA13_CONFIG  0xffc01c48   </span><span class="cm">/* DMA Channel 13 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA13_X_COUNT  0xffc01c50   </span><span class="cm">/* DMA Channel 13 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA13_X_MODIFY  0xffc01c54   </span><span class="cm">/* DMA Channel 13 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA13_Y_COUNT  0xffc01c58   </span><span class="cm">/* DMA Channel 13 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA13_Y_MODIFY  0xffc01c5c   </span><span class="cm">/* DMA Channel 13 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA13_CURR_DESC_PTR  0xffc01c60   </span><span class="cm">/* DMA Channel 13 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA13_CURR_ADDR  0xffc01c64   </span><span class="cm">/* DMA Channel 13 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA13_IRQ_STATUS  0xffc01c68   </span><span class="cm">/* DMA Channel 13 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA13_PERIPHERAL_MAP  0xffc01c6c   </span><span class="cm">/* DMA Channel 13 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA13_CURR_X_COUNT  0xffc01c70   </span><span class="cm">/* DMA Channel 13 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA13_CURR_Y_COUNT  0xffc01c78   </span><span class="cm">/* DMA Channel 13 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 14 Registers */</span>

<span class="cp">#define              DMA14_NEXT_DESC_PTR  0xffc01c80   </span><span class="cm">/* DMA Channel 14 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA14_START_ADDR  0xffc01c84   </span><span class="cm">/* DMA Channel 14 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA14_CONFIG  0xffc01c88   </span><span class="cm">/* DMA Channel 14 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA14_X_COUNT  0xffc01c90   </span><span class="cm">/* DMA Channel 14 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA14_X_MODIFY  0xffc01c94   </span><span class="cm">/* DMA Channel 14 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA14_Y_COUNT  0xffc01c98   </span><span class="cm">/* DMA Channel 14 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA14_Y_MODIFY  0xffc01c9c   </span><span class="cm">/* DMA Channel 14 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA14_CURR_DESC_PTR  0xffc01ca0   </span><span class="cm">/* DMA Channel 14 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA14_CURR_ADDR  0xffc01ca4   </span><span class="cm">/* DMA Channel 14 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA14_IRQ_STATUS  0xffc01ca8   </span><span class="cm">/* DMA Channel 14 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA14_PERIPHERAL_MAP  0xffc01cac   </span><span class="cm">/* DMA Channel 14 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA14_CURR_X_COUNT  0xffc01cb0   </span><span class="cm">/* DMA Channel 14 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA14_CURR_Y_COUNT  0xffc01cb8   </span><span class="cm">/* DMA Channel 14 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 15 Registers */</span>

<span class="cp">#define              DMA15_NEXT_DESC_PTR  0xffc01cc0   </span><span class="cm">/* DMA Channel 15 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA15_START_ADDR  0xffc01cc4   </span><span class="cm">/* DMA Channel 15 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA15_CONFIG  0xffc01cc8   </span><span class="cm">/* DMA Channel 15 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA15_X_COUNT  0xffc01cd0   </span><span class="cm">/* DMA Channel 15 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA15_X_MODIFY  0xffc01cd4   </span><span class="cm">/* DMA Channel 15 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA15_Y_COUNT  0xffc01cd8   </span><span class="cm">/* DMA Channel 15 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA15_Y_MODIFY  0xffc01cdc   </span><span class="cm">/* DMA Channel 15 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA15_CURR_DESC_PTR  0xffc01ce0   </span><span class="cm">/* DMA Channel 15 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA15_CURR_ADDR  0xffc01ce4   </span><span class="cm">/* DMA Channel 15 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA15_IRQ_STATUS  0xffc01ce8   </span><span class="cm">/* DMA Channel 15 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA15_PERIPHERAL_MAP  0xffc01cec   </span><span class="cm">/* DMA Channel 15 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA15_CURR_X_COUNT  0xffc01cf0   </span><span class="cm">/* DMA Channel 15 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA15_CURR_Y_COUNT  0xffc01cf8   </span><span class="cm">/* DMA Channel 15 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 16 Registers */</span>

<span class="cp">#define              DMA16_NEXT_DESC_PTR  0xffc01d00   </span><span class="cm">/* DMA Channel 16 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA16_START_ADDR  0xffc01d04   </span><span class="cm">/* DMA Channel 16 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA16_CONFIG  0xffc01d08   </span><span class="cm">/* DMA Channel 16 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA16_X_COUNT  0xffc01d10   </span><span class="cm">/* DMA Channel 16 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA16_X_MODIFY  0xffc01d14   </span><span class="cm">/* DMA Channel 16 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA16_Y_COUNT  0xffc01d18   </span><span class="cm">/* DMA Channel 16 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA16_Y_MODIFY  0xffc01d1c   </span><span class="cm">/* DMA Channel 16 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA16_CURR_DESC_PTR  0xffc01d20   </span><span class="cm">/* DMA Channel 16 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA16_CURR_ADDR  0xffc01d24   </span><span class="cm">/* DMA Channel 16 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA16_IRQ_STATUS  0xffc01d28   </span><span class="cm">/* DMA Channel 16 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA16_PERIPHERAL_MAP  0xffc01d2c   </span><span class="cm">/* DMA Channel 16 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA16_CURR_X_COUNT  0xffc01d30   </span><span class="cm">/* DMA Channel 16 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA16_CURR_Y_COUNT  0xffc01d38   </span><span class="cm">/* DMA Channel 16 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 17 Registers */</span>

<span class="cp">#define              DMA17_NEXT_DESC_PTR  0xffc01d40   </span><span class="cm">/* DMA Channel 17 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA17_START_ADDR  0xffc01d44   </span><span class="cm">/* DMA Channel 17 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA17_CONFIG  0xffc01d48   </span><span class="cm">/* DMA Channel 17 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA17_X_COUNT  0xffc01d50   </span><span class="cm">/* DMA Channel 17 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA17_X_MODIFY  0xffc01d54   </span><span class="cm">/* DMA Channel 17 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA17_Y_COUNT  0xffc01d58   </span><span class="cm">/* DMA Channel 17 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA17_Y_MODIFY  0xffc01d5c   </span><span class="cm">/* DMA Channel 17 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA17_CURR_DESC_PTR  0xffc01d60   </span><span class="cm">/* DMA Channel 17 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA17_CURR_ADDR  0xffc01d64   </span><span class="cm">/* DMA Channel 17 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA17_IRQ_STATUS  0xffc01d68   </span><span class="cm">/* DMA Channel 17 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA17_PERIPHERAL_MAP  0xffc01d6c   </span><span class="cm">/* DMA Channel 17 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA17_CURR_X_COUNT  0xffc01d70   </span><span class="cm">/* DMA Channel 17 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA17_CURR_Y_COUNT  0xffc01d78   </span><span class="cm">/* DMA Channel 17 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 18 Registers */</span>

<span class="cp">#define              DMA18_NEXT_DESC_PTR  0xffc01d80   </span><span class="cm">/* DMA Channel 18 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA18_START_ADDR  0xffc01d84   </span><span class="cm">/* DMA Channel 18 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA18_CONFIG  0xffc01d88   </span><span class="cm">/* DMA Channel 18 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA18_X_COUNT  0xffc01d90   </span><span class="cm">/* DMA Channel 18 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA18_X_MODIFY  0xffc01d94   </span><span class="cm">/* DMA Channel 18 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA18_Y_COUNT  0xffc01d98   </span><span class="cm">/* DMA Channel 18 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA18_Y_MODIFY  0xffc01d9c   </span><span class="cm">/* DMA Channel 18 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA18_CURR_DESC_PTR  0xffc01da0   </span><span class="cm">/* DMA Channel 18 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA18_CURR_ADDR  0xffc01da4   </span><span class="cm">/* DMA Channel 18 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA18_IRQ_STATUS  0xffc01da8   </span><span class="cm">/* DMA Channel 18 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA18_PERIPHERAL_MAP  0xffc01dac   </span><span class="cm">/* DMA Channel 18 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA18_CURR_X_COUNT  0xffc01db0   </span><span class="cm">/* DMA Channel 18 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA18_CURR_Y_COUNT  0xffc01db8   </span><span class="cm">/* DMA Channel 18 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 19 Registers */</span>

<span class="cp">#define              DMA19_NEXT_DESC_PTR  0xffc01dc0   </span><span class="cm">/* DMA Channel 19 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA19_START_ADDR  0xffc01dc4   </span><span class="cm">/* DMA Channel 19 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA19_CONFIG  0xffc01dc8   </span><span class="cm">/* DMA Channel 19 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA19_X_COUNT  0xffc01dd0   </span><span class="cm">/* DMA Channel 19 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA19_X_MODIFY  0xffc01dd4   </span><span class="cm">/* DMA Channel 19 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA19_Y_COUNT  0xffc01dd8   </span><span class="cm">/* DMA Channel 19 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA19_Y_MODIFY  0xffc01ddc   </span><span class="cm">/* DMA Channel 19 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA19_CURR_DESC_PTR  0xffc01de0   </span><span class="cm">/* DMA Channel 19 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA19_CURR_ADDR  0xffc01de4   </span><span class="cm">/* DMA Channel 19 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA19_IRQ_STATUS  0xffc01de8   </span><span class="cm">/* DMA Channel 19 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA19_PERIPHERAL_MAP  0xffc01dec   </span><span class="cm">/* DMA Channel 19 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA19_CURR_X_COUNT  0xffc01df0   </span><span class="cm">/* DMA Channel 19 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA19_CURR_Y_COUNT  0xffc01df8   </span><span class="cm">/* DMA Channel 19 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 20 Registers */</span>

<span class="cp">#define              DMA20_NEXT_DESC_PTR  0xffc01e00   </span><span class="cm">/* DMA Channel 20 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA20_START_ADDR  0xffc01e04   </span><span class="cm">/* DMA Channel 20 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA20_CONFIG  0xffc01e08   </span><span class="cm">/* DMA Channel 20 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA20_X_COUNT  0xffc01e10   </span><span class="cm">/* DMA Channel 20 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA20_X_MODIFY  0xffc01e14   </span><span class="cm">/* DMA Channel 20 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA20_Y_COUNT  0xffc01e18   </span><span class="cm">/* DMA Channel 20 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA20_Y_MODIFY  0xffc01e1c   </span><span class="cm">/* DMA Channel 20 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA20_CURR_DESC_PTR  0xffc01e20   </span><span class="cm">/* DMA Channel 20 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA20_CURR_ADDR  0xffc01e24   </span><span class="cm">/* DMA Channel 20 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA20_IRQ_STATUS  0xffc01e28   </span><span class="cm">/* DMA Channel 20 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA20_PERIPHERAL_MAP  0xffc01e2c   </span><span class="cm">/* DMA Channel 20 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA20_CURR_X_COUNT  0xffc01e30   </span><span class="cm">/* DMA Channel 20 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA20_CURR_Y_COUNT  0xffc01e38   </span><span class="cm">/* DMA Channel 20 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 21 Registers */</span>

<span class="cp">#define              DMA21_NEXT_DESC_PTR  0xffc01e40   </span><span class="cm">/* DMA Channel 21 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA21_START_ADDR  0xffc01e44   </span><span class="cm">/* DMA Channel 21 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA21_CONFIG  0xffc01e48   </span><span class="cm">/* DMA Channel 21 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA21_X_COUNT  0xffc01e50   </span><span class="cm">/* DMA Channel 21 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA21_X_MODIFY  0xffc01e54   </span><span class="cm">/* DMA Channel 21 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA21_Y_COUNT  0xffc01e58   </span><span class="cm">/* DMA Channel 21 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA21_Y_MODIFY  0xffc01e5c   </span><span class="cm">/* DMA Channel 21 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA21_CURR_DESC_PTR  0xffc01e60   </span><span class="cm">/* DMA Channel 21 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA21_CURR_ADDR  0xffc01e64   </span><span class="cm">/* DMA Channel 21 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA21_IRQ_STATUS  0xffc01e68   </span><span class="cm">/* DMA Channel 21 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA21_PERIPHERAL_MAP  0xffc01e6c   </span><span class="cm">/* DMA Channel 21 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA21_CURR_X_COUNT  0xffc01e70   </span><span class="cm">/* DMA Channel 21 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA21_CURR_Y_COUNT  0xffc01e78   </span><span class="cm">/* DMA Channel 21 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 22 Registers */</span>

<span class="cp">#define              DMA22_NEXT_DESC_PTR  0xffc01e80   </span><span class="cm">/* DMA Channel 22 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA22_START_ADDR  0xffc01e84   </span><span class="cm">/* DMA Channel 22 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA22_CONFIG  0xffc01e88   </span><span class="cm">/* DMA Channel 22 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA22_X_COUNT  0xffc01e90   </span><span class="cm">/* DMA Channel 22 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA22_X_MODIFY  0xffc01e94   </span><span class="cm">/* DMA Channel 22 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA22_Y_COUNT  0xffc01e98   </span><span class="cm">/* DMA Channel 22 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA22_Y_MODIFY  0xffc01e9c   </span><span class="cm">/* DMA Channel 22 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA22_CURR_DESC_PTR  0xffc01ea0   </span><span class="cm">/* DMA Channel 22 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA22_CURR_ADDR  0xffc01ea4   </span><span class="cm">/* DMA Channel 22 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA22_IRQ_STATUS  0xffc01ea8   </span><span class="cm">/* DMA Channel 22 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA22_PERIPHERAL_MAP  0xffc01eac   </span><span class="cm">/* DMA Channel 22 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA22_CURR_X_COUNT  0xffc01eb0   </span><span class="cm">/* DMA Channel 22 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA22_CURR_Y_COUNT  0xffc01eb8   </span><span class="cm">/* DMA Channel 22 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* DMA Channel 23 Registers */</span>

<span class="cp">#define              DMA23_NEXT_DESC_PTR  0xffc01ec0   </span><span class="cm">/* DMA Channel 23 Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA23_START_ADDR  0xffc01ec4   </span><span class="cm">/* DMA Channel 23 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                     DMA23_CONFIG  0xffc01ec8   </span><span class="cm">/* DMA Channel 23 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA23_X_COUNT  0xffc01ed0   </span><span class="cm">/* DMA Channel 23 X Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA23_X_MODIFY  0xffc01ed4   </span><span class="cm">/* DMA Channel 23 X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                    DMA23_Y_COUNT  0xffc01ed8   </span><span class="cm">/* DMA Channel 23 Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                   DMA23_Y_MODIFY  0xffc01edc   </span><span class="cm">/* DMA Channel 23 Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define              DMA23_CURR_DESC_PTR  0xffc01ee0   </span><span class="cm">/* DMA Channel 23 Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                  DMA23_CURR_ADDR  0xffc01ee4   </span><span class="cm">/* DMA Channel 23 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define                 DMA23_IRQ_STATUS  0xffc01ee8   </span><span class="cm">/* DMA Channel 23 Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define             DMA23_PERIPHERAL_MAP  0xffc01eec   </span><span class="cm">/* DMA Channel 23 Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define               DMA23_CURR_X_COUNT  0xffc01ef0   </span><span class="cm">/* DMA Channel 23 Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define               DMA23_CURR_Y_COUNT  0xffc01ef8   </span><span class="cm">/* DMA Channel 23 Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* MDMA Stream 2 Registers */</span>

<span class="cp">#define            MDMA_D2_NEXT_DESC_PTR  0xffc01f00   </span><span class="cm">/* Memory DMA Stream 2 Destination Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_D2_START_ADDR  0xffc01f04   </span><span class="cm">/* Memory DMA Stream 2 Destination Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                   MDMA_D2_CONFIG  0xffc01f08   </span><span class="cm">/* Memory DMA Stream 2 Destination Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_D2_X_COUNT  0xffc01f10   </span><span class="cm">/* Memory DMA Stream 2 Destination X Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_D2_X_MODIFY  0xffc01f14   </span><span class="cm">/* Memory DMA Stream 2 Destination X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_D2_Y_COUNT  0xffc01f18   </span><span class="cm">/* Memory DMA Stream 2 Destination Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_D2_Y_MODIFY  0xffc01f1c   </span><span class="cm">/* Memory DMA Stream 2 Destination Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_D2_CURR_DESC_PTR  0xffc01f20   </span><span class="cm">/* Memory DMA Stream 2 Destination Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                MDMA_D2_CURR_ADDR  0xffc01f24   </span><span class="cm">/* Memory DMA Stream 2 Destination Current Address Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_D2_IRQ_STATUS  0xffc01f28   </span><span class="cm">/* Memory DMA Stream 2 Destination Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define           MDMA_D2_PERIPHERAL_MAP  0xffc01f2c   </span><span class="cm">/* Memory DMA Stream 2 Destination Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_D2_CURR_X_COUNT  0xffc01f30   </span><span class="cm">/* Memory DMA Stream 2 Destination Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_D2_CURR_Y_COUNT  0xffc01f38   </span><span class="cm">/* Memory DMA Stream 2 Destination Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_S2_NEXT_DESC_PTR  0xffc01f40   </span><span class="cm">/* Memory DMA Stream 2 Source Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_S2_START_ADDR  0xffc01f44   </span><span class="cm">/* Memory DMA Stream 2 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                   MDMA_S2_CONFIG  0xffc01f48   </span><span class="cm">/* Memory DMA Stream 2 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_S2_X_COUNT  0xffc01f50   </span><span class="cm">/* Memory DMA Stream 2 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_S2_X_MODIFY  0xffc01f54   </span><span class="cm">/* Memory DMA Stream 2 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_S2_Y_COUNT  0xffc01f58   </span><span class="cm">/* Memory DMA Stream 2 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_S2_Y_MODIFY  0xffc01f5c   </span><span class="cm">/* Memory DMA Stream 2 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_S2_CURR_DESC_PTR  0xffc01f60   </span><span class="cm">/* Memory DMA Stream 2 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                MDMA_S2_CURR_ADDR  0xffc01f64   </span><span class="cm">/* Memory DMA Stream 2 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_S2_IRQ_STATUS  0xffc01f68   </span><span class="cm">/* Memory DMA Stream 2 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define           MDMA_S2_PERIPHERAL_MAP  0xffc01f6c   </span><span class="cm">/* Memory DMA Stream 2 Source Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_S2_CURR_X_COUNT  0xffc01f70   </span><span class="cm">/* Memory DMA Stream 2 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_S2_CURR_Y_COUNT  0xffc01f78   </span><span class="cm">/* Memory DMA Stream 2 Source Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* MDMA Stream 3 Registers */</span>

<span class="cp">#define            MDMA_D3_NEXT_DESC_PTR  0xffc01f80   </span><span class="cm">/* Memory DMA Stream 3 Destination Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_D3_START_ADDR  0xffc01f84   </span><span class="cm">/* Memory DMA Stream 3 Destination Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                   MDMA_D3_CONFIG  0xffc01f88   </span><span class="cm">/* Memory DMA Stream 3 Destination Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_D3_X_COUNT  0xffc01f90   </span><span class="cm">/* Memory DMA Stream 3 Destination X Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_D3_X_MODIFY  0xffc01f94   </span><span class="cm">/* Memory DMA Stream 3 Destination X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_D3_Y_COUNT  0xffc01f98   </span><span class="cm">/* Memory DMA Stream 3 Destination Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_D3_Y_MODIFY  0xffc01f9c   </span><span class="cm">/* Memory DMA Stream 3 Destination Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_D3_CURR_DESC_PTR  0xffc01fa0   </span><span class="cm">/* Memory DMA Stream 3 Destination Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                MDMA_D3_CURR_ADDR  0xffc01fa4   </span><span class="cm">/* Memory DMA Stream 3 Destination Current Address Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_D3_IRQ_STATUS  0xffc01fa8   </span><span class="cm">/* Memory DMA Stream 3 Destination Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define           MDMA_D3_PERIPHERAL_MAP  0xffc01fac   </span><span class="cm">/* Memory DMA Stream 3 Destination Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_D3_CURR_X_COUNT  0xffc01fb0   </span><span class="cm">/* Memory DMA Stream 3 Destination Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_D3_CURR_Y_COUNT  0xffc01fb8   </span><span class="cm">/* Memory DMA Stream 3 Destination Current Y Count Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_S3_NEXT_DESC_PTR  0xffc01fc0   </span><span class="cm">/* Memory DMA Stream 3 Source Next Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_S3_START_ADDR  0xffc01fc4   </span><span class="cm">/* Memory DMA Stream 3 Source Start Address Register */</span><span class="cp"></span>
<span class="cp">#define                   MDMA_S3_CONFIG  0xffc01fc8   </span><span class="cm">/* Memory DMA Stream 3 Source Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_S3_X_COUNT  0xffc01fd0   </span><span class="cm">/* Memory DMA Stream 3 Source X Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_S3_X_MODIFY  0xffc01fd4   </span><span class="cm">/* Memory DMA Stream 3 Source X Modify Register */</span><span class="cp"></span>
<span class="cp">#define                  MDMA_S3_Y_COUNT  0xffc01fd8   </span><span class="cm">/* Memory DMA Stream 3 Source Y Count Register */</span><span class="cp"></span>
<span class="cp">#define                 MDMA_S3_Y_MODIFY  0xffc01fdc   </span><span class="cm">/* Memory DMA Stream 3 Source Y Modify Register */</span><span class="cp"></span>
<span class="cp">#define            MDMA_S3_CURR_DESC_PTR  0xffc01fe0   </span><span class="cm">/* Memory DMA Stream 3 Source Current Descriptor Pointer Register */</span><span class="cp"></span>
<span class="cp">#define                MDMA_S3_CURR_ADDR  0xffc01fe4   </span><span class="cm">/* Memory DMA Stream 3 Source Current Address Register */</span><span class="cp"></span>
<span class="cp">#define               MDMA_S3_IRQ_STATUS  0xffc01fe8   </span><span class="cm">/* Memory DMA Stream 3 Source Interrupt/Status Register */</span><span class="cp"></span>
<span class="cp">#define           MDMA_S3_PERIPHERAL_MAP  0xffc01fec   </span><span class="cm">/* Memory DMA Stream 3 Source Peripheral Map Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_S3_CURR_X_COUNT  0xffc01ff0   </span><span class="cm">/* Memory DMA Stream 3 Source Current X Count Register */</span><span class="cp"></span>
<span class="cp">#define             MDMA_S3_CURR_Y_COUNT  0xffc01ff8   </span><span class="cm">/* Memory DMA Stream 3 Source Current Y Count Register */</span><span class="cp"></span>

<span class="cm">/* UART1 Registers */</span>

<span class="cp">#define                        UART1_DLL  0xffc02000   </span><span class="cm">/* Divisor Latch Low Byte */</span><span class="cp"></span>
<span class="cp">#define                        UART1_DLH  0xffc02004   </span><span class="cm">/* Divisor Latch High Byte */</span><span class="cp"></span>
<span class="cp">#define                       UART1_GCTL  0xffc02008   </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART1_LCR  0xffc0200c   </span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART1_MCR  0xffc02010   </span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART1_LSR  0xffc02014   </span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART1_MSR  0xffc02018   </span><span class="cm">/* Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART1_SCR  0xffc0201c   </span><span class="cm">/* Scratch Register */</span><span class="cp"></span>
<span class="cp">#define                    UART1_IER_SET  0xffc02020   </span><span class="cm">/* Interrupt Enable Register Set */</span><span class="cp"></span>
<span class="cp">#define                  UART1_IER_CLEAR  0xffc02024   </span><span class="cm">/* Interrupt Enable Register Clear */</span><span class="cp"></span>
<span class="cp">#define                        UART1_THR  0xffc02028   </span><span class="cm">/* Transmit Hold Register */</span><span class="cp"></span>
<span class="cp">#define                        UART1_RBR  0xffc0202c   </span><span class="cm">/* Receive Buffer Register */</span><span class="cp"></span>

<span class="cm">/* UART2 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 processors */</span>

<span class="cm">/* SPI1 Registers */</span>

<span class="cp">#define                     SPI1_REGBASE  0xffc02300</span>
<span class="cp">#define                         SPI1_CTL  0xffc02300   </span><span class="cm">/* SPI1 Control Register */</span><span class="cp"></span>
<span class="cp">#define                         SPI1_FLG  0xffc02304   </span><span class="cm">/* SPI1 Flag Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI1_STAT  0xffc02308   </span><span class="cm">/* SPI1 Status Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI1_TDBR  0xffc0230c   </span><span class="cm">/* SPI1 Transmit Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI1_RDBR  0xffc02310   </span><span class="cm">/* SPI1 Receive Data Buffer Register */</span><span class="cp"></span>
<span class="cp">#define                        SPI1_BAUD  0xffc02314   </span><span class="cm">/* SPI1 Baud Rate Register */</span><span class="cp"></span>
<span class="cp">#define                      SPI1_SHADOW  0xffc02318   </span><span class="cm">/* SPI1 Receive Data Buffer Shadow Register */</span><span class="cp"></span>

<span class="cm">/* SPORT2 Registers */</span>

<span class="cp">#define                      SPORT2_TCR1  0xffc02500   </span><span class="cm">/* SPORT2 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT2_TCR2  0xffc02504   </span><span class="cm">/* SPORT2 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define                   SPORT2_TCLKDIV  0xffc02508   </span><span class="cm">/* SPORT2 Transmit Serial Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                    SPORT2_TFSDIV  0xffc0250c   </span><span class="cm">/* SPORT2 Transmit Frame Sync Divider Register */</span><span class="cp"></span>
<span class="cp">#define                        SPORT2_TX  0xffc02510   </span><span class="cm">/* SPORT2 Transmit Data Register */</span><span class="cp"></span>
<span class="cp">#define                        SPORT2_RX  0xffc02518   </span><span class="cm">/* SPORT2 Receive Data Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT2_RCR1  0xffc02520   </span><span class="cm">/* SPORT2 Receive Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT2_RCR2  0xffc02524   </span><span class="cm">/* SPORT2 Receive Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define                   SPORT2_RCLKDIV  0xffc02528   </span><span class="cm">/* SPORT2 Receive Serial Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                    SPORT2_RFSDIV  0xffc0252c   </span><span class="cm">/* SPORT2 Receive Frame Sync Divider Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT2_STAT  0xffc02530   </span><span class="cm">/* SPORT2 Status Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT2_CHNL  0xffc02534   </span><span class="cm">/* SPORT2 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MCMC1  0xffc02538   </span><span class="cm">/* SPORT2 Multi channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MCMC2  0xffc0253c   </span><span class="cm">/* SPORT2 Multi channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MTCS0  0xffc02540   </span><span class="cm">/* SPORT2 Multi channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MTCS1  0xffc02544   </span><span class="cm">/* SPORT2 Multi channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MTCS2  0xffc02548   </span><span class="cm">/* SPORT2 Multi channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MTCS3  0xffc0254c   </span><span class="cm">/* SPORT2 Multi channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MRCS0  0xffc02550   </span><span class="cm">/* SPORT2 Multi channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MRCS1  0xffc02554   </span><span class="cm">/* SPORT2 Multi channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MRCS2  0xffc02558   </span><span class="cm">/* SPORT2 Multi channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT2_MRCS3  0xffc0255c   </span><span class="cm">/* SPORT2 Multi channel Receive Select Register 3 */</span><span class="cp"></span>

<span class="cm">/* SPORT3 Registers */</span>

<span class="cp">#define                      SPORT3_TCR1  0xffc02600   </span><span class="cm">/* SPORT3 Transmit Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT3_TCR2  0xffc02604   </span><span class="cm">/* SPORT3 Transmit Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define                   SPORT3_TCLKDIV  0xffc02608   </span><span class="cm">/* SPORT3 Transmit Serial Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                    SPORT3_TFSDIV  0xffc0260c   </span><span class="cm">/* SPORT3 Transmit Frame Sync Divider Register */</span><span class="cp"></span>
<span class="cp">#define                        SPORT3_TX  0xffc02610   </span><span class="cm">/* SPORT3 Transmit Data Register */</span><span class="cp"></span>
<span class="cp">#define                        SPORT3_RX  0xffc02618   </span><span class="cm">/* SPORT3 Receive Data Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT3_RCR1  0xffc02620   </span><span class="cm">/* SPORT3 Receive Configuration 1 Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT3_RCR2  0xffc02624   </span><span class="cm">/* SPORT3 Receive Configuration 2 Register */</span><span class="cp"></span>
<span class="cp">#define                   SPORT3_RCLKDIV  0xffc02628   </span><span class="cm">/* SPORT3 Receive Serial Clock Divider Register */</span><span class="cp"></span>
<span class="cp">#define                    SPORT3_RFSDIV  0xffc0262c   </span><span class="cm">/* SPORT3 Receive Frame Sync Divider Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT3_STAT  0xffc02630   </span><span class="cm">/* SPORT3 Status Register */</span><span class="cp"></span>
<span class="cp">#define                      SPORT3_CHNL  0xffc02634   </span><span class="cm">/* SPORT3 Current Channel Register */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MCMC1  0xffc02638   </span><span class="cm">/* SPORT3 Multi channel Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MCMC2  0xffc0263c   </span><span class="cm">/* SPORT3 Multi channel Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MTCS0  0xffc02640   </span><span class="cm">/* SPORT3 Multi channel Transmit Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MTCS1  0xffc02644   </span><span class="cm">/* SPORT3 Multi channel Transmit Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MTCS2  0xffc02648   </span><span class="cm">/* SPORT3 Multi channel Transmit Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MTCS3  0xffc0264c   </span><span class="cm">/* SPORT3 Multi channel Transmit Select Register 3 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MRCS0  0xffc02650   </span><span class="cm">/* SPORT3 Multi channel Receive Select Register 0 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MRCS1  0xffc02654   </span><span class="cm">/* SPORT3 Multi channel Receive Select Register 1 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MRCS2  0xffc02658   </span><span class="cm">/* SPORT3 Multi channel Receive Select Register 2 */</span><span class="cp"></span>
<span class="cp">#define                     SPORT3_MRCS3  0xffc0265c   </span><span class="cm">/* SPORT3 Multi channel Receive Select Register 3 */</span><span class="cp"></span>

<span class="cm">/* EPPI2 Registers */</span>

<span class="cp">#define                     EPPI2_STATUS  0xffc02900   </span><span class="cm">/* EPPI2 Status Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI2_HCOUNT  0xffc02904   </span><span class="cm">/* EPPI2 Horizontal Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI2_HDELAY  0xffc02908   </span><span class="cm">/* EPPI2 Horizontal Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI2_VCOUNT  0xffc0290c   </span><span class="cm">/* EPPI2 Vertical Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI2_VDELAY  0xffc02910   </span><span class="cm">/* EPPI2 Vertical Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define                      EPPI2_FRAME  0xffc02914   </span><span class="cm">/* EPPI2 Lines per Frame Register */</span><span class="cp"></span>
<span class="cp">#define                       EPPI2_LINE  0xffc02918   </span><span class="cm">/* EPPI2 Samples per Line Register */</span><span class="cp"></span>
<span class="cp">#define                     EPPI2_CLKDIV  0xffc0291c   </span><span class="cm">/* EPPI2 Clock Divide Register */</span><span class="cp"></span>
<span class="cp">#define                    EPPI2_CONTROL  0xffc02920   </span><span class="cm">/* EPPI2 Control Register */</span><span class="cp"></span>
<span class="cp">#define                   EPPI2_FS1W_HBL  0xffc02924   </span><span class="cm">/* EPPI2 FS1 Width Register / EPPI2 Horizontal Blanking Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define                  EPPI2_FS1P_AVPL  0xffc02928   </span><span class="cm">/* EPPI2 FS1 Period Register / EPPI2 Active Video Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define                   EPPI2_FS2W_LVB  0xffc0292c   </span><span class="cm">/* EPPI2 FS2 Width Register / EPPI2 Lines of Vertical Blanking Register */</span><span class="cp"></span>
<span class="cp">#define                  EPPI2_FS2P_LAVF  0xffc02930   </span><span class="cm">/* EPPI2 FS2 Period Register/ EPPI2 Lines of Active Video Per Field Register */</span><span class="cp"></span>
<span class="cp">#define                       EPPI2_CLIP  0xffc02934   </span><span class="cm">/* EPPI2 Clipping Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 0 Config 1 Registers */</span>

<span class="cp">#define                         CAN0_MC1  0xffc02a00   </span><span class="cm">/* CAN Controller 0 Mailbox Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_MD1  0xffc02a04   </span><span class="cm">/* CAN Controller 0 Mailbox Direction Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_TRS1  0xffc02a08   </span><span class="cm">/* CAN Controller 0 Transmit Request Set Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_TRR1  0xffc02a0c   </span><span class="cm">/* CAN Controller 0 Transmit Request Reset Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_TA1  0xffc02a10   </span><span class="cm">/* CAN Controller 0 Transmit Acknowledge Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_AA1  0xffc02a14   </span><span class="cm">/* CAN Controller 0 Abort Acknowledge Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_RMP1  0xffc02a18   </span><span class="cm">/* CAN Controller 0 Receive Message Pending Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_RML1  0xffc02a1c   </span><span class="cm">/* CAN Controller 0 Receive Message Lost Register 1 */</span><span class="cp"></span>
<span class="cp">#define                      CAN0_MBTIF1  0xffc02a20   </span><span class="cm">/* CAN Controller 0 Mailbox Transmit Interrupt Flag Register 1 */</span><span class="cp"></span>
<span class="cp">#define                      CAN0_MBRIF1  0xffc02a24   </span><span class="cm">/* CAN Controller 0 Mailbox Receive Interrupt Flag Register 1 */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_MBIM1  0xffc02a28   </span><span class="cm">/* CAN Controller 0 Mailbox Interrupt Mask Register 1 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_RFH1  0xffc02a2c   </span><span class="cm">/* CAN Controller 0 Remote Frame Handling Enable Register 1 */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_OPSS1  0xffc02a30   </span><span class="cm">/* CAN Controller 0 Overwrite Protection Single Shot Transmit Register 1 */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 0 Config 2 Registers */</span>

<span class="cp">#define                         CAN0_MC2  0xffc02a40   </span><span class="cm">/* CAN Controller 0 Mailbox Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_MD2  0xffc02a44   </span><span class="cm">/* CAN Controller 0 Mailbox Direction Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_TRS2  0xffc02a48   </span><span class="cm">/* CAN Controller 0 Transmit Request Set Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_TRR2  0xffc02a4c   </span><span class="cm">/* CAN Controller 0 Transmit Request Reset Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_TA2  0xffc02a50   </span><span class="cm">/* CAN Controller 0 Transmit Acknowledge Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_AA2  0xffc02a54   </span><span class="cm">/* CAN Controller 0 Abort Acknowledge Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_RMP2  0xffc02a58   </span><span class="cm">/* CAN Controller 0 Receive Message Pending Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_RML2  0xffc02a5c   </span><span class="cm">/* CAN Controller 0 Receive Message Lost Register 2 */</span><span class="cp"></span>
<span class="cp">#define                      CAN0_MBTIF2  0xffc02a60   </span><span class="cm">/* CAN Controller 0 Mailbox Transmit Interrupt Flag Register 2 */</span><span class="cp"></span>
<span class="cp">#define                      CAN0_MBRIF2  0xffc02a64   </span><span class="cm">/* CAN Controller 0 Mailbox Receive Interrupt Flag Register 2 */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_MBIM2  0xffc02a68   </span><span class="cm">/* CAN Controller 0 Mailbox Interrupt Mask Register 2 */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_RFH2  0xffc02a6c   </span><span class="cm">/* CAN Controller 0 Remote Frame Handling Enable Register 2 */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_OPSS2  0xffc02a70   </span><span class="cm">/* CAN Controller 0 Overwrite Protection Single Shot Transmit Register 2 */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 0 Clock/Interrupt/Counter Registers */</span>

<span class="cp">#define                       CAN0_CLOCK  0xffc02a80   </span><span class="cm">/* CAN Controller 0 Clock Register */</span><span class="cp"></span>
<span class="cp">#define                      CAN0_TIMING  0xffc02a84   </span><span class="cm">/* CAN Controller 0 Timing Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_DEBUG  0xffc02a88   </span><span class="cm">/* CAN Controller 0 Debug Register */</span><span class="cp"></span>
<span class="cp">#define                      CAN0_STATUS  0xffc02a8c   </span><span class="cm">/* CAN Controller 0 Global Status Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_CEC  0xffc02a90   </span><span class="cm">/* CAN Controller 0 Error Counter Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_GIS  0xffc02a94   </span><span class="cm">/* CAN Controller 0 Global Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_GIM  0xffc02a98   </span><span class="cm">/* CAN Controller 0 Global Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_GIF  0xffc02a9c   </span><span class="cm">/* CAN Controller 0 Global Interrupt Flag Register */</span><span class="cp"></span>
<span class="cp">#define                     CAN0_CONTROL  0xffc02aa0   </span><span class="cm">/* CAN Controller 0 Master Control Register */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_INTR  0xffc02aa4   </span><span class="cm">/* CAN Controller 0 Interrupt Pending Register */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_MBTD  0xffc02aac   </span><span class="cm">/* CAN Controller 0 Mailbox Temporary Disable Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_EWR  0xffc02ab0   </span><span class="cm">/* CAN Controller 0 Programmable Warning Level Register */</span><span class="cp"></span>
<span class="cp">#define                         CAN0_ESR  0xffc02ab4   </span><span class="cm">/* CAN Controller 0 Error Status Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_UCCNT  0xffc02ac4   </span><span class="cm">/* CAN Controller 0 Universal Counter Register */</span><span class="cp"></span>
<span class="cp">#define                        CAN0_UCRC  0xffc02ac8   </span><span class="cm">/* CAN Controller 0 Universal Counter Force Reload Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_UCCNF  0xffc02acc   </span><span class="cm">/* CAN Controller 0 Universal Counter Configuration Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 0 Acceptance Registers */</span>

<span class="cp">#define                       CAN0_AM00L  0xffc02b00   </span><span class="cm">/* CAN Controller 0 Mailbox 0 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM00H  0xffc02b04   </span><span class="cm">/* CAN Controller 0 Mailbox 0 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM01L  0xffc02b08   </span><span class="cm">/* CAN Controller 0 Mailbox 1 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM01H  0xffc02b0c   </span><span class="cm">/* CAN Controller 0 Mailbox 1 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM02L  0xffc02b10   </span><span class="cm">/* CAN Controller 0 Mailbox 2 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM02H  0xffc02b14   </span><span class="cm">/* CAN Controller 0 Mailbox 2 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM03L  0xffc02b18   </span><span class="cm">/* CAN Controller 0 Mailbox 3 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM03H  0xffc02b1c   </span><span class="cm">/* CAN Controller 0 Mailbox 3 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM04L  0xffc02b20   </span><span class="cm">/* CAN Controller 0 Mailbox 4 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM04H  0xffc02b24   </span><span class="cm">/* CAN Controller 0 Mailbox 4 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM05L  0xffc02b28   </span><span class="cm">/* CAN Controller 0 Mailbox 5 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM05H  0xffc02b2c   </span><span class="cm">/* CAN Controller 0 Mailbox 5 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM06L  0xffc02b30   </span><span class="cm">/* CAN Controller 0 Mailbox 6 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM06H  0xffc02b34   </span><span class="cm">/* CAN Controller 0 Mailbox 6 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM07L  0xffc02b38   </span><span class="cm">/* CAN Controller 0 Mailbox 7 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM07H  0xffc02b3c   </span><span class="cm">/* CAN Controller 0 Mailbox 7 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM08L  0xffc02b40   </span><span class="cm">/* CAN Controller 0 Mailbox 8 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM08H  0xffc02b44   </span><span class="cm">/* CAN Controller 0 Mailbox 8 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM09L  0xffc02b48   </span><span class="cm">/* CAN Controller 0 Mailbox 9 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM09H  0xffc02b4c   </span><span class="cm">/* CAN Controller 0 Mailbox 9 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM10L  0xffc02b50   </span><span class="cm">/* CAN Controller 0 Mailbox 10 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM10H  0xffc02b54   </span><span class="cm">/* CAN Controller 0 Mailbox 10 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM11L  0xffc02b58   </span><span class="cm">/* CAN Controller 0 Mailbox 11 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM11H  0xffc02b5c   </span><span class="cm">/* CAN Controller 0 Mailbox 11 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM12L  0xffc02b60   </span><span class="cm">/* CAN Controller 0 Mailbox 12 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM12H  0xffc02b64   </span><span class="cm">/* CAN Controller 0 Mailbox 12 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM13L  0xffc02b68   </span><span class="cm">/* CAN Controller 0 Mailbox 13 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM13H  0xffc02b6c   </span><span class="cm">/* CAN Controller 0 Mailbox 13 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM14L  0xffc02b70   </span><span class="cm">/* CAN Controller 0 Mailbox 14 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM14H  0xffc02b74   </span><span class="cm">/* CAN Controller 0 Mailbox 14 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM15L  0xffc02b78   </span><span class="cm">/* CAN Controller 0 Mailbox 15 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM15H  0xffc02b7c   </span><span class="cm">/* CAN Controller 0 Mailbox 15 Acceptance Mask Low Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 0 Acceptance Registers */</span>

<span class="cp">#define                       CAN0_AM16L  0xffc02b80   </span><span class="cm">/* CAN Controller 0 Mailbox 16 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM16H  0xffc02b84   </span><span class="cm">/* CAN Controller 0 Mailbox 16 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM17L  0xffc02b88   </span><span class="cm">/* CAN Controller 0 Mailbox 17 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM17H  0xffc02b8c   </span><span class="cm">/* CAN Controller 0 Mailbox 17 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM18L  0xffc02b90   </span><span class="cm">/* CAN Controller 0 Mailbox 18 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM18H  0xffc02b94   </span><span class="cm">/* CAN Controller 0 Mailbox 18 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM19L  0xffc02b98   </span><span class="cm">/* CAN Controller 0 Mailbox 19 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM19H  0xffc02b9c   </span><span class="cm">/* CAN Controller 0 Mailbox 19 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM20L  0xffc02ba0   </span><span class="cm">/* CAN Controller 0 Mailbox 20 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM20H  0xffc02ba4   </span><span class="cm">/* CAN Controller 0 Mailbox 20 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM21L  0xffc02ba8   </span><span class="cm">/* CAN Controller 0 Mailbox 21 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM21H  0xffc02bac   </span><span class="cm">/* CAN Controller 0 Mailbox 21 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM22L  0xffc02bb0   </span><span class="cm">/* CAN Controller 0 Mailbox 22 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM22H  0xffc02bb4   </span><span class="cm">/* CAN Controller 0 Mailbox 22 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM23L  0xffc02bb8   </span><span class="cm">/* CAN Controller 0 Mailbox 23 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM23H  0xffc02bbc   </span><span class="cm">/* CAN Controller 0 Mailbox 23 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM24L  0xffc02bc0   </span><span class="cm">/* CAN Controller 0 Mailbox 24 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM24H  0xffc02bc4   </span><span class="cm">/* CAN Controller 0 Mailbox 24 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM25L  0xffc02bc8   </span><span class="cm">/* CAN Controller 0 Mailbox 25 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM25H  0xffc02bcc   </span><span class="cm">/* CAN Controller 0 Mailbox 25 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM26L  0xffc02bd0   </span><span class="cm">/* CAN Controller 0 Mailbox 26 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM26H  0xffc02bd4   </span><span class="cm">/* CAN Controller 0 Mailbox 26 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM27L  0xffc02bd8   </span><span class="cm">/* CAN Controller 0 Mailbox 27 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM27H  0xffc02bdc   </span><span class="cm">/* CAN Controller 0 Mailbox 27 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM28L  0xffc02be0   </span><span class="cm">/* CAN Controller 0 Mailbox 28 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM28H  0xffc02be4   </span><span class="cm">/* CAN Controller 0 Mailbox 28 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM29L  0xffc02be8   </span><span class="cm">/* CAN Controller 0 Mailbox 29 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM29H  0xffc02bec   </span><span class="cm">/* CAN Controller 0 Mailbox 29 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM30L  0xffc02bf0   </span><span class="cm">/* CAN Controller 0 Mailbox 30 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM30H  0xffc02bf4   </span><span class="cm">/* CAN Controller 0 Mailbox 30 Acceptance Mask Low Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM31L  0xffc02bf8   </span><span class="cm">/* CAN Controller 0 Mailbox 31 Acceptance Mask High Register */</span><span class="cp"></span>
<span class="cp">#define                       CAN0_AM31H  0xffc02bfc   </span><span class="cm">/* CAN Controller 0 Mailbox 31 Acceptance Mask Low Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 0 Mailbox Data Registers */</span>

<span class="cp">#define                  CAN0_MB00_DATA0  0xffc02c00   </span><span class="cm">/* CAN Controller 0 Mailbox 0 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB00_DATA1  0xffc02c04   </span><span class="cm">/* CAN Controller 0 Mailbox 0 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB00_DATA2  0xffc02c08   </span><span class="cm">/* CAN Controller 0 Mailbox 0 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB00_DATA3  0xffc02c0c   </span><span class="cm">/* CAN Controller 0 Mailbox 0 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB00_LENGTH  0xffc02c10   </span><span class="cm">/* CAN Controller 0 Mailbox 0 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB00_TIMESTAMP  0xffc02c14   </span><span class="cm">/* CAN Controller 0 Mailbox 0 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB00_ID0  0xffc02c18   </span><span class="cm">/* CAN Controller 0 Mailbox 0 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB00_ID1  0xffc02c1c   </span><span class="cm">/* CAN Controller 0 Mailbox 0 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB01_DATA0  0xffc02c20   </span><span class="cm">/* CAN Controller 0 Mailbox 1 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB01_DATA1  0xffc02c24   </span><span class="cm">/* CAN Controller 0 Mailbox 1 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB01_DATA2  0xffc02c28   </span><span class="cm">/* CAN Controller 0 Mailbox 1 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB01_DATA3  0xffc02c2c   </span><span class="cm">/* CAN Controller 0 Mailbox 1 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB01_LENGTH  0xffc02c30   </span><span class="cm">/* CAN Controller 0 Mailbox 1 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB01_TIMESTAMP  0xffc02c34   </span><span class="cm">/* CAN Controller 0 Mailbox 1 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB01_ID0  0xffc02c38   </span><span class="cm">/* CAN Controller 0 Mailbox 1 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB01_ID1  0xffc02c3c   </span><span class="cm">/* CAN Controller 0 Mailbox 1 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB02_DATA0  0xffc02c40   </span><span class="cm">/* CAN Controller 0 Mailbox 2 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB02_DATA1  0xffc02c44   </span><span class="cm">/* CAN Controller 0 Mailbox 2 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB02_DATA2  0xffc02c48   </span><span class="cm">/* CAN Controller 0 Mailbox 2 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB02_DATA3  0xffc02c4c   </span><span class="cm">/* CAN Controller 0 Mailbox 2 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB02_LENGTH  0xffc02c50   </span><span class="cm">/* CAN Controller 0 Mailbox 2 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB02_TIMESTAMP  0xffc02c54   </span><span class="cm">/* CAN Controller 0 Mailbox 2 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB02_ID0  0xffc02c58   </span><span class="cm">/* CAN Controller 0 Mailbox 2 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB02_ID1  0xffc02c5c   </span><span class="cm">/* CAN Controller 0 Mailbox 2 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB03_DATA0  0xffc02c60   </span><span class="cm">/* CAN Controller 0 Mailbox 3 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB03_DATA1  0xffc02c64   </span><span class="cm">/* CAN Controller 0 Mailbox 3 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB03_DATA2  0xffc02c68   </span><span class="cm">/* CAN Controller 0 Mailbox 3 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB03_DATA3  0xffc02c6c   </span><span class="cm">/* CAN Controller 0 Mailbox 3 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB03_LENGTH  0xffc02c70   </span><span class="cm">/* CAN Controller 0 Mailbox 3 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB03_TIMESTAMP  0xffc02c74   </span><span class="cm">/* CAN Controller 0 Mailbox 3 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB03_ID0  0xffc02c78   </span><span class="cm">/* CAN Controller 0 Mailbox 3 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB03_ID1  0xffc02c7c   </span><span class="cm">/* CAN Controller 0 Mailbox 3 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB04_DATA0  0xffc02c80   </span><span class="cm">/* CAN Controller 0 Mailbox 4 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB04_DATA1  0xffc02c84   </span><span class="cm">/* CAN Controller 0 Mailbox 4 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB04_DATA2  0xffc02c88   </span><span class="cm">/* CAN Controller 0 Mailbox 4 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB04_DATA3  0xffc02c8c   </span><span class="cm">/* CAN Controller 0 Mailbox 4 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB04_LENGTH  0xffc02c90   </span><span class="cm">/* CAN Controller 0 Mailbox 4 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB04_TIMESTAMP  0xffc02c94   </span><span class="cm">/* CAN Controller 0 Mailbox 4 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB04_ID0  0xffc02c98   </span><span class="cm">/* CAN Controller 0 Mailbox 4 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB04_ID1  0xffc02c9c   </span><span class="cm">/* CAN Controller 0 Mailbox 4 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB05_DATA0  0xffc02ca0   </span><span class="cm">/* CAN Controller 0 Mailbox 5 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB05_DATA1  0xffc02ca4   </span><span class="cm">/* CAN Controller 0 Mailbox 5 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB05_DATA2  0xffc02ca8   </span><span class="cm">/* CAN Controller 0 Mailbox 5 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB05_DATA3  0xffc02cac   </span><span class="cm">/* CAN Controller 0 Mailbox 5 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB05_LENGTH  0xffc02cb0   </span><span class="cm">/* CAN Controller 0 Mailbox 5 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB05_TIMESTAMP  0xffc02cb4   </span><span class="cm">/* CAN Controller 0 Mailbox 5 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB05_ID0  0xffc02cb8   </span><span class="cm">/* CAN Controller 0 Mailbox 5 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB05_ID1  0xffc02cbc   </span><span class="cm">/* CAN Controller 0 Mailbox 5 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB06_DATA0  0xffc02cc0   </span><span class="cm">/* CAN Controller 0 Mailbox 6 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB06_DATA1  0xffc02cc4   </span><span class="cm">/* CAN Controller 0 Mailbox 6 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB06_DATA2  0xffc02cc8   </span><span class="cm">/* CAN Controller 0 Mailbox 6 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB06_DATA3  0xffc02ccc   </span><span class="cm">/* CAN Controller 0 Mailbox 6 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB06_LENGTH  0xffc02cd0   </span><span class="cm">/* CAN Controller 0 Mailbox 6 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB06_TIMESTAMP  0xffc02cd4   </span><span class="cm">/* CAN Controller 0 Mailbox 6 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB06_ID0  0xffc02cd8   </span><span class="cm">/* CAN Controller 0 Mailbox 6 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB06_ID1  0xffc02cdc   </span><span class="cm">/* CAN Controller 0 Mailbox 6 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB07_DATA0  0xffc02ce0   </span><span class="cm">/* CAN Controller 0 Mailbox 7 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB07_DATA1  0xffc02ce4   </span><span class="cm">/* CAN Controller 0 Mailbox 7 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB07_DATA2  0xffc02ce8   </span><span class="cm">/* CAN Controller 0 Mailbox 7 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB07_DATA3  0xffc02cec   </span><span class="cm">/* CAN Controller 0 Mailbox 7 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB07_LENGTH  0xffc02cf0   </span><span class="cm">/* CAN Controller 0 Mailbox 7 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB07_TIMESTAMP  0xffc02cf4   </span><span class="cm">/* CAN Controller 0 Mailbox 7 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB07_ID0  0xffc02cf8   </span><span class="cm">/* CAN Controller 0 Mailbox 7 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB07_ID1  0xffc02cfc   </span><span class="cm">/* CAN Controller 0 Mailbox 7 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB08_DATA0  0xffc02d00   </span><span class="cm">/* CAN Controller 0 Mailbox 8 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB08_DATA1  0xffc02d04   </span><span class="cm">/* CAN Controller 0 Mailbox 8 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB08_DATA2  0xffc02d08   </span><span class="cm">/* CAN Controller 0 Mailbox 8 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB08_DATA3  0xffc02d0c   </span><span class="cm">/* CAN Controller 0 Mailbox 8 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB08_LENGTH  0xffc02d10   </span><span class="cm">/* CAN Controller 0 Mailbox 8 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB08_TIMESTAMP  0xffc02d14   </span><span class="cm">/* CAN Controller 0 Mailbox 8 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB08_ID0  0xffc02d18   </span><span class="cm">/* CAN Controller 0 Mailbox 8 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB08_ID1  0xffc02d1c   </span><span class="cm">/* CAN Controller 0 Mailbox 8 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB09_DATA0  0xffc02d20   </span><span class="cm">/* CAN Controller 0 Mailbox 9 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB09_DATA1  0xffc02d24   </span><span class="cm">/* CAN Controller 0 Mailbox 9 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB09_DATA2  0xffc02d28   </span><span class="cm">/* CAN Controller 0 Mailbox 9 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB09_DATA3  0xffc02d2c   </span><span class="cm">/* CAN Controller 0 Mailbox 9 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB09_LENGTH  0xffc02d30   </span><span class="cm">/* CAN Controller 0 Mailbox 9 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB09_TIMESTAMP  0xffc02d34   </span><span class="cm">/* CAN Controller 0 Mailbox 9 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB09_ID0  0xffc02d38   </span><span class="cm">/* CAN Controller 0 Mailbox 9 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB09_ID1  0xffc02d3c   </span><span class="cm">/* CAN Controller 0 Mailbox 9 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB10_DATA0  0xffc02d40   </span><span class="cm">/* CAN Controller 0 Mailbox 10 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB10_DATA1  0xffc02d44   </span><span class="cm">/* CAN Controller 0 Mailbox 10 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB10_DATA2  0xffc02d48   </span><span class="cm">/* CAN Controller 0 Mailbox 10 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB10_DATA3  0xffc02d4c   </span><span class="cm">/* CAN Controller 0 Mailbox 10 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB10_LENGTH  0xffc02d50   </span><span class="cm">/* CAN Controller 0 Mailbox 10 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB10_TIMESTAMP  0xffc02d54   </span><span class="cm">/* CAN Controller 0 Mailbox 10 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB10_ID0  0xffc02d58   </span><span class="cm">/* CAN Controller 0 Mailbox 10 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB10_ID1  0xffc02d5c   </span><span class="cm">/* CAN Controller 0 Mailbox 10 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB11_DATA0  0xffc02d60   </span><span class="cm">/* CAN Controller 0 Mailbox 11 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB11_DATA1  0xffc02d64   </span><span class="cm">/* CAN Controller 0 Mailbox 11 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB11_DATA2  0xffc02d68   </span><span class="cm">/* CAN Controller 0 Mailbox 11 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB11_DATA3  0xffc02d6c   </span><span class="cm">/* CAN Controller 0 Mailbox 11 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB11_LENGTH  0xffc02d70   </span><span class="cm">/* CAN Controller 0 Mailbox 11 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB11_TIMESTAMP  0xffc02d74   </span><span class="cm">/* CAN Controller 0 Mailbox 11 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB11_ID0  0xffc02d78   </span><span class="cm">/* CAN Controller 0 Mailbox 11 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB11_ID1  0xffc02d7c   </span><span class="cm">/* CAN Controller 0 Mailbox 11 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB12_DATA0  0xffc02d80   </span><span class="cm">/* CAN Controller 0 Mailbox 12 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB12_DATA1  0xffc02d84   </span><span class="cm">/* CAN Controller 0 Mailbox 12 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB12_DATA2  0xffc02d88   </span><span class="cm">/* CAN Controller 0 Mailbox 12 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB12_DATA3  0xffc02d8c   </span><span class="cm">/* CAN Controller 0 Mailbox 12 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB12_LENGTH  0xffc02d90   </span><span class="cm">/* CAN Controller 0 Mailbox 12 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB12_TIMESTAMP  0xffc02d94   </span><span class="cm">/* CAN Controller 0 Mailbox 12 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB12_ID0  0xffc02d98   </span><span class="cm">/* CAN Controller 0 Mailbox 12 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB12_ID1  0xffc02d9c   </span><span class="cm">/* CAN Controller 0 Mailbox 12 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB13_DATA0  0xffc02da0   </span><span class="cm">/* CAN Controller 0 Mailbox 13 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB13_DATA1  0xffc02da4   </span><span class="cm">/* CAN Controller 0 Mailbox 13 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB13_DATA2  0xffc02da8   </span><span class="cm">/* CAN Controller 0 Mailbox 13 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB13_DATA3  0xffc02dac   </span><span class="cm">/* CAN Controller 0 Mailbox 13 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB13_LENGTH  0xffc02db0   </span><span class="cm">/* CAN Controller 0 Mailbox 13 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB13_TIMESTAMP  0xffc02db4   </span><span class="cm">/* CAN Controller 0 Mailbox 13 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB13_ID0  0xffc02db8   </span><span class="cm">/* CAN Controller 0 Mailbox 13 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB13_ID1  0xffc02dbc   </span><span class="cm">/* CAN Controller 0 Mailbox 13 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB14_DATA0  0xffc02dc0   </span><span class="cm">/* CAN Controller 0 Mailbox 14 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB14_DATA1  0xffc02dc4   </span><span class="cm">/* CAN Controller 0 Mailbox 14 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB14_DATA2  0xffc02dc8   </span><span class="cm">/* CAN Controller 0 Mailbox 14 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB14_DATA3  0xffc02dcc   </span><span class="cm">/* CAN Controller 0 Mailbox 14 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB14_LENGTH  0xffc02dd0   </span><span class="cm">/* CAN Controller 0 Mailbox 14 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB14_TIMESTAMP  0xffc02dd4   </span><span class="cm">/* CAN Controller 0 Mailbox 14 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB14_ID0  0xffc02dd8   </span><span class="cm">/* CAN Controller 0 Mailbox 14 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB14_ID1  0xffc02ddc   </span><span class="cm">/* CAN Controller 0 Mailbox 14 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB15_DATA0  0xffc02de0   </span><span class="cm">/* CAN Controller 0 Mailbox 15 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB15_DATA1  0xffc02de4   </span><span class="cm">/* CAN Controller 0 Mailbox 15 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB15_DATA2  0xffc02de8   </span><span class="cm">/* CAN Controller 0 Mailbox 15 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB15_DATA3  0xffc02dec   </span><span class="cm">/* CAN Controller 0 Mailbox 15 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB15_LENGTH  0xffc02df0   </span><span class="cm">/* CAN Controller 0 Mailbox 15 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB15_TIMESTAMP  0xffc02df4   </span><span class="cm">/* CAN Controller 0 Mailbox 15 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB15_ID0  0xffc02df8   </span><span class="cm">/* CAN Controller 0 Mailbox 15 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB15_ID1  0xffc02dfc   </span><span class="cm">/* CAN Controller 0 Mailbox 15 ID1 Register */</span><span class="cp"></span>

<span class="cm">/* CAN Controller 0 Mailbox Data Registers */</span>

<span class="cp">#define                  CAN0_MB16_DATA0  0xffc02e00   </span><span class="cm">/* CAN Controller 0 Mailbox 16 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB16_DATA1  0xffc02e04   </span><span class="cm">/* CAN Controller 0 Mailbox 16 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB16_DATA2  0xffc02e08   </span><span class="cm">/* CAN Controller 0 Mailbox 16 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB16_DATA3  0xffc02e0c   </span><span class="cm">/* CAN Controller 0 Mailbox 16 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB16_LENGTH  0xffc02e10   </span><span class="cm">/* CAN Controller 0 Mailbox 16 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB16_TIMESTAMP  0xffc02e14   </span><span class="cm">/* CAN Controller 0 Mailbox 16 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB16_ID0  0xffc02e18   </span><span class="cm">/* CAN Controller 0 Mailbox 16 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB16_ID1  0xffc02e1c   </span><span class="cm">/* CAN Controller 0 Mailbox 16 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB17_DATA0  0xffc02e20   </span><span class="cm">/* CAN Controller 0 Mailbox 17 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB17_DATA1  0xffc02e24   </span><span class="cm">/* CAN Controller 0 Mailbox 17 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB17_DATA2  0xffc02e28   </span><span class="cm">/* CAN Controller 0 Mailbox 17 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB17_DATA3  0xffc02e2c   </span><span class="cm">/* CAN Controller 0 Mailbox 17 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB17_LENGTH  0xffc02e30   </span><span class="cm">/* CAN Controller 0 Mailbox 17 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB17_TIMESTAMP  0xffc02e34   </span><span class="cm">/* CAN Controller 0 Mailbox 17 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB17_ID0  0xffc02e38   </span><span class="cm">/* CAN Controller 0 Mailbox 17 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB17_ID1  0xffc02e3c   </span><span class="cm">/* CAN Controller 0 Mailbox 17 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB18_DATA0  0xffc02e40   </span><span class="cm">/* CAN Controller 0 Mailbox 18 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB18_DATA1  0xffc02e44   </span><span class="cm">/* CAN Controller 0 Mailbox 18 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB18_DATA2  0xffc02e48   </span><span class="cm">/* CAN Controller 0 Mailbox 18 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB18_DATA3  0xffc02e4c   </span><span class="cm">/* CAN Controller 0 Mailbox 18 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB18_LENGTH  0xffc02e50   </span><span class="cm">/* CAN Controller 0 Mailbox 18 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB18_TIMESTAMP  0xffc02e54   </span><span class="cm">/* CAN Controller 0 Mailbox 18 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB18_ID0  0xffc02e58   </span><span class="cm">/* CAN Controller 0 Mailbox 18 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB18_ID1  0xffc02e5c   </span><span class="cm">/* CAN Controller 0 Mailbox 18 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB19_DATA0  0xffc02e60   </span><span class="cm">/* CAN Controller 0 Mailbox 19 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB19_DATA1  0xffc02e64   </span><span class="cm">/* CAN Controller 0 Mailbox 19 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB19_DATA2  0xffc02e68   </span><span class="cm">/* CAN Controller 0 Mailbox 19 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB19_DATA3  0xffc02e6c   </span><span class="cm">/* CAN Controller 0 Mailbox 19 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB19_LENGTH  0xffc02e70   </span><span class="cm">/* CAN Controller 0 Mailbox 19 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB19_TIMESTAMP  0xffc02e74   </span><span class="cm">/* CAN Controller 0 Mailbox 19 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB19_ID0  0xffc02e78   </span><span class="cm">/* CAN Controller 0 Mailbox 19 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB19_ID1  0xffc02e7c   </span><span class="cm">/* CAN Controller 0 Mailbox 19 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB20_DATA0  0xffc02e80   </span><span class="cm">/* CAN Controller 0 Mailbox 20 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB20_DATA1  0xffc02e84   </span><span class="cm">/* CAN Controller 0 Mailbox 20 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB20_DATA2  0xffc02e88   </span><span class="cm">/* CAN Controller 0 Mailbox 20 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB20_DATA3  0xffc02e8c   </span><span class="cm">/* CAN Controller 0 Mailbox 20 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB20_LENGTH  0xffc02e90   </span><span class="cm">/* CAN Controller 0 Mailbox 20 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB20_TIMESTAMP  0xffc02e94   </span><span class="cm">/* CAN Controller 0 Mailbox 20 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB20_ID0  0xffc02e98   </span><span class="cm">/* CAN Controller 0 Mailbox 20 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB20_ID1  0xffc02e9c   </span><span class="cm">/* CAN Controller 0 Mailbox 20 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB21_DATA0  0xffc02ea0   </span><span class="cm">/* CAN Controller 0 Mailbox 21 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB21_DATA1  0xffc02ea4   </span><span class="cm">/* CAN Controller 0 Mailbox 21 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB21_DATA2  0xffc02ea8   </span><span class="cm">/* CAN Controller 0 Mailbox 21 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB21_DATA3  0xffc02eac   </span><span class="cm">/* CAN Controller 0 Mailbox 21 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB21_LENGTH  0xffc02eb0   </span><span class="cm">/* CAN Controller 0 Mailbox 21 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB21_TIMESTAMP  0xffc02eb4   </span><span class="cm">/* CAN Controller 0 Mailbox 21 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB21_ID0  0xffc02eb8   </span><span class="cm">/* CAN Controller 0 Mailbox 21 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB21_ID1  0xffc02ebc   </span><span class="cm">/* CAN Controller 0 Mailbox 21 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB22_DATA0  0xffc02ec0   </span><span class="cm">/* CAN Controller 0 Mailbox 22 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB22_DATA1  0xffc02ec4   </span><span class="cm">/* CAN Controller 0 Mailbox 22 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB22_DATA2  0xffc02ec8   </span><span class="cm">/* CAN Controller 0 Mailbox 22 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB22_DATA3  0xffc02ecc   </span><span class="cm">/* CAN Controller 0 Mailbox 22 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB22_LENGTH  0xffc02ed0   </span><span class="cm">/* CAN Controller 0 Mailbox 22 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB22_TIMESTAMP  0xffc02ed4   </span><span class="cm">/* CAN Controller 0 Mailbox 22 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB22_ID0  0xffc02ed8   </span><span class="cm">/* CAN Controller 0 Mailbox 22 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB22_ID1  0xffc02edc   </span><span class="cm">/* CAN Controller 0 Mailbox 22 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB23_DATA0  0xffc02ee0   </span><span class="cm">/* CAN Controller 0 Mailbox 23 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB23_DATA1  0xffc02ee4   </span><span class="cm">/* CAN Controller 0 Mailbox 23 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB23_DATA2  0xffc02ee8   </span><span class="cm">/* CAN Controller 0 Mailbox 23 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB23_DATA3  0xffc02eec   </span><span class="cm">/* CAN Controller 0 Mailbox 23 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB23_LENGTH  0xffc02ef0   </span><span class="cm">/* CAN Controller 0 Mailbox 23 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB23_TIMESTAMP  0xffc02ef4   </span><span class="cm">/* CAN Controller 0 Mailbox 23 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB23_ID0  0xffc02ef8   </span><span class="cm">/* CAN Controller 0 Mailbox 23 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB23_ID1  0xffc02efc   </span><span class="cm">/* CAN Controller 0 Mailbox 23 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB24_DATA0  0xffc02f00   </span><span class="cm">/* CAN Controller 0 Mailbox 24 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB24_DATA1  0xffc02f04   </span><span class="cm">/* CAN Controller 0 Mailbox 24 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB24_DATA2  0xffc02f08   </span><span class="cm">/* CAN Controller 0 Mailbox 24 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB24_DATA3  0xffc02f0c   </span><span class="cm">/* CAN Controller 0 Mailbox 24 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB24_LENGTH  0xffc02f10   </span><span class="cm">/* CAN Controller 0 Mailbox 24 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB24_TIMESTAMP  0xffc02f14   </span><span class="cm">/* CAN Controller 0 Mailbox 24 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB24_ID0  0xffc02f18   </span><span class="cm">/* CAN Controller 0 Mailbox 24 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB24_ID1  0xffc02f1c   </span><span class="cm">/* CAN Controller 0 Mailbox 24 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB25_DATA0  0xffc02f20   </span><span class="cm">/* CAN Controller 0 Mailbox 25 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB25_DATA1  0xffc02f24   </span><span class="cm">/* CAN Controller 0 Mailbox 25 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB25_DATA2  0xffc02f28   </span><span class="cm">/* CAN Controller 0 Mailbox 25 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB25_DATA3  0xffc02f2c   </span><span class="cm">/* CAN Controller 0 Mailbox 25 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB25_LENGTH  0xffc02f30   </span><span class="cm">/* CAN Controller 0 Mailbox 25 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB25_TIMESTAMP  0xffc02f34   </span><span class="cm">/* CAN Controller 0 Mailbox 25 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB25_ID0  0xffc02f38   </span><span class="cm">/* CAN Controller 0 Mailbox 25 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB25_ID1  0xffc02f3c   </span><span class="cm">/* CAN Controller 0 Mailbox 25 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB26_DATA0  0xffc02f40   </span><span class="cm">/* CAN Controller 0 Mailbox 26 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB26_DATA1  0xffc02f44   </span><span class="cm">/* CAN Controller 0 Mailbox 26 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB26_DATA2  0xffc02f48   </span><span class="cm">/* CAN Controller 0 Mailbox 26 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB26_DATA3  0xffc02f4c   </span><span class="cm">/* CAN Controller 0 Mailbox 26 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB26_LENGTH  0xffc02f50   </span><span class="cm">/* CAN Controller 0 Mailbox 26 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB26_TIMESTAMP  0xffc02f54   </span><span class="cm">/* CAN Controller 0 Mailbox 26 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB26_ID0  0xffc02f58   </span><span class="cm">/* CAN Controller 0 Mailbox 26 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB26_ID1  0xffc02f5c   </span><span class="cm">/* CAN Controller 0 Mailbox 26 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB27_DATA0  0xffc02f60   </span><span class="cm">/* CAN Controller 0 Mailbox 27 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB27_DATA1  0xffc02f64   </span><span class="cm">/* CAN Controller 0 Mailbox 27 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB27_DATA2  0xffc02f68   </span><span class="cm">/* CAN Controller 0 Mailbox 27 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB27_DATA3  0xffc02f6c   </span><span class="cm">/* CAN Controller 0 Mailbox 27 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB27_LENGTH  0xffc02f70   </span><span class="cm">/* CAN Controller 0 Mailbox 27 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB27_TIMESTAMP  0xffc02f74   </span><span class="cm">/* CAN Controller 0 Mailbox 27 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB27_ID0  0xffc02f78   </span><span class="cm">/* CAN Controller 0 Mailbox 27 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB27_ID1  0xffc02f7c   </span><span class="cm">/* CAN Controller 0 Mailbox 27 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB28_DATA0  0xffc02f80   </span><span class="cm">/* CAN Controller 0 Mailbox 28 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB28_DATA1  0xffc02f84   </span><span class="cm">/* CAN Controller 0 Mailbox 28 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB28_DATA2  0xffc02f88   </span><span class="cm">/* CAN Controller 0 Mailbox 28 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB28_DATA3  0xffc02f8c   </span><span class="cm">/* CAN Controller 0 Mailbox 28 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB28_LENGTH  0xffc02f90   </span><span class="cm">/* CAN Controller 0 Mailbox 28 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB28_TIMESTAMP  0xffc02f94   </span><span class="cm">/* CAN Controller 0 Mailbox 28 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB28_ID0  0xffc02f98   </span><span class="cm">/* CAN Controller 0 Mailbox 28 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB28_ID1  0xffc02f9c   </span><span class="cm">/* CAN Controller 0 Mailbox 28 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB29_DATA0  0xffc02fa0   </span><span class="cm">/* CAN Controller 0 Mailbox 29 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB29_DATA1  0xffc02fa4   </span><span class="cm">/* CAN Controller 0 Mailbox 29 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB29_DATA2  0xffc02fa8   </span><span class="cm">/* CAN Controller 0 Mailbox 29 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB29_DATA3  0xffc02fac   </span><span class="cm">/* CAN Controller 0 Mailbox 29 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB29_LENGTH  0xffc02fb0   </span><span class="cm">/* CAN Controller 0 Mailbox 29 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB29_TIMESTAMP  0xffc02fb4   </span><span class="cm">/* CAN Controller 0 Mailbox 29 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB29_ID0  0xffc02fb8   </span><span class="cm">/* CAN Controller 0 Mailbox 29 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB29_ID1  0xffc02fbc   </span><span class="cm">/* CAN Controller 0 Mailbox 29 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB30_DATA0  0xffc02fc0   </span><span class="cm">/* CAN Controller 0 Mailbox 30 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB30_DATA1  0xffc02fc4   </span><span class="cm">/* CAN Controller 0 Mailbox 30 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB30_DATA2  0xffc02fc8   </span><span class="cm">/* CAN Controller 0 Mailbox 30 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB30_DATA3  0xffc02fcc   </span><span class="cm">/* CAN Controller 0 Mailbox 30 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB30_LENGTH  0xffc02fd0   </span><span class="cm">/* CAN Controller 0 Mailbox 30 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB30_TIMESTAMP  0xffc02fd4   </span><span class="cm">/* CAN Controller 0 Mailbox 30 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB30_ID0  0xffc02fd8   </span><span class="cm">/* CAN Controller 0 Mailbox 30 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB30_ID1  0xffc02fdc   </span><span class="cm">/* CAN Controller 0 Mailbox 30 ID1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB31_DATA0  0xffc02fe0   </span><span class="cm">/* CAN Controller 0 Mailbox 31 Data 0 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB31_DATA1  0xffc02fe4   </span><span class="cm">/* CAN Controller 0 Mailbox 31 Data 1 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB31_DATA2  0xffc02fe8   </span><span class="cm">/* CAN Controller 0 Mailbox 31 Data 2 Register */</span><span class="cp"></span>
<span class="cp">#define                  CAN0_MB31_DATA3  0xffc02fec   </span><span class="cm">/* CAN Controller 0 Mailbox 31 Data 3 Register */</span><span class="cp"></span>
<span class="cp">#define                 CAN0_MB31_LENGTH  0xffc02ff0   </span><span class="cm">/* CAN Controller 0 Mailbox 31 Length Register */</span><span class="cp"></span>
<span class="cp">#define              CAN0_MB31_TIMESTAMP  0xffc02ff4   </span><span class="cm">/* CAN Controller 0 Mailbox 31 Timestamp Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB31_ID0  0xffc02ff8   </span><span class="cm">/* CAN Controller 0 Mailbox 31 ID0 Register */</span><span class="cp"></span>
<span class="cp">#define                    CAN0_MB31_ID1  0xffc02ffc   </span><span class="cm">/* CAN Controller 0 Mailbox 31 ID1 Register */</span><span class="cp"></span>

<span class="cm">/* UART3 Registers */</span>

<span class="cp">#define                        UART3_DLL  0xffc03100   </span><span class="cm">/* Divisor Latch Low Byte */</span><span class="cp"></span>
<span class="cp">#define                        UART3_DLH  0xffc03104   </span><span class="cm">/* Divisor Latch High Byte */</span><span class="cp"></span>
<span class="cp">#define                       UART3_GCTL  0xffc03108   </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_LCR  0xffc0310c   </span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_MCR  0xffc03110   </span><span class="cm">/* Modem Control Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_LSR  0xffc03114   </span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_MSR  0xffc03118   </span><span class="cm">/* Modem Status Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_SCR  0xffc0311c   </span><span class="cm">/* Scratch Register */</span><span class="cp"></span>
<span class="cp">#define                    UART3_IER_SET  0xffc03120   </span><span class="cm">/* Interrupt Enable Register Set */</span><span class="cp"></span>
<span class="cp">#define                  UART3_IER_CLEAR  0xffc03124   </span><span class="cm">/* Interrupt Enable Register Clear */</span><span class="cp"></span>
<span class="cp">#define                        UART3_THR  0xffc03128   </span><span class="cm">/* Transmit Hold Register */</span><span class="cp"></span>
<span class="cp">#define                        UART3_RBR  0xffc0312c   </span><span class="cm">/* Receive Buffer Register */</span><span class="cp"></span>

<span class="cm">/* NFC Registers */</span>

<span class="cp">#define                          NFC_CTL  0xffc03b00   </span><span class="cm">/* NAND Control Register */</span><span class="cp"></span>
<span class="cp">#define                         NFC_STAT  0xffc03b04   </span><span class="cm">/* NAND Status Register */</span><span class="cp"></span>
<span class="cp">#define                      NFC_IRQSTAT  0xffc03b08   </span><span class="cm">/* NAND Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define                      NFC_IRQMASK  0xffc03b0c   </span><span class="cm">/* NAND Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                         NFC_ECC0  0xffc03b10   </span><span class="cm">/* NAND ECC Register 0 */</span><span class="cp"></span>
<span class="cp">#define                         NFC_ECC1  0xffc03b14   </span><span class="cm">/* NAND ECC Register 1 */</span><span class="cp"></span>
<span class="cp">#define                         NFC_ECC2  0xffc03b18   </span><span class="cm">/* NAND ECC Register 2 */</span><span class="cp"></span>
<span class="cp">#define                         NFC_ECC3  0xffc03b1c   </span><span class="cm">/* NAND ECC Register 3 */</span><span class="cp"></span>
<span class="cp">#define                        NFC_COUNT  0xffc03b20   </span><span class="cm">/* NAND ECC Count Register */</span><span class="cp"></span>
<span class="cp">#define                          NFC_RST  0xffc03b24   </span><span class="cm">/* NAND ECC Reset Register */</span><span class="cp"></span>
<span class="cp">#define                        NFC_PGCTL  0xffc03b28   </span><span class="cm">/* NAND Page Control Register */</span><span class="cp"></span>
<span class="cp">#define                         NFC_READ  0xffc03b2c   </span><span class="cm">/* NAND Read Data Register */</span><span class="cp"></span>
<span class="cp">#define                         NFC_ADDR  0xffc03b40   </span><span class="cm">/* NAND Address Register */</span><span class="cp"></span>
<span class="cp">#define                          NFC_CMD  0xffc03b44   </span><span class="cm">/* NAND Command Register */</span><span class="cp"></span>
<span class="cp">#define                      NFC_DATA_WR  0xffc03b48   </span><span class="cm">/* NAND Data Write Register */</span><span class="cp"></span>
<span class="cp">#define                      NFC_DATA_RD  0xffc03b4c   </span><span class="cm">/* NAND Data Read Register */</span><span class="cp"></span>

<span class="cm">/* Counter Registers */</span>

<span class="cp">#define                       CNT_CONFIG  0xffc04200   </span><span class="cm">/* Configuration Register */</span><span class="cp"></span>
<span class="cp">#define                        CNT_IMASK  0xffc04204   </span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define                       CNT_STATUS  0xffc04208   </span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define                      CNT_COMMAND  0xffc0420c   </span><span class="cm">/* Command Register */</span><span class="cp"></span>
<span class="cp">#define                     CNT_DEBOUNCE  0xffc04210   </span><span class="cm">/* Debounce Register */</span><span class="cp"></span>
<span class="cp">#define                      CNT_COUNTER  0xffc04214   </span><span class="cm">/* Counter Register */</span><span class="cp"></span>
<span class="cp">#define                          CNT_MAX  0xffc04218   </span><span class="cm">/* Maximal Count Register */</span><span class="cp"></span>
<span class="cp">#define                          CNT_MIN  0xffc0421c   </span><span class="cm">/* Minimal Count Register */</span><span class="cp"></span>

<span class="cm">/* OTP/FUSE Registers */</span>

<span class="cp">#define                      OTP_CONTROL  0xffc04300   </span><span class="cm">/* OTP/Fuse Control Register */</span><span class="cp"></span>
<span class="cp">#define                          OTP_BEN  0xffc04304   </span><span class="cm">/* OTP/Fuse Byte Enable */</span><span class="cp"></span>
<span class="cp">#define                       OTP_STATUS  0xffc04308   </span><span class="cm">/* OTP/Fuse Status */</span><span class="cp"></span>
<span class="cp">#define                       OTP_TIMING  0xffc0430c   </span><span class="cm">/* OTP/Fuse Access Timing */</span><span class="cp"></span>

<span class="cm">/* Security Registers */</span>

<span class="cp">#define                    SECURE_SYSSWT  0xffc04320   </span><span class="cm">/* Secure System Switches */</span><span class="cp"></span>
<span class="cp">#define                   SECURE_CONTROL  0xffc04324   </span><span class="cm">/* Secure Control */</span><span class="cp"></span>
<span class="cp">#define                    SECURE_STATUS  0xffc04328   </span><span class="cm">/* Secure Status */</span><span class="cp"></span>

<span class="cm">/* DMA Peripheral Mux Register */</span>

<span class="cp">#define                    DMAC1_PERIMUX  0xffc04340   </span><span class="cm">/* DMA Controller 1 Peripheral Multiplexer Register */</span><span class="cp"></span>

<span class="cm">/* OTP Read/Write Data Buffer Registers */</span>

<span class="cp">#define                        OTP_DATA0  0xffc04380   </span><span class="cm">/* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */</span><span class="cp"></span>
<span class="cp">#define                        OTP_DATA1  0xffc04384   </span><span class="cm">/* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */</span><span class="cp"></span>
<span class="cp">#define                        OTP_DATA2  0xffc04388   </span><span class="cm">/* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */</span><span class="cp"></span>
<span class="cp">#define                        OTP_DATA3  0xffc0438c   </span><span class="cm">/* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */</span><span class="cp"></span>

<span class="cm">/* Handshake MDMA is not defined in the shared file because it is not available on the ADSP-BF542 processor */</span>

<span class="cm">/* ********************************************************** */</span>
<span class="cm">/*     SINGLE BIT MACRO PAIRS (bit mask and negated one)      */</span>
<span class="cm">/*     and MULTI BIT READ MACROS                              */</span>
<span class="cm">/* ********************************************************** */</span>

<span class="cm">/* SIC_IMASK Masks */</span>
<span class="cp">#define SIC_UNMASK_ALL         0x00000000	</span><span class="cm">/* Unmask all peripheral interrupts */</span><span class="cp"></span>
<span class="cp">#define SIC_MASK_ALL           0xFFFFFFFF	</span><span class="cm">/* Mask all peripheral interrupts */</span><span class="cp"></span>
<span class="cp">#define SIC_MASK(x)	       (1 &lt;&lt; (x))	</span><span class="cm">/* Mask Peripheral #x interrupt */</span><span class="cp"></span>
<span class="cp">#define SIC_UNMASK(x) (0xFFFFFFFF ^ (1 &lt;&lt; (x)))	</span><span class="cm">/* Unmask Peripheral #x interrupt */</span><span class="cp"></span>

<span class="cm">/* SIC_IWR Masks */</span>
<span class="cp">#define IWR_DISABLE_ALL        0x00000000	</span><span class="cm">/* Wakeup Disable all peripherals */</span><span class="cp"></span>
<span class="cp">#define IWR_ENABLE_ALL         0xFFFFFFFF	</span><span class="cm">/* Wakeup Enable all peripherals */</span><span class="cp"></span>
<span class="cp">#define IWR_ENABLE(x)	       (1 &lt;&lt; (x))	</span><span class="cm">/* Wakeup Enable Peripheral #x */</span><span class="cp"></span>
<span class="cp">#define IWR_DISABLE(x) (0xFFFFFFFF ^ (1 &lt;&lt; (x)))	</span><span class="cm">/* Wakeup Disable Peripheral #x */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SIC_IAR0 */</span>

<span class="cp">#define            PLL_WAKEUP  0x1        </span><span class="cm">/* PLL Wakeup */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SIC_IWR0, SIC_IMASK0, SIC_ISR0 */</span>

<span class="cp">#define              DMA0_ERR  0x2        </span><span class="cm">/* DMA Controller 0 Error */</span><span class="cp"></span>
<span class="cp">#define             EPPI0_ERR  0x4        </span><span class="cm">/* EPPI0 Error */</span><span class="cp"></span>
<span class="cp">#define            SPORT0_ERR  0x8        </span><span class="cm">/* SPORT0 Error */</span><span class="cp"></span>
<span class="cp">#define            SPORT1_ERR  0x10       </span><span class="cm">/* SPORT1 Error */</span><span class="cp"></span>
<span class="cp">#define              SPI0_ERR  0x20       </span><span class="cm">/* SPI0 Error */</span><span class="cp"></span>
<span class="cp">#define             UART0_ERR  0x40       </span><span class="cm">/* UART0 Error */</span><span class="cp"></span>
<span class="cp">#define                   RTC  0x80       </span><span class="cm">/* Real-Time Clock */</span><span class="cp"></span>
<span class="cp">#define                 DMA12  0x100      </span><span class="cm">/* DMA Channel 12 */</span><span class="cp"></span>
<span class="cp">#define                  DMA0  0x200      </span><span class="cm">/* DMA Channel 0 */</span><span class="cp"></span>
<span class="cp">#define                  DMA1  0x400      </span><span class="cm">/* DMA Channel 1 */</span><span class="cp"></span>
<span class="cp">#define                  DMA2  0x800      </span><span class="cm">/* DMA Channel 2 */</span><span class="cp"></span>
<span class="cp">#define                  DMA3  0x1000     </span><span class="cm">/* DMA Channel 3 */</span><span class="cp"></span>
<span class="cp">#define                  DMA4  0x2000     </span><span class="cm">/* DMA Channel 4 */</span><span class="cp"></span>
<span class="cp">#define                  DMA6  0x4000     </span><span class="cm">/* DMA Channel 6 */</span><span class="cp"></span>
<span class="cp">#define                  DMA7  0x8000     </span><span class="cm">/* DMA Channel 7 */</span><span class="cp"></span>
<span class="cp">#define                 PINT0  0x80000    </span><span class="cm">/* Pin Interrupt 0 */</span><span class="cp"></span>
<span class="cp">#define                 PINT1  0x100000   </span><span class="cm">/* Pin Interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define                 MDMA0  0x200000   </span><span class="cm">/* Memory DMA Stream 0 */</span><span class="cp"></span>
<span class="cp">#define                 MDMA1  0x400000   </span><span class="cm">/* Memory DMA Stream 1 */</span><span class="cp"></span>
<span class="cp">#define                  WDOG  0x800000   </span><span class="cm">/* Watchdog Timer */</span><span class="cp"></span>
<span class="cp">#define              DMA1_ERR  0x1000000  </span><span class="cm">/* DMA Controller 1 Error */</span><span class="cp"></span>
<span class="cp">#define            SPORT2_ERR  0x2000000  </span><span class="cm">/* SPORT2 Error */</span><span class="cp"></span>
<span class="cp">#define            SPORT3_ERR  0x4000000  </span><span class="cm">/* SPORT3 Error */</span><span class="cp"></span>
<span class="cp">#define               MXVR_SD  0x8000000  </span><span class="cm">/* MXVR Synchronous Data */</span><span class="cp"></span>
<span class="cp">#define              SPI1_ERR  0x10000000 </span><span class="cm">/* SPI1 Error */</span><span class="cp"></span>
<span class="cp">#define              SPI2_ERR  0x20000000 </span><span class="cm">/* SPI2 Error */</span><span class="cp"></span>
<span class="cp">#define             UART1_ERR  0x40000000 </span><span class="cm">/* UART1 Error */</span><span class="cp"></span>
<span class="cp">#define             UART2_ERR  0x80000000 </span><span class="cm">/* UART2 Error */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SIC_IWR1, SIC_IMASK1, SIC_ISR1 */</span>

<span class="cp">#define              CAN0_ERR  0x1        </span><span class="cm">/* CAN0 Error */</span><span class="cp"></span>
<span class="cp">#define                 DMA18  0x2        </span><span class="cm">/* DMA Channel 18 */</span><span class="cp"></span>
<span class="cp">#define                 DMA19  0x4        </span><span class="cm">/* DMA Channel 19 */</span><span class="cp"></span>
<span class="cp">#define                 DMA20  0x8        </span><span class="cm">/* DMA Channel 20 */</span><span class="cp"></span>
<span class="cp">#define                 DMA21  0x10       </span><span class="cm">/* DMA Channel 21 */</span><span class="cp"></span>
<span class="cp">#define                 DMA13  0x20       </span><span class="cm">/* DMA Channel 13 */</span><span class="cp"></span>
<span class="cp">#define                 DMA14  0x40       </span><span class="cm">/* DMA Channel 14 */</span><span class="cp"></span>
<span class="cp">#define                  DMA5  0x80       </span><span class="cm">/* DMA Channel 5 */</span><span class="cp"></span>
<span class="cp">#define                 DMA23  0x100      </span><span class="cm">/* DMA Channel 23 */</span><span class="cp"></span>
<span class="cp">#define                  DMA8  0x200      </span><span class="cm">/* DMA Channel 8 */</span><span class="cp"></span>
<span class="cp">#define                  DMA9  0x400      </span><span class="cm">/* DMA Channel 9 */</span><span class="cp"></span>
<span class="cp">#define                 DMA10  0x800      </span><span class="cm">/* DMA Channel 10 */</span><span class="cp"></span>
<span class="cp">#define                 DMA11  0x1000     </span><span class="cm">/* DMA Channel 11 */</span><span class="cp"></span>
<span class="cp">#define                  TWI0  0x2000     </span><span class="cm">/* TWI0 */</span><span class="cp"></span>
<span class="cp">#define                  TWI1  0x4000     </span><span class="cm">/* TWI1 */</span><span class="cp"></span>
<span class="cp">#define               CAN0_RX  0x8000     </span><span class="cm">/* CAN0 Receive */</span><span class="cp"></span>
<span class="cp">#define               CAN0_TX  0x10000    </span><span class="cm">/* CAN0 Transmit */</span><span class="cp"></span>
<span class="cp">#define                 MDMA2  0x20000    </span><span class="cm">/* Memory DMA Stream 0 */</span><span class="cp"></span>
<span class="cp">#define                 MDMA3  0x40000    </span><span class="cm">/* Memory DMA Stream 1 */</span><span class="cp"></span>
<span class="cp">#define             MXVR_STAT  0x80000    </span><span class="cm">/* MXVR Status */</span><span class="cp"></span>
<span class="cp">#define               MXVR_CM  0x100000   </span><span class="cm">/* MXVR Control Message */</span><span class="cp"></span>
<span class="cp">#define               MXVR_AP  0x200000   </span><span class="cm">/* MXVR Asynchronous Packet */</span><span class="cp"></span>
<span class="cp">#define             EPPI1_ERR  0x400000   </span><span class="cm">/* EPPI1 Error */</span><span class="cp"></span>
<span class="cp">#define             EPPI2_ERR  0x800000   </span><span class="cm">/* EPPI2 Error */</span><span class="cp"></span>
<span class="cp">#define             UART3_ERR  0x1000000  </span><span class="cm">/* UART3 Error */</span><span class="cp"></span>
<span class="cp">#define              HOST_ERR  0x2000000  </span><span class="cm">/* Host DMA Port Error */</span><span class="cp"></span>
<span class="cp">#define               USB_ERR  0x4000000  </span><span class="cm">/* USB Error */</span><span class="cp"></span>
<span class="cp">#define              PIXC_ERR  0x8000000  </span><span class="cm">/* Pixel Compositor Error */</span><span class="cp"></span>
<span class="cp">#define               NFC_ERR  0x10000000 </span><span class="cm">/* Nand Flash Controller Error */</span><span class="cp"></span>
<span class="cp">#define             ATAPI_ERR  0x20000000 </span><span class="cm">/* ATAPI Error */</span><span class="cp"></span>
<span class="cp">#define              CAN1_ERR  0x40000000 </span><span class="cm">/* CAN1 Error */</span><span class="cp"></span>
<span class="cp">#define             DMAR0_ERR  0x80000000 </span><span class="cm">/* DMAR0 Overflow Error */</span><span class="cp"></span>
<span class="cp">#define             DMAR1_ERR  0x80000000 </span><span class="cm">/* DMAR1 Overflow Error */</span><span class="cp"></span>
<span class="cp">#define                 DMAR0  0x80000000 </span><span class="cm">/* DMAR0 Block */</span><span class="cp"></span>
<span class="cp">#define                 DMAR1  0x80000000 </span><span class="cm">/* DMAR1 Block */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SIC_IWR2, SIC_IMASK2, SIC_ISR2 */</span>

<span class="cp">#define                 DMA15  0x1        </span><span class="cm">/* DMA Channel 15 */</span><span class="cp"></span>
<span class="cp">#define                 DMA16  0x2        </span><span class="cm">/* DMA Channel 16 */</span><span class="cp"></span>
<span class="cp">#define                 DMA17  0x4        </span><span class="cm">/* DMA Channel 17 */</span><span class="cp"></span>
<span class="cp">#define                 DMA22  0x8        </span><span class="cm">/* DMA Channel 22 */</span><span class="cp"></span>
<span class="cp">#define                   CNT  0x10       </span><span class="cm">/* Counter */</span><span class="cp"></span>
<span class="cp">#define                   KEY  0x20       </span><span class="cm">/* Keypad */</span><span class="cp"></span>
<span class="cp">#define               CAN1_RX  0x40       </span><span class="cm">/* CAN1 Receive */</span><span class="cp"></span>
<span class="cp">#define               CAN1_TX  0x80       </span><span class="cm">/* CAN1 Transmit */</span><span class="cp"></span>
<span class="cp">#define             SDH_INT_MASK0  0x100      </span><span class="cm">/* SDH Mask 0 */</span><span class="cp"></span>
<span class="cp">#define             SDH_INT_MASK1  0x200      </span><span class="cm">/* SDH Mask 1 */</span><span class="cp"></span>
<span class="cp">#define              USB_EINT  0x400      </span><span class="cm">/* USB Exception */</span><span class="cp"></span>
<span class="cp">#define              USB_INT0  0x800      </span><span class="cm">/* USB Interrupt 0 */</span><span class="cp"></span>
<span class="cp">#define              USB_INT1  0x1000     </span><span class="cm">/* USB Interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define              USB_INT2  0x2000     </span><span class="cm">/* USB Interrupt 2 */</span><span class="cp"></span>
<span class="cp">#define            USB_DMAINT  0x4000     </span><span class="cm">/* USB DMA */</span><span class="cp"></span>
<span class="cp">#define                OTPSEC  0x8000     </span><span class="cm">/* OTP Access Complete */</span><span class="cp"></span>
<span class="cp">#define                TIMER0  0x400000   </span><span class="cm">/* Timer 0 */</span><span class="cp"></span>
<span class="cp">#define                TIMER1  0x800000   </span><span class="cm">/* Timer 1 */</span><span class="cp"></span>
<span class="cp">#define                TIMER2  0x1000000  </span><span class="cm">/* Timer 2 */</span><span class="cp"></span>
<span class="cp">#define                TIMER3  0x2000000  </span><span class="cm">/* Timer 3 */</span><span class="cp"></span>
<span class="cp">#define                TIMER4  0x4000000  </span><span class="cm">/* Timer 4 */</span><span class="cp"></span>
<span class="cp">#define                TIMER5  0x8000000  </span><span class="cm">/* Timer 5 */</span><span class="cp"></span>
<span class="cp">#define                TIMER6  0x10000000 </span><span class="cm">/* Timer 6 */</span><span class="cp"></span>
<span class="cp">#define                TIMER7  0x20000000 </span><span class="cm">/* Timer 7 */</span><span class="cp"></span>
<span class="cp">#define                 PINT2  0x40000000 </span><span class="cm">/* Pin Interrupt 2 */</span><span class="cp"></span>
<span class="cp">#define                 PINT3  0x80000000 </span><span class="cm">/* Pin Interrupt 3 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for DMAx_PERIPHERAL_MAP, MDMA_Sx_IRQ_STATUS, MDMA_Dx_IRQ_STATUS */</span>

<span class="cp">#define                     CTYPE  0x40       </span><span class="cm">/* DMA Channel Type */</span><span class="cp"></span>
<span class="cp">#define                      PMAP  0xf000     </span><span class="cm">/* Peripheral Mapped To This Channel */</span><span class="cp"></span>

<span class="cm">/* Bit masks for DMACx_TC_PER */</span>

<span class="cp">#define        DCB_TRAFFIC_PERIOD  0xf        </span><span class="cm">/* DCB Traffic Control Period */</span><span class="cp"></span>
<span class="cp">#define        DEB_TRAFFIC_PERIOD  0xf0       </span><span class="cm">/* DEB Traffic Control Period */</span><span class="cp"></span>
<span class="cp">#define        DAB_TRAFFIC_PERIOD  0x700      </span><span class="cm">/* DAB Traffic Control Period */</span><span class="cp"></span>
<span class="cp">#define   MDMA_ROUND_ROBIN_PERIOD  0xf800     </span><span class="cm">/* MDMA Round Robin Period */</span><span class="cp"></span>

<span class="cm">/* Bit masks for DMACx_TC_CNT */</span>

<span class="cp">#define         DCB_TRAFFIC_COUNT  0xf        </span><span class="cm">/* DCB Traffic Control Count */</span><span class="cp"></span>
<span class="cp">#define         DEB_TRAFFIC_COUNT  0xf0       </span><span class="cm">/* DEB Traffic Control Count */</span><span class="cp"></span>
<span class="cp">#define         DAB_TRAFFIC_COUNT  0x700      </span><span class="cm">/* DAB Traffic Control Count */</span><span class="cp"></span>
<span class="cp">#define    MDMA_ROUND_ROBIN_COUNT  0xf800     </span><span class="cm">/* MDMA Round Robin Count */</span><span class="cp"></span>

<span class="cm">/* Bit masks for DMAC1_PERIMUX */</span>

<span class="cp">#define                   PMUXSDH  0x1        </span><span class="cm">/* Peripheral Select for DMA22 channel */</span><span class="cp"></span>

<span class="cm">/* *********************  ASYNCHRONOUS MEMORY CONTROLLER MASKS  *************************/</span>
<span class="cm">/* EBIU_AMGCTL Masks																	*/</span>
<span class="cp">#define AMCKEN			0x0001		</span><span class="cm">/* Enable CLKOUT									*/</span><span class="cp"></span>
<span class="cp">#define	AMBEN_NONE		0x0000		</span><span class="cm">/* All Banks Disabled								*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0		0x0002		</span><span class="cm">/* Enable Async Memory Bank 0 only					*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0_B1		0x0004		</span><span class="cm">/* Enable Async Memory Banks 0 &amp; 1 only				*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_B0_B1_B2	0x0006		</span><span class="cm">/* Enable Async Memory Banks 0, 1, and 2			*/</span><span class="cp"></span>
<span class="cp">#define AMBEN_ALL		0x0008		</span><span class="cm">/* Enable Async Memory Banks (all) 0, 1, 2, and 3	*/</span><span class="cp"></span>


<span class="cm">/* Bit masks for EBIU_AMBCTL0 */</span>

<span class="cp">#define                   B0RDYEN  0x1        </span><span class="cm">/* Bank 0 ARDY Enable */</span><span class="cp"></span>
<span class="cp">#define                  B0RDYPOL  0x2        </span><span class="cm">/* Bank 0 ARDY Polarity */</span><span class="cp"></span>
<span class="cp">#define                      B0TT  0xc        </span><span class="cm">/* Bank 0 transition time */</span><span class="cp"></span>
<span class="cp">#define                      B0ST  0x30       </span><span class="cm">/* Bank 0 Setup time */</span><span class="cp"></span>
<span class="cp">#define                      B0HT  0xc0       </span><span class="cm">/* Bank 0 Hold time */</span><span class="cp"></span>
<span class="cp">#define                     B0RAT  0xf00      </span><span class="cm">/* Bank 0 Read access time */</span><span class="cp"></span>
<span class="cp">#define                     B0WAT  0xf000     </span><span class="cm">/* Bank 0 write access time */</span><span class="cp"></span>
<span class="cp">#define                   B1RDYEN  0x10000    </span><span class="cm">/* Bank 1 ARDY Enable */</span><span class="cp"></span>
<span class="cp">#define                  B1RDYPOL  0x20000    </span><span class="cm">/* Bank 1 ARDY Polarity */</span><span class="cp"></span>
<span class="cp">#define                      B1TT  0xc0000    </span><span class="cm">/* Bank 1 transition time */</span><span class="cp"></span>
<span class="cp">#define                      B1ST  0x300000   </span><span class="cm">/* Bank 1 Setup time */</span><span class="cp"></span>
<span class="cp">#define                      B1HT  0xc00000   </span><span class="cm">/* Bank 1 Hold time */</span><span class="cp"></span>
<span class="cp">#define                     B1RAT  0xf000000  </span><span class="cm">/* Bank 1 Read access time */</span><span class="cp"></span>
<span class="cp">#define                     B1WAT  0xf0000000 </span><span class="cm">/* Bank 1 write access time */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_AMBCTL1 */</span>

<span class="cp">#define                   B2RDYEN  0x1        </span><span class="cm">/* Bank 2 ARDY Enable */</span><span class="cp"></span>
<span class="cp">#define                  B2RDYPOL  0x2        </span><span class="cm">/* Bank 2 ARDY Polarity */</span><span class="cp"></span>
<span class="cp">#define                      B2TT  0xc        </span><span class="cm">/* Bank 2 transition time */</span><span class="cp"></span>
<span class="cp">#define                      B2ST  0x30       </span><span class="cm">/* Bank 2 Setup time */</span><span class="cp"></span>
<span class="cp">#define                      B2HT  0xc0       </span><span class="cm">/* Bank 2 Hold time */</span><span class="cp"></span>
<span class="cp">#define                     B2RAT  0xf00      </span><span class="cm">/* Bank 2 Read access time */</span><span class="cp"></span>
<span class="cp">#define                     B2WAT  0xf000     </span><span class="cm">/* Bank 2 write access time */</span><span class="cp"></span>
<span class="cp">#define                   B3RDYEN  0x10000    </span><span class="cm">/* Bank 3 ARDY Enable */</span><span class="cp"></span>
<span class="cp">#define                  B3RDYPOL  0x20000    </span><span class="cm">/* Bank 3 ARDY Polarity */</span><span class="cp"></span>
<span class="cp">#define                      B3TT  0xc0000    </span><span class="cm">/* Bank 3 transition time */</span><span class="cp"></span>
<span class="cp">#define                      B3ST  0x300000   </span><span class="cm">/* Bank 3 Setup time */</span><span class="cp"></span>
<span class="cp">#define                      B3HT  0xc00000   </span><span class="cm">/* Bank 3 Hold time */</span><span class="cp"></span>
<span class="cp">#define                     B3RAT  0xf000000  </span><span class="cm">/* Bank 3 Read access time */</span><span class="cp"></span>
<span class="cp">#define                     B3WAT  0xf0000000 </span><span class="cm">/* Bank 3 write access time */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_MBSCTL */</span>

<span class="cp">#define                  AMSB0CTL  0x3        </span><span class="cm">/* Async Memory Bank 0 select */</span><span class="cp"></span>
<span class="cp">#define                  AMSB1CTL  0xc        </span><span class="cm">/* Async Memory Bank 1 select */</span><span class="cp"></span>
<span class="cp">#define                  AMSB2CTL  0x30       </span><span class="cm">/* Async Memory Bank 2 select */</span><span class="cp"></span>
<span class="cp">#define                  AMSB3CTL  0xc0       </span><span class="cm">/* Async Memory Bank 3 select */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_MODE */</span>

<span class="cp">#define                    B0MODE  0x3        </span><span class="cm">/* Async Memory Bank 0 Access Mode */</span><span class="cp"></span>
<span class="cp">#define                    B1MODE  0xc        </span><span class="cm">/* Async Memory Bank 1 Access Mode */</span><span class="cp"></span>
<span class="cp">#define                    B2MODE  0x30       </span><span class="cm">/* Async Memory Bank 2 Access Mode */</span><span class="cp"></span>
<span class="cp">#define                    B3MODE  0xc0       </span><span class="cm">/* Async Memory Bank 3 Access Mode */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_FCTL */</span>

<span class="cp">#define               TESTSETLOCK  0x1        </span><span class="cm">/* Test set lock */</span><span class="cp"></span>
<span class="cp">#define                      BCLK  0x6        </span><span class="cm">/* Burst clock frequency */</span><span class="cp"></span>
<span class="cp">#define                      PGWS  0x38       </span><span class="cm">/* Page wait states */</span><span class="cp"></span>
<span class="cp">#define                      PGSZ  0x40       </span><span class="cm">/* Page size */</span><span class="cp"></span>
<span class="cp">#define                      RDDL  0x380      </span><span class="cm">/* Read data delay */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_ARBSTAT */</span>

<span class="cp">#define                   ARBSTAT  0x1        </span><span class="cm">/* Arbitration status */</span><span class="cp"></span>
<span class="cp">#define                    BGSTAT  0x2        </span><span class="cm">/* Bus grant status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_DDRCTL0 */</span>

<span class="cp">#define                     TREFI  0x3fff     </span><span class="cm">/* Refresh Interval */</span><span class="cp"></span>
<span class="cp">#define                      TRFC  0x3c000    </span><span class="cm">/* Auto-refresh command period */</span><span class="cp"></span>
<span class="cp">#define                       TRP  0x3c0000   </span><span class="cm">/* Pre charge-to-active command period */</span><span class="cp"></span>
<span class="cp">#define                      TRAS  0x3c00000  </span><span class="cm">/* Min Active-to-pre charge time */</span><span class="cp"></span>
<span class="cp">#define                       TRC  0x3c000000 </span><span class="cm">/* Active-to-active time */</span><span class="cp"></span>
<span class="cp">#define DDR_TRAS(x)		((x&lt;&lt;22)&amp;TRAS)	</span><span class="cm">/* DDR tRAS = (1~15) cycles */</span><span class="cp"></span>
<span class="cp">#define DDR_TRP(x)		((x&lt;&lt;18)&amp;TRP)	</span><span class="cm">/* DDR tRP = (1~15) cycles */</span><span class="cp"></span>
<span class="cp">#define DDR_TRC(x)		((x&lt;&lt;26)&amp;TRC)	</span><span class="cm">/* DDR tRC = (1~15) cycles */</span><span class="cp"></span>
<span class="cp">#define DDR_TRFC(x)		((x&lt;&lt;14)&amp;TRFC)	</span><span class="cm">/* DDR tRFC = (1~15) cycles */</span><span class="cp"></span>
<span class="cp">#define DDR_TREFI(x)		(x&amp;TREFI)	</span><span class="cm">/* DDR tRFC = (1~15) cycles */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_DDRCTL1 */</span>

<span class="cp">#define                      TRCD  0xf        </span><span class="cm">/* Active-to-Read/write delay */</span><span class="cp"></span>
<span class="cp">#define                      TMRD  0xf0       </span><span class="cm">/* Mode register set to active */</span><span class="cp"></span>
<span class="cp">#define                       TWR  0x300      </span><span class="cm">/* Write Recovery time */</span><span class="cp"></span>
<span class="cp">#define               DDRDATWIDTH  0x3000     </span><span class="cm">/* DDR data width */</span><span class="cp"></span>
<span class="cp">#define                  EXTBANKS  0xc000     </span><span class="cm">/* External banks */</span><span class="cp"></span>
<span class="cp">#define               DDRDEVWIDTH  0x30000    </span><span class="cm">/* DDR device width */</span><span class="cp"></span>
<span class="cp">#define                DDRDEVSIZE  0xc0000    </span><span class="cm">/* DDR device size */</span><span class="cp"></span>
<span class="cp">#define                      TWTR  0xf0000000 </span><span class="cm">/* Write-to-read delay */</span><span class="cp"></span>
<span class="cp">#define DDR_TWTR(x)		((x&lt;&lt;28)&amp;TWTR)	</span><span class="cm">/* DDR tWTR = (1~15) cycles */</span><span class="cp"></span>
<span class="cp">#define DDR_TMRD(x)		((x&lt;&lt;4)&amp;TMRD)	</span><span class="cm">/* DDR tMRD = (1~15) cycles */</span><span class="cp"></span>
<span class="cp">#define DDR_TWR(x)		((x&lt;&lt;8)&amp;TWR)	</span><span class="cm">/* DDR tWR = (1~15) cycles */</span><span class="cp"></span>
<span class="cp">#define DDR_TRCD(x)		(x&amp;TRCD)	</span><span class="cm">/* DDR tRCD = (1~15) cycles */</span><span class="cp"></span>
<span class="cp">#define DDR_DATWIDTH		0x2000		</span><span class="cm">/* DDR data width */</span><span class="cp"></span>
<span class="cp">#define EXTBANK_1		0		</span><span class="cm">/* 1 external bank */</span><span class="cp"></span>
<span class="cp">#define EXTBANK_2		0x4000		</span><span class="cm">/* 2 external banks */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_64		0x40000		</span><span class="cm">/* DDR External Bank Size = 64MB */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_128		0x80000		</span><span class="cm">/* DDR External Bank Size = 128MB */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_256		0xc0000		</span><span class="cm">/* DDR External Bank Size = 256MB */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_512		0		</span><span class="cm">/* DDR External Bank Size = 512MB */</span><span class="cp"></span>
<span class="cp">#define DEVWD_4			0		</span><span class="cm">/* DDR Device Width = 4 Bits    */</span><span class="cp"></span>
<span class="cp">#define DEVWD_8			0x10000		</span><span class="cm">/* DDR Device Width = 8 Bits    */</span><span class="cp"></span>
<span class="cp">#define DEVWD_16		0x20000		</span><span class="cm">/* DDR Device Width = 16 Bits    */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_DDRCTL2 */</span>

<span class="cp">#define               BURSTLENGTH  0x7        </span><span class="cm">/* Burst length */</span><span class="cp"></span>
<span class="cp">#define                CASLATENCY  0x70       </span><span class="cm">/* CAS latency */</span><span class="cp"></span>
<span class="cp">#define                  DLLRESET  0x100      </span><span class="cm">/* DLL Reset */</span><span class="cp"></span>
<span class="cp">#define                      REGE  0x1000     </span><span class="cm">/* Register mode enable */</span><span class="cp"></span>
<span class="cp">#define CL_1_5			0x50		</span><span class="cm">/* DDR CAS Latency = 1.5 cycles */</span><span class="cp"></span>
<span class="cp">#define CL_2			0x20		</span><span class="cm">/* DDR CAS Latency = 2 cycles */</span><span class="cp"></span>
<span class="cp">#define CL_2_5			0x60		</span><span class="cm">/* DDR CAS Latency = 2.5 cycles */</span><span class="cp"></span>
<span class="cp">#define CL_3			0x30		</span><span class="cm">/* DDR CAS Latency = 3 cycles */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_DDRCTL3 */</span>

<span class="cp">#define                      PASR  0x7        </span><span class="cm">/* Partial array self-refresh */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_DDRQUE */</span>

<span class="cp">#define                DEB1_PFLEN  0x3        </span><span class="cm">/* Pre fetch length for DEB1 accesses */</span><span class="cp"></span>
<span class="cp">#define                DEB2_PFLEN  0xc        </span><span class="cm">/* Pre fetch length for DEB2 accesses */</span><span class="cp"></span>
<span class="cp">#define                DEB3_PFLEN  0x30       </span><span class="cm">/* Pre fetch length for DEB3 accesses */</span><span class="cp"></span>
<span class="cp">#define          DEB_ARB_PRIORITY  0x700      </span><span class="cm">/* Arbitration between DEB busses */</span><span class="cp"></span>
<span class="cp">#define               DEB1_URGENT  0x1000     </span><span class="cm">/* DEB1 Urgent */</span><span class="cp"></span>
<span class="cp">#define               DEB2_URGENT  0x2000     </span><span class="cm">/* DEB2 Urgent */</span><span class="cp"></span>
<span class="cp">#define               DEB3_URGENT  0x4000     </span><span class="cm">/* DEB3 Urgent */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_ERRMST */</span>

<span class="cp">#define                DEB1_ERROR  0x1        </span><span class="cm">/* DEB1 Error */</span><span class="cp"></span>
<span class="cp">#define                DEB2_ERROR  0x2        </span><span class="cm">/* DEB2 Error */</span><span class="cp"></span>
<span class="cp">#define                DEB3_ERROR  0x4        </span><span class="cm">/* DEB3 Error */</span><span class="cp"></span>
<span class="cp">#define                CORE_ERROR  0x8        </span><span class="cm">/* Core error */</span><span class="cp"></span>
<span class="cp">#define                DEB_MERROR  0x10       </span><span class="cm">/* DEB1 Error (2nd) */</span><span class="cp"></span>
<span class="cp">#define               DEB2_MERROR  0x20       </span><span class="cm">/* DEB2 Error (2nd) */</span><span class="cp"></span>
<span class="cp">#define               DEB3_MERROR  0x40       </span><span class="cm">/* DEB3 Error (2nd) */</span><span class="cp"></span>
<span class="cp">#define               CORE_MERROR  0x80       </span><span class="cm">/* Core Error (2nd) */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_RSTCTL */</span>

<span class="cp">#define                 DDRSRESET  0x1        </span><span class="cm">/* DDR soft reset */</span><span class="cp"></span>
<span class="cp">#define               PFTCHSRESET  0x4        </span><span class="cm">/* DDR prefetch reset */</span><span class="cp"></span>
<span class="cp">#define                     SRREQ  0x8        </span><span class="cm">/* Self-refresh request */</span><span class="cp"></span>
<span class="cp">#define                     SRACK  0x10       </span><span class="cm">/* Self-refresh acknowledge */</span><span class="cp"></span>
<span class="cp">#define                MDDRENABLE  0x20       </span><span class="cm">/* Mobile DDR enable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_DDRMCEN */</span>

<span class="cp">#define                B0WCENABLE  0x1        </span><span class="cm">/* Bank 0 write count enable */</span><span class="cp"></span>
<span class="cp">#define                B1WCENABLE  0x2        </span><span class="cm">/* Bank 1 write count enable */</span><span class="cp"></span>
<span class="cp">#define                B2WCENABLE  0x4        </span><span class="cm">/* Bank 2 write count enable */</span><span class="cp"></span>
<span class="cp">#define                B3WCENABLE  0x8        </span><span class="cm">/* Bank 3 write count enable */</span><span class="cp"></span>
<span class="cp">#define                B4WCENABLE  0x10       </span><span class="cm">/* Bank 4 write count enable */</span><span class="cp"></span>
<span class="cp">#define                B5WCENABLE  0x20       </span><span class="cm">/* Bank 5 write count enable */</span><span class="cp"></span>
<span class="cp">#define                B6WCENABLE  0x40       </span><span class="cm">/* Bank 6 write count enable */</span><span class="cp"></span>
<span class="cp">#define                B7WCENABLE  0x80       </span><span class="cm">/* Bank 7 write count enable */</span><span class="cp"></span>
<span class="cp">#define                B0RCENABLE  0x100      </span><span class="cm">/* Bank 0 read count enable */</span><span class="cp"></span>
<span class="cp">#define                B1RCENABLE  0x200      </span><span class="cm">/* Bank 1 read count enable */</span><span class="cp"></span>
<span class="cp">#define                B2RCENABLE  0x400      </span><span class="cm">/* Bank 2 read count enable */</span><span class="cp"></span>
<span class="cp">#define                B3RCENABLE  0x800      </span><span class="cm">/* Bank 3 read count enable */</span><span class="cp"></span>
<span class="cp">#define                B4RCENABLE  0x1000     </span><span class="cm">/* Bank 4 read count enable */</span><span class="cp"></span>
<span class="cp">#define                B5RCENABLE  0x2000     </span><span class="cm">/* Bank 5 read count enable */</span><span class="cp"></span>
<span class="cp">#define                B6RCENABLE  0x4000     </span><span class="cm">/* Bank 6 read count enable */</span><span class="cp"></span>
<span class="cp">#define                B7RCENABLE  0x8000     </span><span class="cm">/* Bank 7 read count enable */</span><span class="cp"></span>
<span class="cp">#define             ROWACTCENABLE  0x10000    </span><span class="cm">/* DDR Row activate count enable */</span><span class="cp"></span>
<span class="cp">#define                RWTCENABLE  0x20000    </span><span class="cm">/* DDR R/W Turn around count enable */</span><span class="cp"></span>
<span class="cp">#define                 ARCENABLE  0x40000    </span><span class="cm">/* DDR Auto-refresh count enable */</span><span class="cp"></span>
<span class="cp">#define                 GC0ENABLE  0x100000   </span><span class="cm">/* DDR Grant count 0 enable */</span><span class="cp"></span>
<span class="cp">#define                 GC1ENABLE  0x200000   </span><span class="cm">/* DDR Grant count 1 enable */</span><span class="cp"></span>
<span class="cp">#define                 GC2ENABLE  0x400000   </span><span class="cm">/* DDR Grant count 2 enable */</span><span class="cp"></span>
<span class="cp">#define                 GC3ENABLE  0x800000   </span><span class="cm">/* DDR Grant count 3 enable */</span><span class="cp"></span>
<span class="cp">#define                 GCCONTROL  0x3000000  </span><span class="cm">/* DDR Grant Count Control */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EBIU_DDRMCCL */</span>

<span class="cp">#define                 CB0WCOUNT  0x1        </span><span class="cm">/* Clear write count 0 */</span><span class="cp"></span>
<span class="cp">#define                 CB1WCOUNT  0x2        </span><span class="cm">/* Clear write count 1 */</span><span class="cp"></span>
<span class="cp">#define                 CB2WCOUNT  0x4        </span><span class="cm">/* Clear write count 2 */</span><span class="cp"></span>
<span class="cp">#define                 CB3WCOUNT  0x8        </span><span class="cm">/* Clear write count 3 */</span><span class="cp"></span>
<span class="cp">#define                 CB4WCOUNT  0x10       </span><span class="cm">/* Clear write count 4 */</span><span class="cp"></span>
<span class="cp">#define                 CB5WCOUNT  0x20       </span><span class="cm">/* Clear write count 5 */</span><span class="cp"></span>
<span class="cp">#define                 CB6WCOUNT  0x40       </span><span class="cm">/* Clear write count 6 */</span><span class="cp"></span>
<span class="cp">#define                 CB7WCOUNT  0x80       </span><span class="cm">/* Clear write count 7 */</span><span class="cp"></span>
<span class="cp">#define                  CBRCOUNT  0x100      </span><span class="cm">/* Clear read count 0 */</span><span class="cp"></span>
<span class="cp">#define                 CB1RCOUNT  0x200      </span><span class="cm">/* Clear read count 1 */</span><span class="cp"></span>
<span class="cp">#define                 CB2RCOUNT  0x400      </span><span class="cm">/* Clear read count 2 */</span><span class="cp"></span>
<span class="cp">#define                 CB3RCOUNT  0x800      </span><span class="cm">/* Clear read count 3 */</span><span class="cp"></span>
<span class="cp">#define                 CB4RCOUNT  0x1000     </span><span class="cm">/* Clear read count 4 */</span><span class="cp"></span>
<span class="cp">#define                 CB5RCOUNT  0x2000     </span><span class="cm">/* Clear read count 5 */</span><span class="cp"></span>
<span class="cp">#define                 CB6RCOUNT  0x4000     </span><span class="cm">/* Clear read count 6 */</span><span class="cp"></span>
<span class="cp">#define                 CB7RCOUNT  0x8000     </span><span class="cm">/* Clear read count 7 */</span><span class="cp"></span>
<span class="cp">#define                  CRACOUNT  0x10000    </span><span class="cm">/* Clear row activation count */</span><span class="cp"></span>
<span class="cp">#define                CRWTACOUNT  0x20000    </span><span class="cm">/* Clear R/W turn-around count */</span><span class="cp"></span>
<span class="cp">#define                  CARCOUNT  0x40000    </span><span class="cm">/* Clear auto-refresh count */</span><span class="cp"></span>
<span class="cp">#define                  CG0COUNT  0x100000   </span><span class="cm">/* Clear grant count 0 */</span><span class="cp"></span>
<span class="cp">#define                  CG1COUNT  0x200000   </span><span class="cm">/* Clear grant count 1 */</span><span class="cp"></span>
<span class="cp">#define                  CG2COUNT  0x400000   </span><span class="cm">/* Clear grant count 2 */</span><span class="cp"></span>
<span class="cp">#define                  CG3COUNT  0x800000   </span><span class="cm">/* Clear grant count 3 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for (PORTx is PORTA - PORTJ) includes PORTx_FER, PORTx_SET, PORTx_CLEAR, PORTx_DIR_SET, PORTx_DIR_CLEAR, PORTx_INEN */</span>

<span class="cp">#define                       Px0  0x1        </span><span class="cm">/* GPIO 0 */</span><span class="cp"></span>
<span class="cp">#define                       Px1  0x2        </span><span class="cm">/* GPIO 1 */</span><span class="cp"></span>
<span class="cp">#define                       Px2  0x4        </span><span class="cm">/* GPIO 2 */</span><span class="cp"></span>
<span class="cp">#define                       Px3  0x8        </span><span class="cm">/* GPIO 3 */</span><span class="cp"></span>
<span class="cp">#define                       Px4  0x10       </span><span class="cm">/* GPIO 4 */</span><span class="cp"></span>
<span class="cp">#define                       Px5  0x20       </span><span class="cm">/* GPIO 5 */</span><span class="cp"></span>
<span class="cp">#define                       Px6  0x40       </span><span class="cm">/* GPIO 6 */</span><span class="cp"></span>
<span class="cp">#define                       Px7  0x80       </span><span class="cm">/* GPIO 7 */</span><span class="cp"></span>
<span class="cp">#define                       Px8  0x100      </span><span class="cm">/* GPIO 8 */</span><span class="cp"></span>
<span class="cp">#define                       Px9  0x200      </span><span class="cm">/* GPIO 9 */</span><span class="cp"></span>
<span class="cp">#define                      Px10  0x400      </span><span class="cm">/* GPIO 10 */</span><span class="cp"></span>
<span class="cp">#define                      Px11  0x800      </span><span class="cm">/* GPIO 11 */</span><span class="cp"></span>
<span class="cp">#define                      Px12  0x1000     </span><span class="cm">/* GPIO 12 */</span><span class="cp"></span>
<span class="cp">#define                      Px13  0x2000     </span><span class="cm">/* GPIO 13 */</span><span class="cp"></span>
<span class="cp">#define                      Px14  0x4000     </span><span class="cm">/* GPIO 14 */</span><span class="cp"></span>
<span class="cp">#define                      Px15  0x8000     </span><span class="cm">/* GPIO 15 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for PORTA_MUX - PORTJ_MUX */</span>

<span class="cp">#define                      PxM0  0x3        </span><span class="cm">/* GPIO Mux 0 */</span><span class="cp"></span>
<span class="cp">#define                      PxM1  0xc        </span><span class="cm">/* GPIO Mux 1 */</span><span class="cp"></span>
<span class="cp">#define                      PxM2  0x30       </span><span class="cm">/* GPIO Mux 2 */</span><span class="cp"></span>
<span class="cp">#define                      PxM3  0xc0       </span><span class="cm">/* GPIO Mux 3 */</span><span class="cp"></span>
<span class="cp">#define                      PxM4  0x300      </span><span class="cm">/* GPIO Mux 4 */</span><span class="cp"></span>
<span class="cp">#define                      PxM5  0xc00      </span><span class="cm">/* GPIO Mux 5 */</span><span class="cp"></span>
<span class="cp">#define                      PxM6  0x3000     </span><span class="cm">/* GPIO Mux 6 */</span><span class="cp"></span>
<span class="cp">#define                      PxM7  0xc000     </span><span class="cm">/* GPIO Mux 7 */</span><span class="cp"></span>
<span class="cp">#define                      PxM8  0x30000    </span><span class="cm">/* GPIO Mux 8 */</span><span class="cp"></span>
<span class="cp">#define                      PxM9  0xc0000    </span><span class="cm">/* GPIO Mux 9 */</span><span class="cp"></span>
<span class="cp">#define                     PxM10  0x300000   </span><span class="cm">/* GPIO Mux 10 */</span><span class="cp"></span>
<span class="cp">#define                     PxM11  0xc00000   </span><span class="cm">/* GPIO Mux 11 */</span><span class="cp"></span>
<span class="cp">#define                     PxM12  0x3000000  </span><span class="cm">/* GPIO Mux 12 */</span><span class="cp"></span>
<span class="cp">#define                     PxM13  0xc000000  </span><span class="cm">/* GPIO Mux 13 */</span><span class="cp"></span>
<span class="cp">#define                     PxM14  0x30000000 </span><span class="cm">/* GPIO Mux 14 */</span><span class="cp"></span>
<span class="cp">#define                     PxM15  0xc0000000 </span><span class="cm">/* GPIO Mux 15 */</span><span class="cp"></span>


<span class="cm">/* Bit masks for PINTx_MASK_SET/CLEAR, PINTx_REQUEST, PINTx_LATCH, PINTx_EDGE_SET/CLEAR, PINTx_INVERT_SET/CLEAR, PINTx_PINTSTATE */</span>

<span class="cp">#define                       IB0  0x1        </span><span class="cm">/* Interrupt Bit 0 */</span><span class="cp"></span>
<span class="cp">#define                       IB1  0x2        </span><span class="cm">/* Interrupt Bit 1 */</span><span class="cp"></span>
<span class="cp">#define                       IB2  0x4        </span><span class="cm">/* Interrupt Bit 2 */</span><span class="cp"></span>
<span class="cp">#define                       IB3  0x8        </span><span class="cm">/* Interrupt Bit 3 */</span><span class="cp"></span>
<span class="cp">#define                       IB4  0x10       </span><span class="cm">/* Interrupt Bit 4 */</span><span class="cp"></span>
<span class="cp">#define                       IB5  0x20       </span><span class="cm">/* Interrupt Bit 5 */</span><span class="cp"></span>
<span class="cp">#define                       IB6  0x40       </span><span class="cm">/* Interrupt Bit 6 */</span><span class="cp"></span>
<span class="cp">#define                       IB7  0x80       </span><span class="cm">/* Interrupt Bit 7 */</span><span class="cp"></span>
<span class="cp">#define                       IB8  0x100      </span><span class="cm">/* Interrupt Bit 8 */</span><span class="cp"></span>
<span class="cp">#define                       IB9  0x200      </span><span class="cm">/* Interrupt Bit 9 */</span><span class="cp"></span>
<span class="cp">#define                      IB10  0x400      </span><span class="cm">/* Interrupt Bit 10 */</span><span class="cp"></span>
<span class="cp">#define                      IB11  0x800      </span><span class="cm">/* Interrupt Bit 11 */</span><span class="cp"></span>
<span class="cp">#define                      IB12  0x1000     </span><span class="cm">/* Interrupt Bit 12 */</span><span class="cp"></span>
<span class="cp">#define                      IB13  0x2000     </span><span class="cm">/* Interrupt Bit 13 */</span><span class="cp"></span>
<span class="cp">#define                      IB14  0x4000     </span><span class="cm">/* Interrupt Bit 14 */</span><span class="cp"></span>
<span class="cp">#define                      IB15  0x8000     </span><span class="cm">/* Interrupt Bit 15 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMERx_CONFIG */</span>

<span class="cp">#define                     TMODE  0x3        </span><span class="cm">/* Timer Mode */</span><span class="cp"></span>
<span class="cp">#define                  PULSE_HI  0x4        </span><span class="cm">/* Pulse Polarity */</span><span class="cp"></span>
<span class="cp">#define                PERIOD_CNT  0x8        </span><span class="cm">/* Period Count */</span><span class="cp"></span>
<span class="cp">#define                   IRQ_ENA  0x10       </span><span class="cm">/* Interrupt Request Enable */</span><span class="cp"></span>
<span class="cp">#define                   TIN_SEL  0x20       </span><span class="cm">/* Timer Input Select */</span><span class="cp"></span>
<span class="cp">#define                   OUT_DIS  0x40       </span><span class="cm">/* Output Pad Disable */</span><span class="cp"></span>
<span class="cp">#define                   CLK_SEL  0x80       </span><span class="cm">/* Timer Clock Select */</span><span class="cp"></span>
<span class="cp">#define                 TOGGLE_HI  0x100      </span><span class="cm">/* Toggle Mode */</span><span class="cp"></span>
<span class="cp">#define                   EMU_RUN  0x200      </span><span class="cm">/* Emulation Behavior Select */</span><span class="cp"></span>
<span class="cp">#define                   ERR_TYP  0xc000     </span><span class="cm">/* Error Type */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_ENABLE0 */</span>

<span class="cp">#define                    TIMEN0  0x1        </span><span class="cm">/* Timer 0 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN1  0x2        </span><span class="cm">/* Timer 1 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN2  0x4        </span><span class="cm">/* Timer 2 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN3  0x8        </span><span class="cm">/* Timer 3 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN4  0x10       </span><span class="cm">/* Timer 4 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN5  0x20       </span><span class="cm">/* Timer 5 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN6  0x40       </span><span class="cm">/* Timer 6 Enable */</span><span class="cp"></span>
<span class="cp">#define                    TIMEN7  0x80       </span><span class="cm">/* Timer 7 Enable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_DISABLE0 */</span>

<span class="cp">#define                   TIMDIS0  0x1        </span><span class="cm">/* Timer 0 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS1  0x2        </span><span class="cm">/* Timer 1 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS2  0x4        </span><span class="cm">/* Timer 2 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS3  0x8        </span><span class="cm">/* Timer 3 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS4  0x10       </span><span class="cm">/* Timer 4 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS5  0x20       </span><span class="cm">/* Timer 5 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS6  0x40       </span><span class="cm">/* Timer 6 Disable */</span><span class="cp"></span>
<span class="cp">#define                   TIMDIS7  0x80       </span><span class="cm">/* Timer 7 Disable */</span><span class="cp"></span>

<span class="cm">/* Bit masks for TIMER_STATUS0 */</span>

<span class="cp">#define                    TIMIL0  0x1        </span><span class="cm">/* Timer 0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL1  0x2        </span><span class="cm">/* Timer 1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL2  0x4        </span><span class="cm">/* Timer 2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL3  0x8        </span><span class="cm">/* Timer 3 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR0  0x10       </span><span class="cm">/* Timer 0 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR1  0x20       </span><span class="cm">/* Timer 1 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR2  0x40       </span><span class="cm">/* Timer 2 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR3  0x80       </span><span class="cm">/* Timer 3 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                     TRUN0  0x1000     </span><span class="cm">/* Timer 0 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                     TRUN1  0x2000     </span><span class="cm">/* Timer 1 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                     TRUN2  0x4000     </span><span class="cm">/* Timer 2 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                     TRUN3  0x8000     </span><span class="cm">/* Timer 3 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL4  0x10000    </span><span class="cm">/* Timer 4 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL5  0x20000    </span><span class="cm">/* Timer 5 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL6  0x40000    </span><span class="cm">/* Timer 6 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                    TIMIL7  0x80000    </span><span class="cm">/* Timer 7 Interrupt */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR4  0x100000   </span><span class="cm">/* Timer 4 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR5  0x200000   </span><span class="cm">/* Timer 5 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR6  0x400000   </span><span class="cm">/* Timer 6 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                 TOVF_ERR7  0x800000   </span><span class="cm">/* Timer 7 Counter Overflow */</span><span class="cp"></span>
<span class="cp">#define                     TRUN4  0x10000000 </span><span class="cm">/* Timer 4 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                     TRUN5  0x20000000 </span><span class="cm">/* Timer 5 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                     TRUN6  0x40000000 </span><span class="cm">/* Timer 6 Slave Enable Status */</span><span class="cp"></span>
<span class="cp">#define                     TRUN7  0x80000000 </span><span class="cm">/* Timer 7 Slave Enable Status */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SECURE_SYSSWT */</span>

<span class="cp">#define                   EMUDABL  0x1        </span><span class="cm">/* Emulation Disable. */</span><span class="cp"></span>
<span class="cp">#define                   RSTDABL  0x2        </span><span class="cm">/* Reset Disable */</span><span class="cp"></span>
<span class="cp">#define                   L1IDABL  0x1c       </span><span class="cm">/* L1 Instruction Memory Disable. */</span><span class="cp"></span>
<span class="cp">#define                  L1DADABL  0xe0       </span><span class="cm">/* L1 Data Bank A Memory Disable. */</span><span class="cp"></span>
<span class="cp">#define                  L1DBDABL  0x700      </span><span class="cm">/* L1 Data Bank B Memory Disable. */</span><span class="cp"></span>
<span class="cp">#define                   DMA0OVR  0x800      </span><span class="cm">/* DMA0 Memory Access Override */</span><span class="cp"></span>
<span class="cp">#define                   DMA1OVR  0x1000     </span><span class="cm">/* DMA1 Memory Access Override */</span><span class="cp"></span>
<span class="cp">#define                    EMUOVR  0x4000     </span><span class="cm">/* Emulation Override */</span><span class="cp"></span>
<span class="cp">#define                    OTPSEN  0x8000     </span><span class="cm">/* OTP Secrets Enable. */</span><span class="cp"></span>
<span class="cp">#define                    L2DABL  0x70000    </span><span class="cm">/* L2 Memory Disable. */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SECURE_CONTROL */</span>

<span class="cp">#define                   SECURE0  0x1        </span><span class="cm">/* SECURE 0 */</span><span class="cp"></span>
<span class="cp">#define                   SECURE1  0x2        </span><span class="cm">/* SECURE 1 */</span><span class="cp"></span>
<span class="cp">#define                   SECURE2  0x4        </span><span class="cm">/* SECURE 2 */</span><span class="cp"></span>
<span class="cp">#define                   SECURE3  0x8        </span><span class="cm">/* SECURE 3 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for SECURE_STATUS */</span>

<span class="cp">#define                   SECMODE  0x3        </span><span class="cm">/* Secured Mode Control State */</span><span class="cp"></span>
<span class="cp">#define                       NMI  0x4        </span><span class="cm">/* Non Maskable Interrupt */</span><span class="cp"></span>
<span class="cp">#define                   AFVALID  0x8        </span><span class="cm">/* Authentication Firmware Valid */</span><span class="cp"></span>
<span class="cp">#define                    AFEXIT  0x10       </span><span class="cm">/* Authentication Firmware Exit */</span><span class="cp"></span>
<span class="cp">#define                   SECSTAT  0xe0       </span><span class="cm">/* Secure Status */</span><span class="cp"></span>

<span class="cm">/* SWRST Masks */</span>
<span class="cp">#define              SYSTEM_RESET 0x0007       </span><span class="cm">/* Initiates A System Software Reset */</span><span class="cp"></span>
<span class="cp">#define              DOUBLE_FAULT 0x0008       </span><span class="cm">/* Core Double Fault Causes Reset */</span><span class="cp"></span>
<span class="cp">#define              RESET_DOUBLE 0x2000       </span><span class="cm">/* SW Reset Generated By Core Double-Fault */</span><span class="cp"></span>
<span class="cp">#define                RESET_WDOG 0x4000       </span><span class="cm">/* SW Reset Generated By Watchdog Timer */</span><span class="cp"></span>
<span class="cp">#define            RESET_SOFTWARE 0x8000       </span><span class="cm">/* SW Reset Occurred Since Last Read Of SWRST */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EPPIx_STATUS */</span>

<span class="cp">#define                 CFIFO_ERR  0x1        </span><span class="cm">/* Chroma FIFO Error */</span><span class="cp"></span>
<span class="cp">#define                 YFIFO_ERR  0x2        </span><span class="cm">/* Luma FIFO Error */</span><span class="cp"></span>
<span class="cp">#define                 LTERR_OVR  0x4        </span><span class="cm">/* Line Track Overflow */</span><span class="cp"></span>
<span class="cp">#define                LTERR_UNDR  0x8        </span><span class="cm">/* Line Track Underflow */</span><span class="cp"></span>
<span class="cp">#define                 FTERR_OVR  0x10       </span><span class="cm">/* Frame Track Overflow */</span><span class="cp"></span>
<span class="cp">#define                FTERR_UNDR  0x20       </span><span class="cm">/* Frame Track Underflow */</span><span class="cp"></span>
<span class="cp">#define                  ERR_NCOR  0x40       </span><span class="cm">/* Preamble Error Not Corrected */</span><span class="cp"></span>
<span class="cp">#define                   DMA1URQ  0x80       </span><span class="cm">/* DMA1 Urgent Request */</span><span class="cp"></span>
<span class="cp">#define                   DMA0URQ  0x100      </span><span class="cm">/* DMA0 Urgent Request */</span><span class="cp"></span>
<span class="cp">#define                   ERR_DET  0x4000     </span><span class="cm">/* Preamble Error Detected */</span><span class="cp"></span>
<span class="cp">#define                       FLD  0x8000     </span><span class="cm">/* Field */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EPPIx_CONTROL */</span>

<span class="cp">#define                   EPPI_EN  0x1        </span><span class="cm">/* Enable */</span><span class="cp"></span>
<span class="cp">#define                  EPPI_DIR  0x2        </span><span class="cm">/* Direction */</span><span class="cp"></span>
<span class="cp">#define                  XFR_TYPE  0xc        </span><span class="cm">/* Operating Mode */</span><span class="cp"></span>
<span class="cp">#define                    FS_CFG  0x30       </span><span class="cm">/* Frame Sync Configuration */</span><span class="cp"></span>
<span class="cp">#define                   FLD_SEL  0x40       </span><span class="cm">/* Field Select/Trigger */</span><span class="cp"></span>
<span class="cp">#define                  ITU_TYPE  0x80       </span><span class="cm">/* ITU Interlaced or Progressive */</span><span class="cp"></span>
<span class="cp">#define                  BLANKGEN  0x100      </span><span class="cm">/* ITU Output Mode with Internal Blanking Generation */</span><span class="cp"></span>
<span class="cp">#define                   ICLKGEN  0x200      </span><span class="cm">/* Internal Clock Generation */</span><span class="cp"></span>
<span class="cp">#define                    IFSGEN  0x400      </span><span class="cm">/* Internal Frame Sync Generation */</span><span class="cp"></span>
<span class="cp">#define                      POLC  0x1800     </span><span class="cm">/* Frame Sync and Data Driving/Sampling Edges */</span><span class="cp"></span>
<span class="cp">#define                      POLS  0x6000     </span><span class="cm">/* Frame Sync Polarity */</span><span class="cp"></span>
<span class="cp">#define                   DLENGTH  0x38000    </span><span class="cm">/* Data Length */</span><span class="cp"></span>
<span class="cp">#define                   SKIP_EN  0x40000    </span><span class="cm">/* Skip Enable */</span><span class="cp"></span>
<span class="cp">#define                   SKIP_EO  0x80000    </span><span class="cm">/* Skip Even or Odd */</span><span class="cp"></span>
<span class="cp">#define                    PACKEN  0x100000   </span><span class="cm">/* Packing/Unpacking Enable */</span><span class="cp"></span>
<span class="cp">#define                    SWAPEN  0x200000   </span><span class="cm">/* Swap Enable */</span><span class="cp"></span>
<span class="cp">#define                  SIGN_EXT  0x400000   </span><span class="cm">/* Sign Extension or Zero-filled / Data Split Format */</span><span class="cp"></span>
<span class="cp">#define             SPLT_EVEN_ODD  0x800000   </span><span class="cm">/* Split Even and Odd Data Samples */</span><span class="cp"></span>
<span class="cp">#define               SUBSPLT_ODD  0x1000000  </span><span class="cm">/* Sub-split Odd Samples */</span><span class="cp"></span>
<span class="cp">#define                    DMACFG  0x2000000  </span><span class="cm">/* One or Two DMA Channels Mode */</span><span class="cp"></span>
<span class="cp">#define                RGB_FMT_EN  0x4000000  </span><span class="cm">/* RGB Formatting Enable */</span><span class="cp"></span>
<span class="cp">#define                  FIFO_RWM  0x18000000 </span><span class="cm">/* FIFO Regular Watermarks */</span><span class="cp"></span>
<span class="cp">#define                  FIFO_UWM  0x60000000 </span><span class="cm">/* FIFO Urgent Watermarks */</span><span class="cp"></span>

<span class="cp">#define DLEN_8		(0 &lt;&lt; 15) </span><span class="cm">/* 000 - 8 bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_10		(1 &lt;&lt; 15) </span><span class="cm">/* 001 - 10 bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_12		(2 &lt;&lt; 15) </span><span class="cm">/* 010 - 12 bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_14		(3 &lt;&lt; 15) </span><span class="cm">/* 011 - 14 bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_16		(4 &lt;&lt; 15) </span><span class="cm">/* 100 - 16 bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_18		(5 &lt;&lt; 15) </span><span class="cm">/* 101 - 18 bits */</span><span class="cp"></span>
<span class="cp">#define DLEN_24		(6 &lt;&lt; 15) </span><span class="cm">/* 110 - 24 bits */</span><span class="cp"></span>


<span class="cm">/* Bit masks for EPPIx_FS2W_LVB */</span>

<span class="cp">#define                   F1VB_BD  0xff       </span><span class="cm">/* Vertical Blanking before Field 1 Active Data */</span><span class="cp"></span>
<span class="cp">#define                   F1VB_AD  0xff00     </span><span class="cm">/* Vertical Blanking after Field 1 Active Data */</span><span class="cp"></span>
<span class="cp">#define                   F2VB_BD  0xff0000   </span><span class="cm">/* Vertical Blanking before Field 2 Active Data */</span><span class="cp"></span>
<span class="cp">#define                   F2VB_AD  0xff000000 </span><span class="cm">/* Vertical Blanking after Field 2 Active Data */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EPPIx_FS2W_LAVF */</span>

<span class="cp">#define                    F1_ACT  0xffff     </span><span class="cm">/* Number of Lines of Active Data in Field 1 */</span><span class="cp"></span>
<span class="cp">#define                    F2_ACT  0xffff0000 </span><span class="cm">/* Number of Lines of Active Data in Field 2 */</span><span class="cp"></span>

<span class="cm">/* Bit masks for EPPIx_CLIP */</span>

<span class="cp">#define                   LOW_ODD  0xff       </span><span class="cm">/* Lower Limit for Odd Bytes (Chroma) */</span><span class="cp"></span>
<span class="cp">#define                  HIGH_ODD  0xff00     </span><span class="cm">/* Upper Limit for Odd Bytes (Chroma) */</span><span class="cp"></span>
<span class="cp">#define                  LOW_EVEN  0xff0000   </span><span class="cm">/* Lower Limit for Even Bytes (Luma) */</span><span class="cp"></span>
<span class="cp">#define                 HIGH_EVEN  0xff000000 </span><span class="cm">/* Upper Limit for Even Bytes (Luma) */</span><span class="cp"></span>


<span class="cm">/* ******************************************* */</span>
<span class="cm">/*     MULTI BIT MACRO ENUMERATIONS            */</span>
<span class="cm">/* ******************************************* */</span>

<span class="cm">/* BCODE bit field options (SYSCFG register) */</span>

<span class="cp">#define BCODE_WAKEUP    0x0000  </span><span class="cm">/* boot according to wake-up condition */</span><span class="cp"></span>
<span class="cp">#define BCODE_FULLBOOT  0x0010  </span><span class="cm">/* always perform full boot */</span><span class="cp"></span>
<span class="cp">#define BCODE_QUICKBOOT 0x0020  </span><span class="cm">/* always perform quick boot */</span><span class="cp"></span>
<span class="cp">#define BCODE_NOBOOT    0x0030  </span><span class="cm">/* always perform full boot */</span><span class="cp"></span>

<span class="cm">/* TMODE in TIMERx_CONFIG bit field options */</span>

<span class="cp">#define PWM_OUT  0x0001</span>
<span class="cp">#define WDTH_CAP 0x0002</span>
<span class="cp">#define EXT_CLK  0x0003</span>

<span class="cm">/* PINTx Register Bit Definitions */</span>

<span class="cp">#define PIQ0 0x00000001</span>
<span class="cp">#define PIQ1 0x00000002</span>
<span class="cp">#define PIQ2 0x00000004</span>
<span class="cp">#define PIQ3 0x00000008</span>

<span class="cp">#define PIQ4 0x00000010</span>
<span class="cp">#define PIQ5 0x00000020</span>
<span class="cp">#define PIQ6 0x00000040</span>
<span class="cp">#define PIQ7 0x00000080</span>

<span class="cp">#define PIQ8 0x00000100</span>
<span class="cp">#define PIQ9 0x00000200</span>
<span class="cp">#define PIQ10 0x00000400</span>
<span class="cp">#define PIQ11 0x00000800</span>

<span class="cp">#define PIQ12 0x00001000</span>
<span class="cp">#define PIQ13 0x00002000</span>
<span class="cp">#define PIQ14 0x00004000</span>
<span class="cp">#define PIQ15 0x00008000</span>

<span class="cp">#define PIQ16 0x00010000</span>
<span class="cp">#define PIQ17 0x00020000</span>
<span class="cp">#define PIQ18 0x00040000</span>
<span class="cp">#define PIQ19 0x00080000</span>

<span class="cp">#define PIQ20 0x00100000</span>
<span class="cp">#define PIQ21 0x00200000</span>
<span class="cp">#define PIQ22 0x00400000</span>
<span class="cp">#define PIQ23 0x00800000</span>

<span class="cp">#define PIQ24 0x01000000</span>
<span class="cp">#define PIQ25 0x02000000</span>
<span class="cp">#define PIQ26 0x04000000</span>
<span class="cp">#define PIQ27 0x08000000</span>

<span class="cp">#define PIQ28 0x10000000</span>
<span class="cp">#define PIQ29 0x20000000</span>
<span class="cp">#define PIQ30 0x40000000</span>
<span class="cp">#define PIQ31 0x80000000</span>

<span class="cm">/* Port Muxing Bit Fields for PORTx_MUX Registers */</span>

<span class="cp">#define MUX0 0x00000003</span>
<span class="cp">#define MUX0_0 0x00000000</span>
<span class="cp">#define MUX0_1 0x00000001</span>
<span class="cp">#define MUX0_2 0x00000002</span>
<span class="cp">#define MUX0_3 0x00000003</span>

<span class="cp">#define MUX1 0x0000000C</span>
<span class="cp">#define MUX1_0 0x00000000</span>
<span class="cp">#define MUX1_1 0x00000004</span>
<span class="cp">#define MUX1_2 0x00000008</span>
<span class="cp">#define MUX1_3 0x0000000C</span>

<span class="cp">#define MUX2 0x00000030</span>
<span class="cp">#define MUX2_0 0x00000000</span>
<span class="cp">#define MUX2_1 0x00000010</span>
<span class="cp">#define MUX2_2 0x00000020</span>
<span class="cp">#define MUX2_3 0x00000030</span>

<span class="cp">#define MUX3 0x000000C0</span>
<span class="cp">#define MUX3_0 0x00000000</span>
<span class="cp">#define MUX3_1 0x00000040</span>
<span class="cp">#define MUX3_2 0x00000080</span>
<span class="cp">#define MUX3_3 0x000000C0</span>

<span class="cp">#define MUX4 0x00000300</span>
<span class="cp">#define MUX4_0 0x00000000</span>
<span class="cp">#define MUX4_1 0x00000100</span>
<span class="cp">#define MUX4_2 0x00000200</span>
<span class="cp">#define MUX4_3 0x00000300</span>

<span class="cp">#define MUX5 0x00000C00</span>
<span class="cp">#define MUX5_0 0x00000000</span>
<span class="cp">#define MUX5_1 0x00000400</span>
<span class="cp">#define MUX5_2 0x00000800</span>
<span class="cp">#define MUX5_3 0x00000C00</span>

<span class="cp">#define MUX6 0x00003000</span>
<span class="cp">#define MUX6_0 0x00000000</span>
<span class="cp">#define MUX6_1 0x00001000</span>
<span class="cp">#define MUX6_2 0x00002000</span>
<span class="cp">#define MUX6_3 0x00003000</span>

<span class="cp">#define MUX7 0x0000C000</span>
<span class="cp">#define MUX7_0 0x00000000</span>
<span class="cp">#define MUX7_1 0x00004000</span>
<span class="cp">#define MUX7_2 0x00008000</span>
<span class="cp">#define MUX7_3 0x0000C000</span>

<span class="cp">#define MUX8 0x00030000</span>
<span class="cp">#define MUX8_0 0x00000000</span>
<span class="cp">#define MUX8_1 0x00010000</span>
<span class="cp">#define MUX8_2 0x00020000</span>
<span class="cp">#define MUX8_3 0x00030000</span>

<span class="cp">#define MUX9 0x000C0000</span>
<span class="cp">#define MUX9_0 0x00000000</span>
<span class="cp">#define MUX9_1 0x00040000</span>
<span class="cp">#define MUX9_2 0x00080000</span>
<span class="cp">#define MUX9_3 0x000C0000</span>

<span class="cp">#define MUX10 0x00300000</span>
<span class="cp">#define MUX10_0 0x00000000</span>
<span class="cp">#define MUX10_1 0x00100000</span>
<span class="cp">#define MUX10_2 0x00200000</span>
<span class="cp">#define MUX10_3 0x00300000</span>

<span class="cp">#define MUX11 0x00C00000</span>
<span class="cp">#define MUX11_0 0x00000000</span>
<span class="cp">#define MUX11_1 0x00400000</span>
<span class="cp">#define MUX11_2 0x00800000</span>
<span class="cp">#define MUX11_3 0x00C00000</span>

<span class="cp">#define MUX12 0x03000000</span>
<span class="cp">#define MUX12_0 0x00000000</span>
<span class="cp">#define MUX12_1 0x01000000</span>
<span class="cp">#define MUX12_2 0x02000000</span>
<span class="cp">#define MUX12_3 0x03000000</span>

<span class="cp">#define MUX13 0x0C000000</span>
<span class="cp">#define MUX13_0 0x00000000</span>
<span class="cp">#define MUX13_1 0x04000000</span>
<span class="cp">#define MUX13_2 0x08000000</span>
<span class="cp">#define MUX13_3 0x0C000000</span>

<span class="cp">#define MUX14 0x30000000</span>
<span class="cp">#define MUX14_0 0x00000000</span>
<span class="cp">#define MUX14_1 0x10000000</span>
<span class="cp">#define MUX14_2 0x20000000</span>
<span class="cp">#define MUX14_3 0x30000000</span>

<span class="cp">#define MUX15 0xC0000000</span>
<span class="cp">#define MUX15_0 0x00000000</span>
<span class="cp">#define MUX15_1 0x40000000</span>
<span class="cp">#define MUX15_2 0x80000000</span>
<span class="cp">#define MUX15_3 0xC0000000</span>

<span class="cp">#define MUX(b15,b14,b13,b12,b11,b10,b9,b8,b7,b6,b5,b4,b3,b2,b1,b0) \</span>
<span class="cp">    ((((b15)&amp;3) &lt;&lt; 30) | \</span>
<span class="cp">     (((b14)&amp;3) &lt;&lt; 28) | \</span>
<span class="cp">     (((b13)&amp;3) &lt;&lt; 26) | \</span>
<span class="cp">     (((b12)&amp;3) &lt;&lt; 24) | \</span>
<span class="cp">     (((b11)&amp;3) &lt;&lt; 22) | \</span>
<span class="cp">     (((b10)&amp;3) &lt;&lt; 20) | \</span>
<span class="cp">     (((b9) &amp;3) &lt;&lt; 18) | \</span>
<span class="cp">     (((b8) &amp;3) &lt;&lt; 16) | \</span>
<span class="cp">     (((b7) &amp;3) &lt;&lt; 14) | \</span>
<span class="cp">     (((b6) &amp;3) &lt;&lt; 12) | \</span>
<span class="cp">     (((b5) &amp;3) &lt;&lt; 10) | \</span>
<span class="cp">     (((b4) &amp;3) &lt;&lt; 8)  | \</span>
<span class="cp">     (((b3) &amp;3) &lt;&lt; 6)  | \</span>
<span class="cp">     (((b2) &amp;3) &lt;&lt; 4)  | \</span>
<span class="cp">     (((b1) &amp;3) &lt;&lt; 2)  | \</span>
<span class="cp">     (((b0) &amp;3)))</span>

<span class="cm">/* Bit fields for PINT0_ASSIGN and PINT1_ASSIGN registers */</span>

<span class="cp">#define B0MAP 0x000000FF     </span><span class="cm">/* Byte 0 Lower Half Port Mapping */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PAL 0x00000000 </span><span class="cm">/* Map Port A Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PBL 0x00000001 </span><span class="cm">/* Map Port B Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B1MAP 0x0000FF00     </span><span class="cm">/* Byte 1 Upper Half Port Mapping */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PAH 0x00000000 </span><span class="cm">/* Map Port A High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PBH 0x00000100 </span><span class="cm">/* Map Port B High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B2MAP 0x00FF0000     </span><span class="cm">/* Byte 2 Lower Half Port Mapping */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PAL 0x00000000 </span><span class="cm">/* Map Port A Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PBL 0x00010000 </span><span class="cm">/* Map Port B Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B3MAP 0xFF000000     </span><span class="cm">/* Byte 3 Upper Half Port Mapping */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PAH 0x00000000 </span><span class="cm">/* Map Port A High to Byte 3 */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PBH 0x01000000 </span><span class="cm">/* Map Port B High to Byte 3 */</span><span class="cp"></span>

<span class="cm">/* Bit fields for PINT2_ASSIGN and PINT3_ASSIGN registers */</span>

<span class="cp">#define B0MAP_PCL 0x00000000 </span><span class="cm">/* Map Port C Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PDL 0x00000001 </span><span class="cm">/* Map Port D Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PEL 0x00000002 </span><span class="cm">/* Map Port E Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PFL 0x00000003 </span><span class="cm">/* Map Port F Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PGL 0x00000004 </span><span class="cm">/* Map Port G Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PHL 0x00000005 </span><span class="cm">/* Map Port H Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PIL 0x00000006 </span><span class="cm">/* Map Port I Low to Byte 0 */</span><span class="cp"></span>
<span class="cp">#define B0MAP_PJL 0x00000007 </span><span class="cm">/* Map Port J Low to Byte 0 */</span><span class="cp"></span>

<span class="cp">#define B1MAP_PCH 0x00000000 </span><span class="cm">/* Map Port C High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PDH 0x00000100 </span><span class="cm">/* Map Port D High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PEH 0x00000200 </span><span class="cm">/* Map Port E High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PFH 0x00000300 </span><span class="cm">/* Map Port F High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PGH 0x00000400 </span><span class="cm">/* Map Port G High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PHH 0x00000500 </span><span class="cm">/* Map Port H High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PIH 0x00000600 </span><span class="cm">/* Map Port I High to Byte 1 */</span><span class="cp"></span>
<span class="cp">#define B1MAP_PJH 0x00000700 </span><span class="cm">/* Map Port J High to Byte 1 */</span><span class="cp"></span>

<span class="cp">#define B2MAP_PCL 0x00000000 </span><span class="cm">/* Map Port C Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PDL 0x00010000 </span><span class="cm">/* Map Port D Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PEL 0x00020000 </span><span class="cm">/* Map Port E Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PFL 0x00030000 </span><span class="cm">/* Map Port F Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PGL 0x00040000 </span><span class="cm">/* Map Port G Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PHL 0x00050000 </span><span class="cm">/* Map Port H Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PIL 0x00060000 </span><span class="cm">/* Map Port I Low to Byte 2 */</span><span class="cp"></span>
<span class="cp">#define B2MAP_PJL 0x00070000 </span><span class="cm">/* Map Port J Low to Byte 2 */</span><span class="cp"></span>

<span class="cp">#define B3MAP_PCH 0x00000000 </span><span class="cm">/* Map Port C High to Byte 3 */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PDH 0x01000000 </span><span class="cm">/* Map Port D High to Byte 3 */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PEH 0x02000000 </span><span class="cm">/* Map Port E High to Byte 3 */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PFH 0x03000000 </span><span class="cm">/* Map Port F High to Byte 3 */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PGH 0x04000000 </span><span class="cm">/* Map Port G High to Byte 3 */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PHH 0x05000000 </span><span class="cm">/* Map Port H High to Byte 3 */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PIH 0x06000000 </span><span class="cm">/* Map Port I High to Byte 3 */</span><span class="cp"></span>
<span class="cp">#define B3MAP_PJH 0x07000000 </span><span class="cm">/* Map Port J High to Byte 3 */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _DEF_BF54X_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
