
Prelab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000698  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000624  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000006  00800100  00800100  00000698  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000698  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000006c8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  00000708  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b75  00000000  00000000  000007b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008b1  00000000  00000000  00001325  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000008c5  00000000  00000000  00001bd6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000015c  00000000  00000000  0000249c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004c1  00000000  00000000  000025f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003aa  00000000  00000000  00002ab9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000068  00000000  00000000  00002e63  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4b 00 	jmp	0x96	; 0x96 <__ctors_end>
   4:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
   8:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
   c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  10:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  14:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  18:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  1c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  20:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  24:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  28:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  2c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  30:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  34:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  38:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  3c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  40:	0c 94 b0 01 	jmp	0x360	; 0x360 <__vector_16>
  44:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  48:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  4c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  50:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  54:	0c 94 4c 01 	jmp	0x298	; 0x298 <__vector_21>
  58:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  5c:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  60:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  64:	0c 94 5d 00 	jmp	0xba	; 0xba <__bad_interrupt>
  68:	b7 00       	.word	0x00b7	; ????
  6a:	88 00       	.word	0x0088	; ????
  6c:	8e 00       	.word	0x008e	; ????
  6e:	94 00       	.word	0x0094	; ????
  70:	9a 00       	.word	0x009a	; ????
  72:	a0 00       	.word	0x00a0	; ????
  74:	a6 00       	.word	0x00a6	; ????
  76:	ac 00       	.word	0x00ac	; ????
  78:	10 02       	muls	r17, r16
  7a:	16 02       	muls	r17, r22
  7c:	1c 02       	muls	r17, r28
  7e:	80 02       	muls	r24, r16
  80:	22 02       	muls	r18, r18
  82:	2d 02       	muls	r18, r29
  84:	38 02       	muls	r19, r24
  86:	43 02       	muls	r20, r19
  88:	49 02       	muls	r20, r25
  8a:	54 02       	muls	r21, r20
  8c:	5f 02       	muls	r21, r31
  8e:	80 02       	muls	r24, r16
  90:	80 02       	muls	r24, r16
  92:	6a 02       	muls	r22, r26
  94:	75 02       	muls	r23, r21

00000096 <__ctors_end>:
  96:	11 24       	eor	r1, r1
  98:	1f be       	out	0x3f, r1	; 63
  9a:	cf ef       	ldi	r28, 0xFF	; 255
  9c:	d8 e0       	ldi	r29, 0x08	; 8
  9e:	de bf       	out	0x3e, r29	; 62
  a0:	cd bf       	out	0x3d, r28	; 61

000000a2 <__do_clear_bss>:
  a2:	21 e0       	ldi	r18, 0x01	; 1
  a4:	a0 e0       	ldi	r26, 0x00	; 0
  a6:	b1 e0       	ldi	r27, 0x01	; 1
  a8:	01 c0       	rjmp	.+2      	; 0xac <.do_clear_bss_start>

000000aa <.do_clear_bss_loop>:
  aa:	1d 92       	st	X+, r1

000000ac <.do_clear_bss_start>:
  ac:	a6 30       	cpi	r26, 0x06	; 6
  ae:	b2 07       	cpc	r27, r18
  b0:	e1 f7       	brne	.-8      	; 0xaa <.do_clear_bss_loop>
  b2:	0e 94 30 01 	call	0x260	; 0x260 <main>
  b6:	0c 94 10 03 	jmp	0x620	; 0x620 <_exit>

000000ba <__bad_interrupt>:
  ba:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000be <ADC_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <stdint.h>

void ADC_init(uint8_t justi, uint8_t V_ref, uint8_t canal, uint8_t interrupt, uint8_t prescaler){
  be:	0f 93       	push	r16
	ADMUX = 0;
  c0:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
	if (!justi){
  c4:	81 11       	cpse	r24, r1
  c6:	06 c0       	rjmp	.+12     	; 0xd4 <ADC_init+0x16>
		ADMUX &= ~(1<<ADLAR);
  c8:	ac e7       	ldi	r26, 0x7C	; 124
  ca:	b0 e0       	ldi	r27, 0x00	; 0
  cc:	8c 91       	ld	r24, X
  ce:	8f 7d       	andi	r24, 0xDF	; 223
  d0:	8c 93       	st	X, r24
  d2:	05 c0       	rjmp	.+10     	; 0xde <ADC_init+0x20>
	}
	else {
		ADMUX |= (1<<ADLAR);
  d4:	ac e7       	ldi	r26, 0x7C	; 124
  d6:	b0 e0       	ldi	r27, 0x00	; 0
  d8:	8c 91       	ld	r24, X
  da:	80 62       	ori	r24, 0x20	; 32
  dc:	8c 93       	st	X, r24
	}
	
	switch (V_ref){
  de:	61 30       	cpi	r22, 0x01	; 1
  e0:	19 f0       	breq	.+6      	; 0xe8 <ADC_init+0x2a>
  e2:	65 30       	cpi	r22, 0x05	; 5
  e4:	39 f0       	breq	.+14     	; 0xf4 <ADC_init+0x36>
  e6:	0b c0       	rjmp	.+22     	; 0xfe <ADC_init+0x40>
		case 1:
		ADMUX |= (1<<REFS0)|(1<<REFS1);
  e8:	ac e7       	ldi	r26, 0x7C	; 124
  ea:	b0 e0       	ldi	r27, 0x00	; 0
  ec:	8c 91       	ld	r24, X
  ee:	80 6c       	ori	r24, 0xC0	; 192
  f0:	8c 93       	st	X, r24
		break;
  f2:	05 c0       	rjmp	.+10     	; 0xfe <ADC_init+0x40>
		case 5:
		ADMUX |= (1<<REFS0);
  f4:	ac e7       	ldi	r26, 0x7C	; 124
  f6:	b0 e0       	ldi	r27, 0x00	; 0
  f8:	8c 91       	ld	r24, X
  fa:	80 64       	ori	r24, 0x40	; 64
  fc:	8c 93       	st	X, r24
		default:
		break;
	}
	
	switch(canal){
  fe:	50 e0       	ldi	r21, 0x00	; 0
 100:	48 30       	cpi	r20, 0x08	; 8
 102:	51 05       	cpc	r21, r1
 104:	78 f5       	brcc	.+94     	; 0x164 <ADC_init+0xa6>
 106:	fa 01       	movw	r30, r20
 108:	ec 5c       	subi	r30, 0xCC	; 204
 10a:	ff 4f       	sbci	r31, 0xFF	; 255
 10c:	0c 94 0a 03 	jmp	0x614	; 0x614 <__tablejump2__>
		case 0:
		break;
		case 1:
		ADMUX |= (1<<MUX0);
 110:	ec e7       	ldi	r30, 0x7C	; 124
 112:	f0 e0       	ldi	r31, 0x00	; 0
 114:	80 81       	ld	r24, Z
 116:	81 60       	ori	r24, 0x01	; 1
 118:	80 83       	st	Z, r24
		break;
 11a:	29 c0       	rjmp	.+82     	; 0x16e <ADC_init+0xb0>
		case 2:
		ADMUX |= (1<<MUX1);
 11c:	ec e7       	ldi	r30, 0x7C	; 124
 11e:	f0 e0       	ldi	r31, 0x00	; 0
 120:	80 81       	ld	r24, Z
 122:	82 60       	ori	r24, 0x02	; 2
 124:	80 83       	st	Z, r24
		break;
 126:	23 c0       	rjmp	.+70     	; 0x16e <ADC_init+0xb0>
		case 3:
		ADMUX |= (1<<MUX0)|(1<<MUX1);
 128:	ec e7       	ldi	r30, 0x7C	; 124
 12a:	f0 e0       	ldi	r31, 0x00	; 0
 12c:	80 81       	ld	r24, Z
 12e:	83 60       	ori	r24, 0x03	; 3
 130:	80 83       	st	Z, r24
		break;
 132:	1d c0       	rjmp	.+58     	; 0x16e <ADC_init+0xb0>
		case 4:
		ADMUX |= (1<<MUX2);
 134:	ec e7       	ldi	r30, 0x7C	; 124
 136:	f0 e0       	ldi	r31, 0x00	; 0
 138:	80 81       	ld	r24, Z
 13a:	84 60       	ori	r24, 0x04	; 4
 13c:	80 83       	st	Z, r24
		break;
 13e:	17 c0       	rjmp	.+46     	; 0x16e <ADC_init+0xb0>
		case 5:
		ADMUX |= (1<<MUX0)|(1<<MUX2);
 140:	ec e7       	ldi	r30, 0x7C	; 124
 142:	f0 e0       	ldi	r31, 0x00	; 0
 144:	80 81       	ld	r24, Z
 146:	85 60       	ori	r24, 0x05	; 5
 148:	80 83       	st	Z, r24
		break;
 14a:	11 c0       	rjmp	.+34     	; 0x16e <ADC_init+0xb0>
		case 6:
		ADMUX |= (1<<MUX2)|(1<<MUX1);
 14c:	ec e7       	ldi	r30, 0x7C	; 124
 14e:	f0 e0       	ldi	r31, 0x00	; 0
 150:	80 81       	ld	r24, Z
 152:	86 60       	ori	r24, 0x06	; 6
 154:	80 83       	st	Z, r24
		break;
 156:	0b c0       	rjmp	.+22     	; 0x16e <ADC_init+0xb0>
		case 7:
		ADMUX |= (1<<MUX0)|(1<<MUX1)|(1<<MUX2);
 158:	ec e7       	ldi	r30, 0x7C	; 124
 15a:	f0 e0       	ldi	r31, 0x00	; 0
 15c:	80 81       	ld	r24, Z
 15e:	87 60       	ori	r24, 0x07	; 7
 160:	80 83       	st	Z, r24
		break;
 162:	05 c0       	rjmp	.+10     	; 0x16e <ADC_init+0xb0>
		default:
		ADMUX |= (1<<MUX2)|(1<<MUX1);
 164:	ec e7       	ldi	r30, 0x7C	; 124
 166:	f0 e0       	ldi	r31, 0x00	; 0
 168:	80 81       	ld	r24, Z
 16a:	86 60       	ori	r24, 0x06	; 6
 16c:	80 83       	st	Z, r24
		break;
	}
	
	ADCSRA = 0;
 16e:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
	if (!interrupt){
 172:	21 11       	cpse	r18, r1
 174:	06 c0       	rjmp	.+12     	; 0x182 <ADC_init+0xc4>
		ADCSRA &= ~(1<<ADIE);
 176:	ea e7       	ldi	r30, 0x7A	; 122
 178:	f0 e0       	ldi	r31, 0x00	; 0
 17a:	80 81       	ld	r24, Z
 17c:	87 7f       	andi	r24, 0xF7	; 247
 17e:	80 83       	st	Z, r24
 180:	05 c0       	rjmp	.+10     	; 0x18c <ADC_init+0xce>
	}
	else {
		ADCSRA |= (1<<ADIE);	//	Habilitar interrupciones
 182:	ea e7       	ldi	r30, 0x7A	; 122
 184:	f0 e0       	ldi	r31, 0x00	; 0
 186:	80 81       	ld	r24, Z
 188:	88 60       	ori	r24, 0x08	; 8
 18a:	80 83       	st	Z, r24
	}
	
	switch (prescaler){
 18c:	00 31       	cpi	r16, 0x10	; 16
 18e:	d9 f0       	breq	.+54     	; 0x1c6 <ADC_init+0x108>
 190:	38 f4       	brcc	.+14     	; 0x1a0 <ADC_init+0xe2>
 192:	04 30       	cpi	r16, 0x04	; 4
 194:	61 f0       	breq	.+24     	; 0x1ae <ADC_init+0xf0>
 196:	08 30       	cpi	r16, 0x08	; 8
 198:	81 f0       	breq	.+32     	; 0x1ba <ADC_init+0xfc>
 19a:	02 30       	cpi	r16, 0x02	; 2
 19c:	61 f5       	brne	.+88     	; 0x1f6 <ADC_init+0x138>
 19e:	30 c0       	rjmp	.+96     	; 0x200 <ADC_init+0x142>
 1a0:	00 34       	cpi	r16, 0x40	; 64
 1a2:	e9 f0       	breq	.+58     	; 0x1de <ADC_init+0x120>
 1a4:	00 38       	cpi	r16, 0x80	; 128
 1a6:	09 f1       	breq	.+66     	; 0x1ea <ADC_init+0x12c>
 1a8:	00 32       	cpi	r16, 0x20	; 32
 1aa:	29 f5       	brne	.+74     	; 0x1f6 <ADC_init+0x138>
 1ac:	12 c0       	rjmp	.+36     	; 0x1d2 <ADC_init+0x114>
		case 2:
		break;
		case 4:
		ADCSRA |= (1<<ADPS1);
 1ae:	ea e7       	ldi	r30, 0x7A	; 122
 1b0:	f0 e0       	ldi	r31, 0x00	; 0
 1b2:	80 81       	ld	r24, Z
 1b4:	82 60       	ori	r24, 0x02	; 2
 1b6:	80 83       	st	Z, r24
		break;
 1b8:	23 c0       	rjmp	.+70     	; 0x200 <ADC_init+0x142>
		case 8:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0);
 1ba:	ea e7       	ldi	r30, 0x7A	; 122
 1bc:	f0 e0       	ldi	r31, 0x00	; 0
 1be:	80 81       	ld	r24, Z
 1c0:	83 60       	ori	r24, 0x03	; 3
 1c2:	80 83       	st	Z, r24
		break;
 1c4:	1d c0       	rjmp	.+58     	; 0x200 <ADC_init+0x142>
		case 16:
		ADCSRA |= (1<<ADPS2);
 1c6:	ea e7       	ldi	r30, 0x7A	; 122
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	80 81       	ld	r24, Z
 1cc:	84 60       	ori	r24, 0x04	; 4
 1ce:	80 83       	st	Z, r24
		break;
 1d0:	17 c0       	rjmp	.+46     	; 0x200 <ADC_init+0x142>
		case 32:
		ADCSRA |= (1<<ADPS2)| (1<<ADPS0);
 1d2:	ea e7       	ldi	r30, 0x7A	; 122
 1d4:	f0 e0       	ldi	r31, 0x00	; 0
 1d6:	80 81       	ld	r24, Z
 1d8:	85 60       	ori	r24, 0x05	; 5
 1da:	80 83       	st	Z, r24
		break;
 1dc:	11 c0       	rjmp	.+34     	; 0x200 <ADC_init+0x142>
		case 64:
		ADCSRA |= (1<<ADPS1) |(1<<ADPS2);
 1de:	ea e7       	ldi	r30, 0x7A	; 122
 1e0:	f0 e0       	ldi	r31, 0x00	; 0
 1e2:	80 81       	ld	r24, Z
 1e4:	86 60       	ori	r24, 0x06	; 6
 1e6:	80 83       	st	Z, r24
		break;
 1e8:	0b c0       	rjmp	.+22     	; 0x200 <ADC_init+0x142>
		case 128:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0)|(1<<ADPS2);
 1ea:	ea e7       	ldi	r30, 0x7A	; 122
 1ec:	f0 e0       	ldi	r31, 0x00	; 0
 1ee:	80 81       	ld	r24, Z
 1f0:	87 60       	ori	r24, 0x07	; 7
 1f2:	80 83       	st	Z, r24
		break;
 1f4:	05 c0       	rjmp	.+10     	; 0x200 <ADC_init+0x142>
		default:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0)|(1<<ADPS2);
 1f6:	ea e7       	ldi	r30, 0x7A	; 122
 1f8:	f0 e0       	ldi	r31, 0x00	; 0
 1fa:	80 81       	ld	r24, Z
 1fc:	87 60       	ori	r24, 0x07	; 7
 1fe:	80 83       	st	Z, r24
		break;
	}
	
	
	//ADCSRA |= (1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0); //Interrupciones - Prescaler 128
	ADCSRA |= (1<<ADEN)|(1<<ADSC); //Habilitar ADC e iniciar conversión
 200:	ea e7       	ldi	r30, 0x7A	; 122
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	80 81       	ld	r24, Z
 206:	80 6c       	ori	r24, 0xC0	; 192
 208:	80 83       	st	Z, r24
 20a:	0f 91       	pop	r16
 20c:	08 95       	ret

0000020e <setup>:
}

//************Funciones************


void setup(){
 20e:	0f 93       	push	r16
 210:	1f 93       	push	r17
    cli();
 212:	f8 94       	cli
    //CLKPR = (1<< CLKPCE);
    //CLKPR |= (1<<CLKPS2);    //1Mhz
    
    UCSR0B = 0;                //Comunicación serial
 214:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
	
	//Puerto C como entrada y pullup deshabilitado.
	DDRC=0x00;
 218:	17 b8       	out	0x07, r1	; 7
	PORTC=0x00;
 21a:	18 b8       	out	0x08, r1	; 8
	
	DDRB = 0;
 21c:	14 b8       	out	0x04, r1	; 4
	DDRB |= (1 << DDB3)|(1 << DDB2)|(1 << DDB1); //Configurar el puerto de Led
 21e:	84 b1       	in	r24, 0x04	; 4
 220:	8e 60       	ori	r24, 0x0E	; 14
 222:	84 b9       	out	0x04, r24	; 4
	PORTB=0;
 224:	15 b8       	out	0x05, r1	; 5
	
	initPWM1(comparador, OFF, mode_PWM, prescaler_PWM, periodo);
 226:	0f e3       	ldi	r16, 0x3F	; 63
 228:	1c e9       	ldi	r17, 0x9C	; 156
 22a:	28 e0       	ldi	r18, 0x08	; 8
 22c:	30 e0       	ldi	r19, 0x00	; 0
 22e:	4e e0       	ldi	r20, 0x0E	; 14
 230:	60 e0       	ldi	r22, 0x00	; 0
 232:	82 e0       	ldi	r24, 0x02	; 2
 234:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <initPWM1>
	ADC_init(ON, Vref_5V,canal_ADC,ON,prescaler_ADC);
 238:	40 91 05 01 	lds	r20, 0x0105	; 0x800105 <canal_ADC>
 23c:	00 e8       	ldi	r16, 0x80	; 128
 23e:	21 e0       	ldi	r18, 0x01	; 1
 240:	65 e0       	ldi	r22, 0x05	; 5
 242:	81 e0       	ldi	r24, 0x01	; 1
 244:	0e 94 5f 00 	call	0xbe	; 0xbe <ADC_init>
	//F_cpu 16MHz y prescaler de 8
	init_TIMER0(prescaler_TIMER0, T0_value, OFF, ON);				//Interrupción cada 0.10 ms --> periodo = 0.08 ms *255 = 20 ms
 248:	21 e0       	ldi	r18, 0x01	; 1
 24a:	40 e0       	ldi	r20, 0x00	; 0
 24c:	6f e5       	ldi	r22, 0x5F	; 95
 24e:	88 e0       	ldi	r24, 0x08	; 8
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	0e 94 c7 02 	call	0x58e	; 0x58e <init_TIMER0>
	TCNT0=0;
 256:	16 bc       	out	0x26, r1	; 38
    sei();
 258:	78 94       	sei
}
 25a:	1f 91       	pop	r17
 25c:	0f 91       	pop	r16
 25e:	08 95       	ret

00000260 <main>:
volatile uint8_t DUT_LED = 0; //Duty cycle del led
volatile uint8_t  contador_led = 0;	//contador del led

int main()
{
    setup();
 260:	0e 94 07 01 	call	0x20e	; 0x20e <setup>
    while (1)
    {
		if (contador_led<DUT_LED){
 264:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 268:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <DUT_LED>
 26c:	98 17       	cp	r25, r24
 26e:	20 f4       	brcc	.+8      	; 0x278 <main+0x18>
			PORTB |= (1<<PORTB3);
 270:	85 b1       	in	r24, 0x05	; 5
 272:	88 60       	ori	r24, 0x08	; 8
 274:	85 b9       	out	0x05, r24	; 5
 276:	09 c0       	rjmp	.+18     	; 0x28a <main+0x2a>
		}
		else if (contador_led>=DUT_LED){
 278:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 27c:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <DUT_LED>
 280:	98 17       	cp	r25, r24
 282:	18 f0       	brcs	.+6      	; 0x28a <main+0x2a>
			PORTB &= ~(1<<PORTB3);
 284:	85 b1       	in	r24, 0x05	; 5
 286:	87 7f       	andi	r24, 0xF7	; 247
 288:	85 b9       	out	0x05, r24	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 28a:	8f e9       	ldi	r24, 0x9F	; 159
 28c:	9f e0       	ldi	r25, 0x0F	; 15
 28e:	01 97       	sbiw	r24, 0x01	; 1
 290:	f1 f7       	brne	.-4      	; 0x28e <main+0x2e>
 292:	00 c0       	rjmp	.+0      	; 0x294 <main+0x34>
 294:	00 00       	nop
 296:	e6 cf       	rjmp	.-52     	; 0x264 <main+0x4>

00000298 <__vector_21>:
    sei();
}


//************Interrupciones************
ISR(ADC_vect){
 298:	1f 92       	push	r1
 29a:	0f 92       	push	r0
 29c:	0f b6       	in	r0, 0x3f	; 63
 29e:	0f 92       	push	r0
 2a0:	11 24       	eor	r1, r1
 2a2:	0f 93       	push	r16
 2a4:	2f 93       	push	r18
 2a6:	3f 93       	push	r19
 2a8:	4f 93       	push	r20
 2aa:	5f 93       	push	r21
 2ac:	6f 93       	push	r22
 2ae:	7f 93       	push	r23
 2b0:	8f 93       	push	r24
 2b2:	9f 93       	push	r25
 2b4:	af 93       	push	r26
 2b6:	bf 93       	push	r27
 2b8:	ef 93       	push	r30
 2ba:	ff 93       	push	r31
	
	//Actualizamos el valor del Dutty cycle
    valorADC = ADCH;        // Leemos solo ADCH por justificación izquierda
 2bc:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 2c0:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <valorADC>
	DUT = DutyCycle(valorADC);
 2c4:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <valorADC>
 2c8:	0e 94 c9 01 	call	0x392	; 0x392 <DutyCycle>
 2cc:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <DUT+0x1>
 2d0:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <DUT>
	switch(canal_ADC){
 2d4:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <canal_ADC>
 2d8:	81 30       	cpi	r24, 0x01	; 1
 2da:	69 f0       	breq	.+26     	; 0x2f6 <__vector_21+0x5e>
 2dc:	18 f0       	brcs	.+6      	; 0x2e4 <__vector_21+0x4c>
 2de:	82 30       	cpi	r24, 0x02	; 2
 2e0:	99 f0       	breq	.+38     	; 0x308 <__vector_21+0x70>
 2e2:	18 c0       	rjmp	.+48     	; 0x314 <__vector_21+0x7c>
		case 0:
		OCR1B = DUT;            // Actualizamos el duty cycle
 2e4:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <DUT>
 2e8:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <DUT+0x1>
 2ec:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 2f0:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
		break;
 2f4:	0f c0       	rjmp	.+30     	; 0x314 <__vector_21+0x7c>
		case 1:
		OCR1A = DUT;			// Actualizamos el duty cycle
 2f6:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <DUT>
 2fa:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <DUT+0x1>
 2fe:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 302:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
		break;
 306:	06 c0       	rjmp	.+12     	; 0x314 <__vector_21+0x7c>
		case 2:
		DUT_LED=DutyCycle_LED(valorADC);
 308:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <valorADC>
 30c:	0e 94 09 03 	call	0x612	; 0x612 <DutyCycle_LED>
 310:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <DUT_LED>
		default:
		break;
	}
	
	//Multiplexeo de canales de ADC para la proxuma lectura.
	if (canal_ADC>=2){
 314:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <canal_ADC>
 318:	82 30       	cpi	r24, 0x02	; 2
 31a:	18 f0       	brcs	.+6      	; 0x322 <__vector_21+0x8a>
		canal_ADC=0;
 31c:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <canal_ADC>
 320:	05 c0       	rjmp	.+10     	; 0x32c <__vector_21+0x94>
	}
	else {
		canal_ADC++;
 322:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <canal_ADC>
 326:	8f 5f       	subi	r24, 0xFF	; 255
 328:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <canal_ADC>
	}
	
	//Reconfiguracion del ADC
	ADC_init(ON, Vref_5V,canal_ADC,ON,prescaler_ADC);
 32c:	40 91 05 01 	lds	r20, 0x0105	; 0x800105 <canal_ADC>
 330:	00 e8       	ldi	r16, 0x80	; 128
 332:	21 e0       	ldi	r18, 0x01	; 1
 334:	65 e0       	ldi	r22, 0x05	; 5
 336:	81 e0       	ldi	r24, 0x01	; 1
 338:	0e 94 5f 00 	call	0xbe	; 0xbe <ADC_init>
}
 33c:	ff 91       	pop	r31
 33e:	ef 91       	pop	r30
 340:	bf 91       	pop	r27
 342:	af 91       	pop	r26
 344:	9f 91       	pop	r25
 346:	8f 91       	pop	r24
 348:	7f 91       	pop	r23
 34a:	6f 91       	pop	r22
 34c:	5f 91       	pop	r21
 34e:	4f 91       	pop	r20
 350:	3f 91       	pop	r19
 352:	2f 91       	pop	r18
 354:	0f 91       	pop	r16
 356:	0f 90       	pop	r0
 358:	0f be       	out	0x3f, r0	; 63
 35a:	0f 90       	pop	r0
 35c:	1f 90       	pop	r1
 35e:	18 95       	reti

00000360 <__vector_16>:

ISR(TIMER0_OVF_vect){
 360:	1f 92       	push	r1
 362:	0f 92       	push	r0
 364:	0f b6       	in	r0, 0x3f	; 63
 366:	0f 92       	push	r0
 368:	11 24       	eor	r1, r1
 36a:	8f 93       	push	r24
	contador_led++;
 36c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 370:	8f 5f       	subi	r24, 0xFF	; 255
 372:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
	if (contador_led==255){
 376:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 37a:	8f 3f       	cpi	r24, 0xFF	; 255
 37c:	11 f4       	brne	.+4      	; 0x382 <__vector_16+0x22>
		contador_led=0;	//Reiniciamos el contador.
 37e:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
	}
	TCNT0=T0_value;			
 382:	8f e5       	ldi	r24, 0x5F	; 95
 384:	86 bd       	out	0x26, r24	; 38
}
 386:	8f 91       	pop	r24
 388:	0f 90       	pop	r0
 38a:	0f be       	out	0x3f, r0	; 63
 38c:	0f 90       	pop	r0
 38e:	1f 90       	pop	r1
 390:	18 95       	reti

00000392 <DutyCycle>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include <stdint.h>

uint16_t DutyCycle(uint8_t lec_ADC){
	return (1010UL + lec_ADC * (4000UL/255));
 392:	2f e0       	ldi	r18, 0x0F	; 15
 394:	82 9f       	mul	r24, r18
 396:	c0 01       	movw	r24, r0
 398:	11 24       	eor	r1, r1
}
 39a:	8e 50       	subi	r24, 0x0E	; 14
 39c:	9c 4f       	sbci	r25, 0xFC	; 252
 39e:	08 95       	ret

000003a0 <initPWM1>:

	void initPWM1(uint8_t compare, uint8_t inv, uint8_t mode, uint16_t prescaler, uint16_t periodo) {
 3a0:	0f 93       	push	r16
 3a2:	1f 93       	push	r17
		TCCR1A = 0;
 3a4:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
		TCCR1B = 0;
 3a8:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	
		//OCR1B
		if (compare==0){
 3ac:	81 11       	cpse	r24, r1
 3ae:	0e c0       	rjmp	.+28     	; 0x3cc <initPWM1+0x2c>
			if (inv==0) {
 3b0:	61 11       	cpse	r22, r1
 3b2:	06 c0       	rjmp	.+12     	; 0x3c0 <initPWM1+0x20>
				TCCR1A |= (1<<COM1B1);	//No invertido
 3b4:	a0 e8       	ldi	r26, 0x80	; 128
 3b6:	b0 e0       	ldi	r27, 0x00	; 0
 3b8:	8c 91       	ld	r24, X
 3ba:	80 62       	ori	r24, 0x20	; 32
 3bc:	8c 93       	st	X, r24
 3be:	25 c0       	rjmp	.+74     	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
			}
			else {
				TCCR1A |= (1<<COM1B1) | (1<<COM1B0); 
 3c0:	a0 e8       	ldi	r26, 0x80	; 128
 3c2:	b0 e0       	ldi	r27, 0x00	; 0
 3c4:	8c 91       	ld	r24, X
 3c6:	80 63       	ori	r24, 0x30	; 48
 3c8:	8c 93       	st	X, r24
 3ca:	1f c0       	rjmp	.+62     	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
			}
		}
		//OCR1A
		else if (compare==1) {
 3cc:	81 30       	cpi	r24, 0x01	; 1
 3ce:	71 f4       	brne	.+28     	; 0x3ec <initPWM1+0x4c>
			if (inv==0) {
 3d0:	61 11       	cpse	r22, r1
 3d2:	06 c0       	rjmp	.+12     	; 0x3e0 <initPWM1+0x40>
				TCCR1A |= (1<<COM1A1);
 3d4:	a0 e8       	ldi	r26, 0x80	; 128
 3d6:	b0 e0       	ldi	r27, 0x00	; 0
 3d8:	8c 91       	ld	r24, X
 3da:	80 68       	ori	r24, 0x80	; 128
 3dc:	8c 93       	st	X, r24
 3de:	15 c0       	rjmp	.+42     	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
			}
			else {
				TCCR1A |= (1<<COM1A1) | (1<<COM1A0);
 3e0:	a0 e8       	ldi	r26, 0x80	; 128
 3e2:	b0 e0       	ldi	r27, 0x00	; 0
 3e4:	8c 91       	ld	r24, X
 3e6:	80 6c       	ori	r24, 0xC0	; 192
 3e8:	8c 93       	st	X, r24
 3ea:	0f c0       	rjmp	.+30     	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
			}
		}
		//Esta es util para inicializar el timer1 con las dos señales PWM 
		else if (compare==2){
 3ec:	82 30       	cpi	r24, 0x02	; 2
 3ee:	69 f4       	brne	.+26     	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
			if (inv==0) {
 3f0:	61 11       	cpse	r22, r1
 3f2:	06 c0       	rjmp	.+12     	; 0x400 <__EEPROM_REGION_LENGTH__>
				TCCR1A |= (1<<COM1A1)|(1<<COM1B1);
 3f4:	a0 e8       	ldi	r26, 0x80	; 128
 3f6:	b0 e0       	ldi	r27, 0x00	; 0
 3f8:	8c 91       	ld	r24, X
 3fa:	80 6a       	ori	r24, 0xA0	; 160
 3fc:	8c 93       	st	X, r24
 3fe:	05 c0       	rjmp	.+10     	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
			}
			else {
				TCCR1A |= (1<<COM1A1) | (1<<COM1A0)|(1<<COM1B1) | (1<<COM1B0);
 400:	a0 e8       	ldi	r26, 0x80	; 128
 402:	b0 e0       	ldi	r27, 0x00	; 0
 404:	8c 91       	ld	r24, X
 406:	80 6f       	ori	r24, 0xF0	; 240
 408:	8c 93       	st	X, r24
			}
		}
	
		switch (mode)
 40a:	50 e0       	ldi	r21, 0x00	; 0
 40c:	fa 01       	movw	r30, r20
 40e:	31 97       	sbiw	r30, 0x01	; 1
 410:	ef 30       	cpi	r30, 0x0F	; 15
 412:	f1 05       	cpc	r31, r1
 414:	08 f0       	brcs	.+2      	; 0x418 <__EEPROM_REGION_LENGTH__+0x18>
 416:	74 c0       	rjmp	.+232    	; 0x500 <__EEPROM_REGION_LENGTH__+0x100>
 418:	e4 5c       	subi	r30, 0xC4	; 196
 41a:	ff 4f       	sbci	r31, 0xFF	; 255
 41c:	0c 94 0a 03 	jmp	0x614	; 0x614 <__tablejump2__>
		{
			case 1:	 //PWM Phase correct 8 bits
			TCCR1A |= (1<<WGM10);						
 420:	e0 e8       	ldi	r30, 0x80	; 128
 422:	f0 e0       	ldi	r31, 0x00	; 0
 424:	80 81       	ld	r24, Z
 426:	81 60       	ori	r24, 0x01	; 1
 428:	80 83       	st	Z, r24
			break;
 42a:	74 c0       	rjmp	.+232    	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 2:	//PWM Phase correct 9 bits		
			TCCR1A |= (1<<WGM11);
 42c:	e0 e8       	ldi	r30, 0x80	; 128
 42e:	f0 e0       	ldi	r31, 0x00	; 0
 430:	80 81       	ld	r24, Z
 432:	82 60       	ori	r24, 0x02	; 2
 434:	80 83       	st	Z, r24
			break;
 436:	6e c0       	rjmp	.+220    	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 3:	//PWM Phase correct 10 bits
			TCCR1A |= (1<<WGM11) | (1<<WGM10);     
 438:	e0 e8       	ldi	r30, 0x80	; 128
 43a:	f0 e0       	ldi	r31, 0x00	; 0
 43c:	80 81       	ld	r24, Z
 43e:	83 60       	ori	r24, 0x03	; 3
 440:	80 83       	st	Z, r24
			break;
 442:	68 c0       	rjmp	.+208    	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 5:	//PWM Fast 8 bits
			TCCR1A |=  (1<<WGM10);
 444:	e0 e8       	ldi	r30, 0x80	; 128
 446:	f0 e0       	ldi	r31, 0x00	; 0
 448:	80 81       	ld	r24, Z
 44a:	81 60       	ori	r24, 0x01	; 1
 44c:	80 83       	st	Z, r24
			TCCR1B |= (1<<WGM12);
 44e:	e1 e8       	ldi	r30, 0x81	; 129
 450:	f0 e0       	ldi	r31, 0x00	; 0
 452:	80 81       	ld	r24, Z
 454:	88 60       	ori	r24, 0x08	; 8
 456:	80 83       	st	Z, r24
			break;
 458:	5d c0       	rjmp	.+186    	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 6: //PWM Fast 9 bits
			TCCR1A |= (1<<WGM11);
 45a:	e0 e8       	ldi	r30, 0x80	; 128
 45c:	f0 e0       	ldi	r31, 0x00	; 0
 45e:	80 81       	ld	r24, Z
 460:	82 60       	ori	r24, 0x02	; 2
 462:	80 83       	st	Z, r24
			TCCR1B |= (1<<WGM12);
 464:	e1 e8       	ldi	r30, 0x81	; 129
 466:	f0 e0       	ldi	r31, 0x00	; 0
 468:	80 81       	ld	r24, Z
 46a:	88 60       	ori	r24, 0x08	; 8
 46c:	80 83       	st	Z, r24
			break;
 46e:	52 c0       	rjmp	.+164    	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 7: //PWM Fast 10 bits
			TCCR1A |= (1<<WGM11) | (1<<WGM10);
 470:	e0 e8       	ldi	r30, 0x80	; 128
 472:	f0 e0       	ldi	r31, 0x00	; 0
 474:	80 81       	ld	r24, Z
 476:	83 60       	ori	r24, 0x03	; 3
 478:	80 83       	st	Z, r24
			TCCR1B |= (1<<WGM12);
 47a:	e1 e8       	ldi	r30, 0x81	; 129
 47c:	f0 e0       	ldi	r31, 0x00	; 0
 47e:	80 81       	ld	r24, Z
 480:	88 60       	ori	r24, 0x08	; 8
 482:	80 83       	st	Z, r24
			break;
 484:	47 c0       	rjmp	.+142    	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 8: //PWM Phase and frecuency correct TOP=ICR1 
			TCCR1B |= (1<<WGM13);
 486:	e1 e8       	ldi	r30, 0x81	; 129
 488:	f0 e0       	ldi	r31, 0x00	; 0
 48a:	80 81       	ld	r24, Z
 48c:	80 61       	ori	r24, 0x10	; 16
 48e:	80 83       	st	Z, r24
			break;
 490:	41 c0       	rjmp	.+130    	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 9:	//PWM Phase and frecuency correct TOP=OCR1A 
			TCCR1B |= (1<<WGM13);
 492:	e1 e8       	ldi	r30, 0x81	; 129
 494:	f0 e0       	ldi	r31, 0x00	; 0
 496:	80 81       	ld	r24, Z
 498:	80 61       	ori	r24, 0x10	; 16
 49a:	80 83       	st	Z, r24
			TCCR1A |= (1<<WGM10);
 49c:	e0 e8       	ldi	r30, 0x80	; 128
 49e:	f0 e0       	ldi	r31, 0x00	; 0
 4a0:	80 81       	ld	r24, Z
 4a2:	81 60       	ori	r24, 0x01	; 1
 4a4:	80 83       	st	Z, r24
			break;
 4a6:	36 c0       	rjmp	.+108    	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 10: //PWM Phase correct TOP=ICR1 
			TCCR1B |= (1<<WGM13);
 4a8:	e1 e8       	ldi	r30, 0x81	; 129
 4aa:	f0 e0       	ldi	r31, 0x00	; 0
 4ac:	80 81       	ld	r24, Z
 4ae:	80 61       	ori	r24, 0x10	; 16
 4b0:	80 83       	st	Z, r24
			TCCR1A |= (1<<WGM11);
 4b2:	e0 e8       	ldi	r30, 0x80	; 128
 4b4:	f0 e0       	ldi	r31, 0x00	; 0
 4b6:	80 81       	ld	r24, Z
 4b8:	82 60       	ori	r24, 0x02	; 2
 4ba:	80 83       	st	Z, r24
			break;
 4bc:	2b c0       	rjmp	.+86     	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 11: //PWM Phase correct TOP=OCR1A 
			TCCR1A |= (1<<WGM11) | (1<<WGM10);
 4be:	e0 e8       	ldi	r30, 0x80	; 128
 4c0:	f0 e0       	ldi	r31, 0x00	; 0
 4c2:	80 81       	ld	r24, Z
 4c4:	83 60       	ori	r24, 0x03	; 3
 4c6:	80 83       	st	Z, r24
			TCCR1B |= (1<<WGM13);
 4c8:	e1 e8       	ldi	r30, 0x81	; 129
 4ca:	f0 e0       	ldi	r31, 0x00	; 0
 4cc:	80 81       	ld	r24, Z
 4ce:	80 61       	ori	r24, 0x10	; 16
 4d0:	80 83       	st	Z, r24
			break;
 4d2:	20 c0       	rjmp	.+64     	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 14: //PWM Fast TOP=ICR1
			TCCR1A |= (1<<WGM11);
 4d4:	e0 e8       	ldi	r30, 0x80	; 128
 4d6:	f0 e0       	ldi	r31, 0x00	; 0
 4d8:	80 81       	ld	r24, Z
 4da:	82 60       	ori	r24, 0x02	; 2
 4dc:	80 83       	st	Z, r24
			TCCR1B |= (1<<WGM12) | (1<<WGM13);
 4de:	e1 e8       	ldi	r30, 0x81	; 129
 4e0:	f0 e0       	ldi	r31, 0x00	; 0
 4e2:	80 81       	ld	r24, Z
 4e4:	88 61       	ori	r24, 0x18	; 24
 4e6:	80 83       	st	Z, r24
			break;
 4e8:	15 c0       	rjmp	.+42     	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			case 15: //PWM Fast TOP=OCR1A 
			TCCR1A |= (1<<WGM11) | (1<<WGM10);
 4ea:	e0 e8       	ldi	r30, 0x80	; 128
 4ec:	f0 e0       	ldi	r31, 0x00	; 0
 4ee:	80 81       	ld	r24, Z
 4f0:	83 60       	ori	r24, 0x03	; 3
 4f2:	80 83       	st	Z, r24
			TCCR1B |= (1<<WGM12) | (1<<WGM13);
 4f4:	e1 e8       	ldi	r30, 0x81	; 129
 4f6:	f0 e0       	ldi	r31, 0x00	; 0
 4f8:	80 81       	ld	r24, Z
 4fa:	88 61       	ori	r24, 0x18	; 24
 4fc:	80 83       	st	Z, r24
			break;
 4fe:	0a c0       	rjmp	.+20     	; 0x514 <__EEPROM_REGION_LENGTH__+0x114>
		
			default:	
			TCCR1A |= (1<<WGM11);
 500:	e0 e8       	ldi	r30, 0x80	; 128
 502:	f0 e0       	ldi	r31, 0x00	; 0
 504:	80 81       	ld	r24, Z
 506:	82 60       	ori	r24, 0x02	; 2
 508:	80 83       	st	Z, r24
			TCCR1B |= (1<<WGM12) | (1<<WGM13);
 50a:	e1 e8       	ldi	r30, 0x81	; 129
 50c:	f0 e0       	ldi	r31, 0x00	; 0
 50e:	80 81       	ld	r24, Z
 510:	88 61       	ori	r24, 0x18	; 24
 512:	80 83       	st	Z, r24
			break;
		}
	
		switch (prescaler){
 514:	20 34       	cpi	r18, 0x40	; 64
 516:	31 05       	cpc	r19, r1
 518:	e1 f0       	breq	.+56     	; 0x552 <__EEPROM_REGION_LENGTH__+0x152>
 51a:	38 f4       	brcc	.+14     	; 0x52a <__EEPROM_REGION_LENGTH__+0x12a>
 51c:	21 30       	cpi	r18, 0x01	; 1
 51e:	31 05       	cpc	r19, r1
 520:	61 f0       	breq	.+24     	; 0x53a <__EEPROM_REGION_LENGTH__+0x13a>
 522:	28 30       	cpi	r18, 0x08	; 8
 524:	31 05       	cpc	r19, r1
 526:	79 f0       	breq	.+30     	; 0x546 <__EEPROM_REGION_LENGTH__+0x146>
 528:	26 c0       	rjmp	.+76     	; 0x576 <__EEPROM_REGION_LENGTH__+0x176>
 52a:	21 15       	cp	r18, r1
 52c:	81 e0       	ldi	r24, 0x01	; 1
 52e:	38 07       	cpc	r19, r24
 530:	b1 f0       	breq	.+44     	; 0x55e <__EEPROM_REGION_LENGTH__+0x15e>
 532:	21 15       	cp	r18, r1
 534:	34 40       	sbci	r19, 0x04	; 4
 536:	c9 f0       	breq	.+50     	; 0x56a <__EEPROM_REGION_LENGTH__+0x16a>
 538:	1e c0       	rjmp	.+60     	; 0x576 <__EEPROM_REGION_LENGTH__+0x176>
			case 1:
			TCCR1B |= (1<<CS10);
 53a:	e1 e8       	ldi	r30, 0x81	; 129
 53c:	f0 e0       	ldi	r31, 0x00	; 0
 53e:	80 81       	ld	r24, Z
 540:	81 60       	ori	r24, 0x01	; 1
 542:	80 83       	st	Z, r24
			break;
 544:	1d c0       	rjmp	.+58     	; 0x580 <__EEPROM_REGION_LENGTH__+0x180>
			case 8:
			TCCR1B |= (1<<CS11);
 546:	e1 e8       	ldi	r30, 0x81	; 129
 548:	f0 e0       	ldi	r31, 0x00	; 0
 54a:	80 81       	ld	r24, Z
 54c:	82 60       	ori	r24, 0x02	; 2
 54e:	80 83       	st	Z, r24
			break;
 550:	17 c0       	rjmp	.+46     	; 0x580 <__EEPROM_REGION_LENGTH__+0x180>
			case 64:
			TCCR1B |= (1<<CS10)|(1<<CS11);
 552:	e1 e8       	ldi	r30, 0x81	; 129
 554:	f0 e0       	ldi	r31, 0x00	; 0
 556:	80 81       	ld	r24, Z
 558:	83 60       	ori	r24, 0x03	; 3
 55a:	80 83       	st	Z, r24
			break;
 55c:	11 c0       	rjmp	.+34     	; 0x580 <__EEPROM_REGION_LENGTH__+0x180>
			case 256:
			TCCR1B |= (1<<CS12);
 55e:	e1 e8       	ldi	r30, 0x81	; 129
 560:	f0 e0       	ldi	r31, 0x00	; 0
 562:	80 81       	ld	r24, Z
 564:	84 60       	ori	r24, 0x04	; 4
 566:	80 83       	st	Z, r24
			break;
 568:	0b c0       	rjmp	.+22     	; 0x580 <__EEPROM_REGION_LENGTH__+0x180>
			case 1024:
			TCCR1B |= (1<<CS10)|(1<<CS12);
 56a:	e1 e8       	ldi	r30, 0x81	; 129
 56c:	f0 e0       	ldi	r31, 0x00	; 0
 56e:	80 81       	ld	r24, Z
 570:	85 60       	ori	r24, 0x05	; 5
 572:	80 83       	st	Z, r24
			break;
 574:	05 c0       	rjmp	.+10     	; 0x580 <__EEPROM_REGION_LENGTH__+0x180>
			default:
			TCCR1B &= ~((1<<CS10)|(1<<CS12)|(1<<CS11));
 576:	e1 e8       	ldi	r30, 0x81	; 129
 578:	f0 e0       	ldi	r31, 0x00	; 0
 57a:	80 81       	ld	r24, Z
 57c:	88 7f       	andi	r24, 0xF8	; 248
 57e:	80 83       	st	Z, r24
			break;
			}	
	
		ICR1 = periodo;   // TOP value para 50Hz
 580:	10 93 87 00 	sts	0x0087, r17	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 584:	00 93 86 00 	sts	0x0086, r16	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
 588:	1f 91       	pop	r17
 58a:	0f 91       	pop	r16
 58c:	08 95       	ret

0000058e <init_TIMER0>:
#include <stdint.h>
#define NORMAL 0
#define CTC 1

void init_TIMER0(uint16_t prescaler, uint8_t contador, uint8_t mode, uint8_t interrupt){
	TCCR0A=0;
 58e:	14 bc       	out	0x24, r1	; 36
	TCCR0B=0;
 590:	15 bc       	out	0x25, r1	; 37
	OCR0A=0;
 592:	17 bc       	out	0x27, r1	; 39
	TCNT0=0;
 594:	16 bc       	out	0x26, r1	; 38
	TIMSK0=0;
 596:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
	
	switch (mode){
 59a:	41 30       	cpi	r20, 0x01	; 1
 59c:	61 f4       	brne	.+24     	; 0x5b6 <init_TIMER0+0x28>
		case CTC:
		TCCR0A|= (1<<WGM01);
 59e:	34 b5       	in	r19, 0x24	; 36
 5a0:	32 60       	ori	r19, 0x02	; 2
 5a2:	34 bd       	out	0x24, r19	; 36
		if (interrupt==1){
 5a4:	21 30       	cpi	r18, 0x01	; 1
 5a6:	29 f4       	brne	.+10     	; 0x5b2 <init_TIMER0+0x24>
			TIMSK0 |= (1<<OCIE0A);
 5a8:	ee e6       	ldi	r30, 0x6E	; 110
 5aa:	f0 e0       	ldi	r31, 0x00	; 0
 5ac:	20 81       	ld	r18, Z
 5ae:	22 60       	ori	r18, 0x02	; 2
 5b0:	20 83       	st	Z, r18
		}
		OCR0A=contador;
 5b2:	67 bd       	out	0x27, r22	; 39
		break;
 5b4:	08 c0       	rjmp	.+16     	; 0x5c6 <init_TIMER0+0x38>
		default: //Normal
		if (interrupt==1){
 5b6:	21 30       	cpi	r18, 0x01	; 1
 5b8:	29 f4       	brne	.+10     	; 0x5c4 <init_TIMER0+0x36>
			TIMSK0 |= (1<<TOIE0);
 5ba:	ee e6       	ldi	r30, 0x6E	; 110
 5bc:	f0 e0       	ldi	r31, 0x00	; 0
 5be:	20 81       	ld	r18, Z
 5c0:	21 60       	ori	r18, 0x01	; 1
 5c2:	20 83       	st	Z, r18
		}
		TCNT0=contador;
 5c4:	66 bd       	out	0x26, r22	; 38
		break;
	}
	
	switch (prescaler){
 5c6:	80 34       	cpi	r24, 0x40	; 64
 5c8:	91 05       	cpc	r25, r1
 5ca:	b9 f0       	breq	.+46     	; 0x5fa <init_TIMER0+0x6c>
 5cc:	30 f4       	brcc	.+12     	; 0x5da <init_TIMER0+0x4c>
 5ce:	81 30       	cpi	r24, 0x01	; 1
 5d0:	91 05       	cpc	r25, r1
 5d2:	59 f0       	breq	.+22     	; 0x5ea <init_TIMER0+0x5c>
 5d4:	08 97       	sbiw	r24, 0x08	; 8
 5d6:	69 f0       	breq	.+26     	; 0x5f2 <init_TIMER0+0x64>
 5d8:	08 95       	ret
 5da:	81 15       	cp	r24, r1
 5dc:	21 e0       	ldi	r18, 0x01	; 1
 5de:	92 07       	cpc	r25, r18
 5e0:	81 f0       	breq	.+32     	; 0x602 <init_TIMER0+0x74>
 5e2:	81 15       	cp	r24, r1
 5e4:	94 40       	sbci	r25, 0x04	; 4
 5e6:	89 f0       	breq	.+34     	; 0x60a <init_TIMER0+0x7c>
 5e8:	08 95       	ret
		case 1: //not prescaling
		TCCR0B |= (1<<CS00);
 5ea:	85 b5       	in	r24, 0x25	; 37
 5ec:	81 60       	ori	r24, 0x01	; 1
 5ee:	85 bd       	out	0x25, r24	; 37
		break;
 5f0:	08 95       	ret
		case 8:
		TCCR0B |= (1<<CS01);
 5f2:	85 b5       	in	r24, 0x25	; 37
 5f4:	82 60       	ori	r24, 0x02	; 2
 5f6:	85 bd       	out	0x25, r24	; 37
		break;
 5f8:	08 95       	ret
		case 64:
		TCCR0B |= (1<<CS00)|(1<<CS01);
 5fa:	85 b5       	in	r24, 0x25	; 37
 5fc:	83 60       	ori	r24, 0x03	; 3
 5fe:	85 bd       	out	0x25, r24	; 37
		break;
 600:	08 95       	ret
		case 256:
		TCCR0B |= (1<<CS02);
 602:	85 b5       	in	r24, 0x25	; 37
 604:	84 60       	ori	r24, 0x04	; 4
 606:	85 bd       	out	0x25, r24	; 37
		break;
 608:	08 95       	ret
		case 1024:
		TCCR0B |= (1<<CS00)|(1<<CS00);
 60a:	85 b5       	in	r24, 0x25	; 37
 60c:	81 60       	ori	r24, 0x01	; 1
 60e:	85 bd       	out	0x25, r24	; 37
 610:	08 95       	ret

00000612 <DutyCycle_LED>:
	
}

uint8_t DutyCycle_LED(uint8_t lec_ADC){
	return (lec_ADC);
 612:	08 95       	ret

00000614 <__tablejump2__>:
 614:	ee 0f       	add	r30, r30
 616:	ff 1f       	adc	r31, r31
 618:	05 90       	lpm	r0, Z+
 61a:	f4 91       	lpm	r31, Z
 61c:	e0 2d       	mov	r30, r0
 61e:	09 94       	ijmp

00000620 <_exit>:
 620:	f8 94       	cli

00000622 <__stop_program>:
 622:	ff cf       	rjmp	.-2      	; 0x622 <__stop_program>
