# NAND Forge â€” Status

## Quick Start pre Claude

Toto je interaktivny circuit builder kde jediny built-in gate je NAND.
Pred zaciatakom prace precitaj:

1. Tento subor â€” aktualny stav, rozhodnutia, poznamky
2. `tech-spec.md` â€” kompletna technicka specifikacia MVP (iteracie 1â€“13)
3. `post-mvp-roadmap.md` â€” post-MVP roadmap (iteracie 14â€“35) â€” **citat az ked je MVP hotove**

---

## Aktualny stav

**Faza:** Implementacia
**Aktualna iteracia:** 6 (DONE)
**Posledna zmena:** Iteracia 6 dokoncena

### Progress tracker

| Iteracia | Nazov | Status |
|---|---|---|
| 1 | Projekt setup + core typy | âœ… DONE |
| 2 | Simulation engine | âœ… DONE |
| 3 | Truth table engine | âœ… DONE |
| 4 | Canvas zaklad | âœ… DONE |
| 5 | Wiring | âœ… DONE |
| 6 | Live simulacia na canvase | âœ… DONE |
| 7 | Module system: ukladanie | â¬œ TODO |
| 8 | Module system: kniznica a pouzitie | â¬œ TODO |
| 9 | Editacia pouziteho modulu + kaskadovanie | â¬œ TODO |
| 10 | Rotacia | â¬œ TODO |
| 11 | Truth table view | â¬œ TODO |
| 12 | Persistencia + export/import | â¬œ TODO |
| 13 | Polish a edge cases | â¬œ TODO |

Statusy: â¬œ TODO | ðŸ”§ IN PROGRESS | âœ… DONE

---

## Klucove architektonicke rozhodnutia

### R1: NAND-first pristup
- Jediny built-in gate je NAND. Vsetko ostatne (NOT, AND, OR, XOR...) si user buduje sam.
- NAND je built-in modul s fixnym `moduleId: "builtin:nand"`, engine ho evaluuje priamo `!(a && b)`.

### R2: Jednotny vizual modulov
- NAND nema specialnu grafiku. Vsetky moduly (vratane NAND) su obdlznik s menom.
- Neexistuje `NandNode.tsx` â€” vsetko renderuje `ModuleNode.tsx`.
- Dovod: konzistencia, jednoduchsi kod, ziadne special cases v renderovani.

### R3: Reference-based moduly (nie snapshot)
- Povodne sme planovali snapshot (kopia pri vlozeni). Zmenene na reference-based uz v MVP.
- Zmena logiky modulu sa propaguje do vsetkych instancii.
- Breaking changes (odobranie pinu) â†’ warning dialog â†’ odpojenie wirov.
- Dovod: NAND-first pristup vyzaduje aby zmena zakladneho modulu (napr. NOT) ovplyvnila vsetko co ho pouziva.

### R4: Truth table ako simulacny cache
- Truth table sa generuje pri ulozeni modulu (nie pri kazdom pouziti).
- Threshold: â‰¤ 16 inputov â†’ lookup table, > 16 â†’ rekurzivna simulacia.
- Lookup je O(1) bez ohladu na zlozitost modulu â€” nepotrebujeme hardcoded logiku pre AND, OR atd.
- Dovod: masivny performance boost pri vnorenych moduloch.

### R5: Canvas = vzdy konkretny modul
- Neexistuje "volny canvas". User vzdy pracuje na pomenovanom module.
- "New Module" â†’ zadaj meno â†’ cisty canvas.
- Klik na modul v library â†’ otvori na editaciu.
- Save uklada aktualny stav modulu, canvas ostava otvoreny.
- Dovod: jednoznacna persistencia â€” vzdy vies co ukladas.

### R6: Piny su vzdy interface piny
- Vsetky Input/Output nody na canvase sa automaticky stanu interface pinmi modulu.
- Aj nepripojene piny su interface piny (warning, nie error).
- Pin mena sa edituju priamo na Input/Output nodoch.
- Dovod: jednoduchost â€” ziadne manualne oznacovanie co je interface a co nie.

### R7: React Flow ako framework
- Validovane: custom handles (viacero pinov na node) â€” OK.
- Validovane: custom edge routing (manhattan) â€” OK.
- Validovane: performance pri 100+ nodoch s dodrzanim pravidiel P1â€“P5 â€” OK.
- Performance pravidla su **povinne od prveho riadku kodu** (vid tech-spec sekcia 7.2).

### R8: Manhattan wiring â€” naivny L/Z-shape
- MVP pouziva jednoduchy 3-segmentovy Z-shape path (horizontal â†’ vertical â†’ horizontal).
- Ziadny pathfinding, ziadne obchadzanie komponentov.
- Dovod: jednoduche, vizualne dostatocne. Pathfinding pride post-MVP.

### R9: Tri-state buffer az po RAM (iteracia 23)
- Tri-state pridava treti stav (Z) do simulacie â€” meni core engine.
- Pre MVP a jednoduchy CPU staci multiplexer (postavitelny z NAND).
- Dovod: nechceme menit core engine kym nie je stabilny.

### R10: Convenience komponenty
- MVP: Constant (0/1), Probe (debug)
- Post-MVP Faza A: Button (pulse) â€” momentany signal
- Post-MVP Faza B: Splitter/Merger, DIP switch, Hex display, LED bar, Tunnel/Label

---

## Otvorene otazky / Buduci vyskum

- React Flow vs vlastny SVG: rozhodnute v prospech React Flow, ale ak sa objavi blocker â†’ fallback plan existuje
- Web Worker pre simulaciu: zvazit az ked sa objavia performance problemy
- Undo/Redo: post-MVP (iteracia 18), command pattern

---

## Poznamky z poslednej session

_Tu sa budu pridavat poznamky z kazdeho pracovneho session. Najnovsie hore._

### Session 2026-02-03 (iteracia 6)
- Refaktorovane `src/engine/simulate.ts`:
  - Nova funkcia `evaluateCircuitFull(circuit, inputs, modules)` â€” vracia `Map<string, boolean>` so VSETKYMI pin values (nodeId:pinId â†’ value)
  - `evaluateCircuit` deleguje na `evaluateCircuitFull` a extrahuje len output node values (zachovane API, existujuce testy OK)
- Pridany `simulationVersion` do `src/store/circuit-store.ts`:
  - Counter inkrementovany pri kazdej simulacne-relevantnej mutacii (addNode, removeNode, addEdge, removeEdge, toggleInputValue, toggleConstantValue, onNodesChange s remove, onEdgesChange s remove)
  - Opraveny bug: `onNodesChange` s typom 'remove' teraz cisti pripojene edges (predtym ostali ovisete)
- Pridany `ProbeNodeData` a `ProbeNodeType` do circuit-store, `addNode` podporuje typ `probe`
- Vytvorene `src/store/simulation-store.ts` â€” Zustand store:
  - `pinValues: Record<string, boolean>` â€” vsetky pin values po simulacii
  - `edgeSignals: Record<string, boolean>` â€” signal pre kazdy edge (podla source output pin)
  - `runSimulation(nodes, edges)` â€” konvertuje AppNode[]/RFEdge[] na engine Circuit, vola `evaluateCircuitFull`, uklada vysledky
  - Interna funkcia `canvasToCircuit` â€” mapuje React Flow typy (circuitInput/circuitOutput/constant/probe/module) na engine typy (input/output/constant/probe/module)
- Vytvorene `src/hooks/useSimulation.ts`:
  - Sleduje `simulationVersion` z circuit store
  - Pri zmene cita nodes/edges cez `getState()` (bez subscribovania na drag/pan)
  - Vola `runSimulation` zo simulation store
- Aktualizovane `src/components/Canvas/ManhattanEdge.tsx`:
  - Cita signal z `useSimulationStore` podla edge ID namiesto edge data
  - Farba: seda (#71717a) pre 0, zelena (#34d399) pre 1, modra (#60a5fa) pre selected
- Aktualizovane `src/components/Canvas/OutputNode.tsx`:
  - Cita signal z `useSimulationStore` podla `pinKey(nodeId, pinId)`
  - LED svieti zelene pri signal=true, seda pri false
- Vytvorene `src/components/Canvas/ProbeNode.tsx`:
  - `React.memo` (P2), 1 target handle vlavo
  - Zobrazuje aktualnu hodnotu (0/1) z simulation store
  - Kompaktny debug nastroj â€” na rozdiel od Output nema meno a nesluzi ako interface pin
- Aktualizovane `src/components/Canvas/Canvas.tsx`:
  - Registrovany `probe: ProbeNode` v `nodeTypes` (mimo komponent, P1)
  - Pridane tlacidlo "+ Probe" v paneli
  - Volany `useSimulation()` hook v `CanvasInner`
- Verifikacia: `tsc -b` zero errors, `npm run build` OK, 37/37 testov OK

### Session 2026-02-03 (iteracia 5)
- Vytvorene `src/components/Canvas/ManhattanEdge.tsx` â€” custom edge komponent:
  - `React.memo` (P2), SVG Z-shape path (horizontal â†’ vertical â†’ horizontal)
  - Ak piny v rovnakej vyske â†’ rovny wire (2-segmentovy)
  - Farba podla signalu: `#71717a` (seda, 0/neznamy), `#34d399` (zelena, 1), `#60a5fa` (modra, selected)
  - Signal sa cita z `data.signal` na edge â€” pripravene pre I6 (simulation store)
  - Exportovany `ManhattanEdgeType` pre typovanie
- Vytvorene `src/hooks/useWiring.ts` â€” wiring hook:
  - `isValidConnection(connection)` â€” validacia pred pripojenim:
    - Ziadne self-connections (source === target)
    - Handles musia byt specifikovane
    - Ziadne duplicitne edges (rovnaky source+sourceHandle â†’ target+targetHandle)
    - Kazdy input pin moze mat max 1 pripojeny wire (one driver per input)
    - Cycle detection â€” BFS z target, ak dosiahneme source â†’ cyklus â†’ odmietnutie
  - `onConnect(connection)` â€” vytvori edge s `generateId()` a typom `manhattan`
  - Typ `IsValidConnection` z React Flow pre kompatibilitu s `Edge | Connection` union
- Aktualizovane `src/components/Canvas/Canvas.tsx`:
  - `edgeTypes` definovane mimo komponent (P1): `{ manhattan: ManhattanEdge }`
  - `defaultEdgeOptions = { type: 'manhattan' }` â€” vsetky nove wiry su manhattan
  - `onConnect` a `isValidConnection` z `useWiring()` hooku
  - Wire selekcia a mazanie funguje cez existujuce `deleteKeyCode` + `onEdgesChange`
- Verifikacia: `tsc -b` zero errors, `npm run build` OK, 37/37 testov OK

### Session 2026-02-03 (iteracia 4)
- Vytvorene `src/store/circuit-store.ts` â€” Zustand store:
  - Node/edge state s `applyNodeChanges`/`applyEdgeChanges`
  - `addNode` pre 4 typy: `circuitInput`, `circuitOutput`, `constant`, `module` (NAND)
  - `removeNode` s automatickym mazanim pripojenych edges
  - `toggleInputValue`, `toggleConstantValue`, `updateNodeLabel`
  - Typed AppNode union: `InputNodeType | OutputNodeType | ConstantNodeType | ModuleNodeType`
- Vytvorene node komponenty (vsetky `React.memo` â€” P2):
  - `InputNode.tsx` â€” toggle button (0/1), editovatelne meno (double-click), source handle vpravo
  - `OutputNode.tsx` â€” LED indikator (placeholder), editovatelne meno, target handle vlavo
  - `ConstantNode.tsx` â€” toggle 0/1 (amber), source handle vpravo
  - `ModuleNode.tsx` â€” dynamicke handles z `pins[]`, pin mena vedla handleov, label v strede
- Vytvorene `Canvas.tsx`:
  - `ReactFlowProvider` + `ReactFlow` s gridom (dots), pan, zoom
  - `nodeTypes` definovane mimo komponent (P1)
  - Panel s docasnymi tlacidlami: + Input, + Output, + Constant, + NAND
  - `screenToFlowPosition` pre umiestnenie novych nodov do stredu viewportu
- Aktualizovane `App.tsx` â€” layout shell:
  - Toolbar s nazvom "NAND Forge"
  - Library panel (placeholder)
  - Canvas area (flex-1)
- Rozhodnutie: RF node typy pouzivaju `circuitInput`/`circuitOutput` (nie `input`/`output`) aby sa predislo kolizii s React Flow built-in typmi
- Verifikacia: `tsc -b` zero errors, 37/37 testov OK

### Session 2026-02-03 (iteracia 3)
- Vytvorene `src/engine/truth-table.ts`:
  - `generateTruthTable(circuit, modules)` â€” iteruje vsetky 2^n input kombinacie, vola `evaluateCircuit`, vracia `TruthTable | null`
  - Threshold: > 16 inputov â†’ vracia `null`
  - `lookupTruthTable(table, inputs)` â€” O(1) lookup podla input kluca
- Vytvorene `tests/engine/truth-table.test.ts` â€” 8 testov:
  - generateTruthTable: NOT (2 riadky), XOR z 4 NANDov (4 riadky), threshold > 16 â†’ null, presne 16 â†’ OK, prazdny circuit
  - lookupTruthTable: NOT lookup, XOR lookup, chybajuci riadok â†’ false
- Rozsirene `tests/engine/simulate.test.ts` o 2 testy (module s truth table cache):
  - Input â†’ NOT modul (s truth table) â†’ Output
  - Double NOT (2x modul) â†’ identita
- Poznamka: truth table cache lookup v `evaluateCircuit` bol uz implementovany v I2 (task 3.4 uz splneny)
- Verifikacia: 37/37 testov OK, `tsc -b` zero errors

### Session 2026-02-03 (iteracia 2)
- Vytvorene `src/engine/simulate.ts`:
  - `evaluateNand(a, b)` â€” `!(a && b)`
  - `BUILTIN_NAND_MODULE_ID` = `"builtin:nand"`
  - `pinKey(nodeId, pinId)` â€” kompozitny kluc pre mapy
  - `buildAdjacencyList(circuit)` â€” forward (fan-out) + reverse (fan-in) mapy
  - `topologicalSort(circuit)` â€” Kahnov algoritmus, throw pri cykle
  - `evaluateCircuit(circuit, inputs, modules?)` â€” seed inputs, propagacia cez topo order, NAND eval, custom module support (truth table lookup + rekurzia)
- Vytvorene `src/engine/validate.ts`:
  - `hasCycle(circuit)` â€” DFS three-color (WHITE/GRAY/BLACK)
  - `hasTransitiveSelfReference(moduleId, modules)` â€” BFS cez module grafy
- Vytvorene `tests/engine/simulate.test.ts` â€” 17 testov:
  - 4x NAND truth table, pinKey, adjacency list (forward, reverse, fan-out)
  - topologicalSort dependency order
  - evaluateCircuit: empty, pass-through, NOT (2 testy), AND (4 kombinacie), unconnected output
- Vytvorene `tests/engine/validate.test.ts` â€” 10 testov:
  - hasCycle: acyclic, cyclic Aâ†’Bâ†’Câ†’A, self-loop, empty, disconnected
  - hasTransitiveSelfReference: mutual Aâ†”B, direct, no-ref, nonexistent, chain Aâ†’Bâ†’Câ†’A
- Verifikacia: 27/27 testov OK, `tsc -b` zero errors

### Session 2026-02-03 (planovanie)
- Vytvoreny tech-spec.md s kompletnou MVP specifikaciou (13 iteracii, ~90 taskov)
- Vytvoreny post-mvp-roadmap.md (iteracie 14â€“35, od CPU po platformu)
- Validovany React Flow (handles, manhattan routing, performance)
- Zmeneny snapshot model na reference-based
- NAND vizual zjednoteny s ostatnymi modulmi
- Zaradeny convenience komponenty (Constant, Probe, Button, Splitter/Merger, DIP switch, Hex display, LED bar, Tunnel)
- Zaradeny tri-state buffer medzi iteraciu 22 (RAM) a 24 (ALU)

### Session 2026-02-03 (iteracia 1)
- Nainstalovane dependencies: react, react-dom, @xyflow/react, zustand, typescript, tailwindcss, vitest
- Vytvorene tsconfig (project references), vite.config.ts (React + Tailwind + Vitest), .gitignore
- Vytvorene index.html, src/main.tsx, src/App.tsx (placeholder), src/index.css (Tailwind)
- Vytvorene src/engine/types.ts â€” vsetky core typy (NodeId, PinId, EdgeId, ModuleId, Pin, CircuitNode, Edge, Circuit, Module, TruthTable)
- Vytvorene src/utils/id.ts â€” generateId() cez crypto.randomUUID()
- Vytvorena projektova struktura (src/engine, store, components/*, hooks, utils, tests/engine)
- Overene: `bun run build` OK, `vitest run` OK (ziadne testy zatial)
