<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.3.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/npm/pace-js@1/themes/blue/pace-theme-minimal.css">
  <script src="//cdn.jsdelivr.net/npm/pace-js@1/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"xn--ssy-lq6e63gg6fuu2d.com","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="本节主要对通信系统中常见的校验模块进行学习，主要包括CRC与ECC校验。由于本人能力有限，暂时只是会用其校验方法，具体推导还没了解清楚，如果今后有时间更深入了解，将及时在此篇文章中补充。">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA数字信号处理之数据校验">
<meta property="og:url" content="http://ssy的小天地.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/index.html">
<meta property="og:site_name" content="ssy的小天地">
<meta property="og:description" content="本节主要对通信系统中常见的校验模块进行学习，主要包括CRC与ECC校验。由于本人能力有限，暂时只是会用其校验方法，具体推导还没了解清楚，如果今后有时间更深入了解，将及时在此篇文章中补充。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413155406109.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161459879.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161539700.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161714496.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161812604.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161847822.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161919429.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162218320.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162251820.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162457119.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162551691.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162620602.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162645902.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414014027677.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413210603025.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414011817089.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414012118881.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414013031318.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414015743270.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414015820950.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240527130219680.png">
<meta property="og:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240527130518793.png">
<meta property="article:published_time" content="2024-04-13T04:07:12.000Z">
<meta property="article:modified_time" content="2024-05-27T05:05:26.420Z">
<meta property="article:author" content="ssy">
<meta property="article:tag" content="数字信号处理">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://xn--ssy-lq6e63gg6fuu2d.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413155406109.png">

<link rel="canonical" href="http://ssy的小天地.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>FPGA数字信号处理之数据校验 | ssy的小天地</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

  <!--pjax：防止跳转页面音乐暂停-->
  <script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.js"></script>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>
    <a target="_blank" rel="noopener" href="https://github.com/ssy1938010014" class="github-corner" aria-label="View source on GitHub"><svg width="80" height="80" viewBox="0 0 250 250" style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a><style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">ssy的小天地</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">愿汝如是 千金不换</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>关于</a>

  </li>
        <li class="menu-item menu-item-works">

    <a href="/works/" rel="section"><i class="fa fa-fw fa-sitemap"></i>文章</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://ssy的小天地.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/ssy.png">
      <meta itemprop="name" content="ssy">
      <meta itemprop="description" content="满怀希望 就会所向披靡">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ssy的小天地">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          FPGA数字信号处理之数据校验
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">



              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2024-04-13 12:07:12" itemprop="dateCreated datePublished" datetime="2024-04-13T12:07:12+08:00">2024-04-13</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2024-05-27 13:05:26" itemprop="dateModified" datetime="2024-05-27T13:05:26+08:00">2024-05-27</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%AD%A6%E4%B9%A0%E7%A7%AF%E7%B4%AF/" itemprop="url" rel="index"><span itemprop="name">学习积累</span></a>
                </span>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>本节主要对通信系统中常见的校验模块进行学习，主要包括CRC与ECC校验。由于本人能力有限，暂时只是会用其校验方法，具体推导还没了解清楚，如果今后有时间更深入了解，将及时在此篇文章中补充。</p>
<span id="more"></span>

<h1 id="CRC校验（循环冗余校验）"><a href="#CRC校验（循环冗余校验）" class="headerlink" title="CRC校验（循环冗余校验）"></a>CRC校验（循环冗余校验）</h1><ul>
<li><p>CRC是数据帧传输中常用的一种差错控制编码方式，针对要发送的数据帧，使用一些<strong>特定的多项式可以计算出CRC校验结果</strong></p>
</li>
<li><p>CRC校验结果和原始数据一起传输到接收端，接收端在接收数据的同时按照相同的多项式对接收数据进行校验运算，并将校验结果和接收的结果进行对比：</p>
<ul>
<li>如果二者相同，则认为没有发生传输错误；</li>
<li>如果不同，则认为发生了传输错误</li>
<li>从理论上说，如果接收端计算出的CRC值与接收到的CRC值匹配，数据中仍有出错的可能，但是由于这种可能性极低，在实际应用中可以视为0，即没有错误发生</li>
</ul>
<img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413155406109.png" alt="image-20240413155406109" style="zoom: 67%;">
</li>
<li><p>关于CRC计算校验子的规则到底是怎样的（其实就是移位+异或），可以看<a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1j441117a9?p=25&vd_source=221b76534ba13cfad544149d75ce9b6c">ex_16_1汉明纠错码原理以及一步一步分析实现纠错码；_哔哩哔哩_bilibili</a>视频30mins左右开始的内容（但其实懂了这个，我也还是不明白最终映射到电路上如何成了LFSR那样的结果，不过会就行，聪明的人已经为我们推导完了，不用纠结，虽然我纠结了很久还没弄懂）</p>
</li>
<li><p>CRC校验的硬件实现一般分为串行和并行两种，在串行实现方法中使用到了LFSR寄存器，所以下面从LFSR寄存器的介绍开始，介绍其实现方法。</p>
</li>
</ul>
<h2 id="1-LFSR寄存器"><a href="#1-LFSR寄存器" class="headerlink" title="1.LFSR寄存器"></a>1.LFSR寄存器</h2><ul>
<li><p>LFSR的特征多项式<br>$$<br>f(x) = C_nx^n + C_{n-1}x^{n-1} + \cdots + C_3x^3 + C_2x^2+C_1x + 1<br>$$</p>
</li>
<li><p>一个$n$级LFSR（寄存器的个数）最多只有$2^n - 1$个状态，即：<strong>一个$n$级的LFSR最多只能遍历$2^n-1$个序列，即最大周期为$2^n-1$</strong>（$n$<strong>bit移位寄存器能存储的数据为$0\sim 2^n-1$，即$2^n$个状态，但是由于LFSR禁止全0状态，因此一个$n$级的LFSR最多只能有$2^n - 1$个状态，</strong>因此一个LFSR的最大周期是$2^n-1$个系统时钟周期）</p>
</li>
<li><p><strong>当使用LFSR产生PRBS（伪随机噪声）时，是存在周期性的</strong>。值得注意的是：不是所有的LFSR都能达到$2^n-1$个周期，这与抽头的设计相关，只要选择合适的反馈函数便可使序列周期达到$2^n-1$，<strong>周期达到最大值的序列称为$m$​序列</strong></p>
</li>
<li><p>LFSR寄存器又分为两类：</p>
<ul>
<li>斐波那契LFSR：多到一型LFSR(many to one)</li>
<li>伽罗瓦LFSR：一到多型LFSR(one to many)</li>
</ul>
</li>
<li><p><strong>伽罗瓦LFSR具有更高的速度，因为两个触发器之间只有一个异或门</strong>。斐波那契LFSR在首尾两个寄存器之间有多个异或门，组合逻辑延时更大。</p>
</li>
</ul>
<h3 id="1-1-斐波那契LFSR"><a href="#1-1-斐波那契LFSR" class="headerlink" title="1.1 斐波那契LFSR"></a>1.1 斐波那契LFSR</h3><ul>
<li><p>斐波那契LFSR：抽头序列对应bit<strong>位置的多个寄存器的输出异或后驱动一个寄存器输入</strong></p>
</li>
<li><p><strong>从左至右依次递增编号：</strong></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161459879.png" alt="image-20240413161459879" style="zoom:67%;">
</li>
<li><p><strong>从左至右依次递减编号：</strong></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161539700.png" alt="image-20240413161539700" style="zoom:67%;">
</li>
<li><p>以三级LFSR，反馈函数：$f(x) = x^3+ x^2 + 1$ 为例，<strong>其两种编号的斐波那契电路图如下</strong>：</p>
<ul>
<li><p><strong>从左至右依次递增编号：</strong></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161714496.png" alt="image-20240413161714496" style="zoom: 50%;">

<p>假设初始状态为001，则该电路的状态跳转为：</p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161812604.png" alt="image-20240413161812604" style="zoom: 67%;">
</li>
<li><p><strong>从左至右依次递减编号：</strong></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161847822.png" alt="image-20240413161847822" style="zoom: 50%;">

<p>假设初始状态为001，则该电路的状态跳转为：</p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413161919429.png" alt="image-20240413161919429" style="zoom:67%;">
</li>
</ul>
</li>
<li><p><strong>斐波那契LFSR习惯采用“从左到右依次递增编号”的电路</strong></p>
</li>
</ul>
<h3 id="1-2-伽罗瓦LFSR"><a href="#1-2-伽罗瓦LFSR" class="headerlink" title="1.2 伽罗瓦LFSR"></a>1.2 伽罗瓦LFSR</h3><ul>
<li><p>伽罗瓦LFSR：<strong>最后一个寄存器的输出</strong>通过与<strong>抽头序列对应位置寄存器前一级寄存器的输出异或后</strong>驱动多个抽头序列对应位置的寄存器</p>
</li>
<li><p><strong>从左至右依次递增编号：</strong></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162218320.png" alt="image-20240413162218320" style="zoom: 67%;">
</li>
<li><p><strong>从左至右依次递减编号：</strong></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162251820.png" alt="image-20240413162251820" style="zoom:67%;">
</li>
<li><p>同样，以三级LFSR，反馈函数：$f(x) = x^3+ x^2 + 1$​​ 为例，<strong>其两种编号的伽罗瓦电路图如下</strong>：</p>
<ul>
<li><p><strong>从左至右依次递增编号：</strong></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162457119.png" alt="image-20240413162457119" style="zoom:50%;">

<p>假设初始状态为001，则该电路的状态跳转为：</p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162551691.png" alt="image-20240413162551691" style="zoom: 67%;">
</li>
<li><p><strong>从左至右依次递减编号：</strong></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162620602.png" alt="image-20240413162620602" style="zoom: 50%;">

<p>假设初始状态为001，则该电路的状态跳转为：</p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413162645902.png" alt="image-20240413162645902" style="zoom:67%;">
</li>
</ul>
</li>
<li><p><strong>伽罗瓦LFSR习惯采用“从左到右依次递减编号”电路</strong></p>
</li>
</ul>
<h2 id="2-串行CRC的实现"><a href="#2-串行CRC的实现" class="headerlink" title="2.串行CRC的实现"></a>2.串行CRC的实现</h2><ul>
<li><p>串行CRC8（以多项式$x^8+x^2+x+1$为例）硬件实现的原理图如下：</p>
<img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414014027677.png" alt="image-20240414014027677" style="zoom:50%;">
</li>
<li><p>其实这个结构具体是怎么跟CRC计算的底层原理对应上的，我也没弄太懂，但是呢，其实它和前文中一到多的LFSR结构一样，只是在输出寄存器反馈到各级寄存器之前与din异或了。那么在不懂底层原理的情况下，其实根据LFSR的知识，再加个异或，也是能画出来原理图来的，然后再照着原理图写代码就可以了。</p>
</li>
<li><p><strong>值得注意的是，din送数据时是最高bit先进</strong></p>
</li>
</ul>
<h3 id="2-1源代码"><a href="#2-1源代码" class="headerlink" title="2.1源代码"></a>2.1源代码</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> serial_crc8(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rstb,</span><br><span class="line">    <span class="keyword">input</span> din,</span><br><span class="line">    <span class="keyword">input</span> init_crc,     <span class="comment">//初始化crc寄存器</span></span><br><span class="line">    <span class="keyword">input</span> calc_crc,     <span class="comment">//该信号拉高即计算crc</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] crc_out</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> CRC_INIT_VALUE = <span class="number">8&#x27;h00</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] newcrc;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] crcreg,crcreg_nxt;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//就是下一状态的判断</span></span><br><span class="line">    <span class="keyword">assign</span> newcrc[<span class="number">0</span>] = crcreg[<span class="number">7</span>] ^ din;</span><br><span class="line">    <span class="keyword">assign</span> newcrc[<span class="number">1</span>] = (crcreg[<span class="number">7</span>] ^ din) ^ crcreg[<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> newcrc[<span class="number">2</span>] = (crcreg[<span class="number">7</span>] ^ din) ^ crcreg[<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> newcrc[<span class="number">3</span>] = crcreg[<span class="number">2</span>];</span><br><span class="line">    <span class="keyword">assign</span> newcrc[<span class="number">4</span>] = crcreg[<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">assign</span> newcrc[<span class="number">5</span>] = crcreg[<span class="number">4</span>];</span><br><span class="line">    <span class="keyword">assign</span> newcrc[<span class="number">6</span>] = crcreg[<span class="number">5</span>];</span><br><span class="line">    <span class="keyword">assign</span> newcrc[<span class="number">7</span>] = crcreg[<span class="number">6</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//有点类似状态机中下一状态的判断</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(init_crc) <span class="keyword">begin</span></span><br><span class="line">           crcreg_nxt = CRC_INIT_VALUE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(calc_crc) <span class="keyword">begin</span></span><br><span class="line">                crcreg_nxt = newcrc;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                crcreg_nxt = crcreg;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//有点类似状态机中的状态跳转的控制</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstb) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rstb) <span class="keyword">begin</span></span><br><span class="line">            crcreg &lt;= CRC_INIT_VALUE;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            crcreg &lt;= crcreg_nxt;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//输出</span></span><br><span class="line">    <span class="keyword">assign</span> crc_out = crcreg;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="2-2-testbench"><a href="#2-2-testbench" class="headerlink" title="2.2 testbench"></a>2.2 testbench</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> serial_crc8_tb;</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rstb;</span><br><span class="line">    <span class="keyword">reg</span> din;</span><br><span class="line">    <span class="keyword">reg</span> init_crc;  </span><br><span class="line">    <span class="keyword">reg</span> calc_crc;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] crc_out;</span><br><span class="line"></span><br><span class="line">    serial_crc8 serial_crc8_u1(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rstb</span>(rstb),</span><br><span class="line">        <span class="variable">.din</span>(din),</span><br><span class="line">        <span class="variable">.init_crc</span>(init_crc), </span><br><span class="line">        <span class="variable">.calc_crc</span>(calc_crc), </span><br><span class="line">        <span class="variable">.crc_out</span>(crc_out)</span><br><span class="line">        );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        rstb = <span class="number">0</span>;</span><br><span class="line">        din = <span class="number">0</span>;            <span class="comment">//1001 0110（从高位开始输入）</span></span><br><span class="line">        init_crc = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">20</span>;</span><br><span class="line">        rstb = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span>;</span><br><span class="line">        init_crc = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span>;</span><br><span class="line">        init_crc = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> din &lt;= <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> din &lt;= <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> din &lt;= <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> din &lt;= <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> din &lt;= <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> din &lt;= <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> din &lt;= <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> din &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        calc_crc &lt;= <span class="number">0</span>;</span><br><span class="line">        #<span class="number">50</span> calc_crc &lt;= <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<ul>
<li><p>结果如下：</p>
<p><img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240413210603025.png" alt="image-20240413210603025"></p>
</li>
</ul>
<h2 id="3-并行CRC的实现"><a href="#3-并行CRC的实现" class="headerlink" title="3.并行CRC的实现"></a>3.并行CRC的实现</h2><ul>
<li><p>在网上看了很多并行CRC的推导步骤，遗憾的是个人能力有限，没有一个是能完全看懂的，不过其实不懂也没关系，最愚蠢的推导方式就是对串行CRC的公式进行迭代，应该就是能推导出来的</p>
</li>
<li><p>网上有很多并行CRC代码生成的网站及小程序，这里推荐一个目前还能用的：<a target="_blank" rel="noopener" href="http://outputlogic.com/?page_id=321">OutputLogic.com » CRC Generator</a></p>
</li>
<li><p>可以通过CRC校验码在线计算网站验证：<a target="_blank" rel="noopener" href="http://www.ip33.com/crc.html">CRC（循环冗余校验）在线计算_ip33.com</a></p>
</li>
<li><p>仿真仿真着有个重大发现，<strong>原来并行CRC是可以用$m$个小位宽（比如$n$位宽）的数经过$m$个周期的延时求出的CRC等效为$m\times n$​位宽数据对应的校验码</strong></p>
</li>
<li><p>下面以OutputLogic.com网站上生成的$x^8+x^2+x+1$的初始值为0的CRC代码为例，仿真分析（网站上默认的初始值是ff，我将其改为00了）</p>
</li>
</ul>
<h3 id="3-1-源代码"><a href="#3-1-源代码" class="headerlink" title="3.1 源代码"></a>3.1 源代码</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> parallel_crc8(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,        </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] data_in,</span><br><span class="line">    <span class="keyword">input</span> crc_en,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] crc_out</span><br><span class="line">  );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] lfsr_q,lfsr_c;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> crc_out = lfsr_q;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        lfsr_c[<span class="number">0</span>] = lfsr_q[<span class="number">4</span>] ^ lfsr_q[<span class="number">6</span>] ^ lfsr_q[<span class="number">7</span>] ^ data_in[<span class="number">0</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">7</span>] ^ data_in[<span class="number">8</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">19</span>] ^ data_in[<span class="number">21</span>] ^ data_in[<span class="number">23</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">30</span>] ^ data_in[<span class="number">31</span>];</span><br><span class="line">        lfsr_c[<span class="number">1</span>] = lfsr_q[<span class="number">0</span>] ^ lfsr_q[<span class="number">4</span>] ^ lfsr_q[<span class="number">5</span>] ^ lfsr_q[<span class="number">6</span>] ^ data_in[<span class="number">0</span>] ^ data_in[<span class="number">1</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">9</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">20</span>] ^ data_in[<span class="number">21</span>] ^ data_in[<span class="number">22</span>] ^ data_in[<span class="number">23</span>] ^ data_in[<span class="number">24</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">29</span>] ^ data_in[<span class="number">30</span>];</span><br><span class="line">        lfsr_c[<span class="number">2</span>] = lfsr_q[<span class="number">0</span>] ^ lfsr_q[<span class="number">1</span>] ^ lfsr_q[<span class="number">4</span>] ^ lfsr_q[<span class="number">5</span>] ^ data_in[<span class="number">0</span>] ^ data_in[<span class="number">1</span>] ^ data_in[<span class="number">2</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">8</span>] ^ data_in[<span class="number">10</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">22</span>] ^ data_in[<span class="number">24</span>] ^ data_in[<span class="number">25</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">29</span>];</span><br><span class="line">        lfsr_c[<span class="number">3</span>] = lfsr_q[<span class="number">1</span>] ^ lfsr_q[<span class="number">2</span>] ^ lfsr_q[<span class="number">5</span>] ^ lfsr_q[<span class="number">6</span>] ^ data_in[<span class="number">1</span>] ^ data_in[<span class="number">2</span>] ^ data_in[<span class="number">3</span>] ^ data_in[<span class="number">7</span>] ^ data_in[<span class="number">9</span>] ^ data_in[<span class="number">11</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">23</span>] ^ data_in[<span class="number">25</span>] ^ data_in[<span class="number">26</span>] ^ data_in[<span class="number">29</span>] ^ data_in[<span class="number">30</span>];</span><br><span class="line">        lfsr_c[<span class="number">4</span>] = lfsr_q[<span class="number">0</span>] ^ lfsr_q[<span class="number">2</span>] ^ lfsr_q[<span class="number">3</span>] ^ lfsr_q[<span class="number">6</span>] ^ lfsr_q[<span class="number">7</span>] ^ data_in[<span class="number">2</span>] ^ data_in[<span class="number">3</span>] ^ data_in[<span class="number">4</span>] ^ data_in[<span class="number">8</span>] ^ data_in[<span class="number">10</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">19</span>] ^ data_in[<span class="number">24</span>] ^ data_in[<span class="number">26</span>] ^ data_in[<span class="number">27</span>] ^ data_in[<span class="number">30</span>] ^ data_in[<span class="number">31</span>];</span><br><span class="line">        lfsr_c[<span class="number">5</span>] = lfsr_q[<span class="number">1</span>] ^ lfsr_q[<span class="number">3</span>] ^ lfsr_q[<span class="number">4</span>] ^ lfsr_q[<span class="number">7</span>] ^ data_in[<span class="number">3</span>] ^ data_in[<span class="number">4</span>] ^ data_in[<span class="number">5</span>] ^ data_in[<span class="number">9</span>] ^ data_in[<span class="number">11</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">20</span>] ^ data_in[<span class="number">25</span>] ^ data_in[<span class="number">27</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">31</span>];</span><br><span class="line">        lfsr_c[<span class="number">6</span>] = lfsr_q[<span class="number">2</span>] ^ lfsr_q[<span class="number">4</span>] ^ lfsr_q[<span class="number">5</span>] ^ data_in[<span class="number">4</span>] ^ data_in[<span class="number">5</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">10</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">19</span>] ^ data_in[<span class="number">21</span>] ^ data_in[<span class="number">26</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">29</span>];</span><br><span class="line">        lfsr_c[<span class="number">7</span>] = lfsr_q[<span class="number">3</span>] ^ lfsr_q[<span class="number">5</span>] ^ lfsr_q[<span class="number">6</span>] ^ data_in[<span class="number">5</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">7</span>] ^ data_in[<span class="number">11</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">20</span>] ^ data_in[<span class="number">22</span>] ^ data_in[<span class="number">27</span>] ^ data_in[<span class="number">29</span>] ^ data_in[<span class="number">30</span>];</span><br><span class="line">    <span class="keyword">end</span> <span class="comment">//always</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            lfsr_q &lt;= &#123;<span class="number">8</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            lfsr_q &lt;= crc_en ? lfsr_c : lfsr_q;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span> <span class="comment">//always</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="3-2-testbench"><a href="#3-2-testbench" class="headerlink" title="3.2 testbench"></a>3.2 testbench</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> parallel_crc8_tb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rst_n;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] data_in;</span><br><span class="line">    <span class="keyword">reg</span> crc_en;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] crc_out;</span><br><span class="line"></span><br><span class="line">    parallel_crc8 parallel_crc8_u1(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rst_n</span>(rst_n),</span><br><span class="line">        <span class="variable">.data_in</span>(data_in),</span><br><span class="line">        <span class="variable">.crc_en</span>(crc_en),</span><br><span class="line">        <span class="variable">.crc_out</span>(crc_out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        rst_n = <span class="number">0</span>;</span><br><span class="line">        crc_en &lt;= <span class="number">0</span>;</span><br><span class="line">        data_in &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">        #<span class="number">20</span> rst_n = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> crc_en &lt;= <span class="number">1&#x27;d1</span>;</span><br><span class="line">        data_in &lt;= <span class="number">32&#x27;h00004567</span>;</span><br><span class="line">        #<span class="number">10</span> data_in &lt;= <span class="number">32&#x27;h0000f867</span>;</span><br><span class="line">        #<span class="number">10</span> data_in &lt;= <span class="number">32&#x27;h00004e17</span>;</span><br><span class="line">        #<span class="number">10</span> data_in &lt;= <span class="number">32&#x27;h000095a6</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>结果如下：</p>
<p><img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414011817089.png" alt="image-20240414011817089"></p>
</li>
<li><p>结果分析：<strong>可以得到最终结果为0h35，其也是00004567_0000f867_00004e17_000095a6对应的校验码</strong>。但每个时钟周期实际上只计算了32bit，经过4个时钟周期后，即可计算出$32\times 4 =128$bit对应的校验码。其实，个人感觉当前每32bit的输出就作为下次32bit的初始值。<strong>值得注意的是，从最高32bit开始送入</strong></p>
<img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414012118881.png" alt="image-20240414012118881" style="zoom: 33%;">
</li>
<li><p>这里还PS一下，一开始我并没有发现可以用小位宽不断迭代生成大位宽对应的校验码，以为只能是每个时钟周期都能计算出一个小位宽的结果，每个周期输出的结果与结果直接并无联系，还愚蠢的将代码改成如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> parallel_crc8(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,        </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] data_in,</span><br><span class="line">    <span class="keyword">input</span> crc_en,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] crc_out</span><br><span class="line">  );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">localparam</span> CRC_INIT_VALUE = <span class="number">8&#x27;h00</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] lfsr_q,lfsr_c;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> crc_out = lfsr_q;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        lfsr_c[<span class="number">0</span>] = CRC_INIT_VALUE[<span class="number">4</span>] ^ CRC_INIT_VALUE[<span class="number">6</span>] ^ CRC_INIT_VALUE[<span class="number">7</span>] ^ data_in[<span class="number">0</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">7</span>] ^ data_in[<span class="number">8</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">19</span>] ^ data_in[<span class="number">21</span>] ^ data_in[<span class="number">23</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">30</span>] ^ data_in[<span class="number">31</span>];</span><br><span class="line">        lfsr_c[<span class="number">1</span>] = CRC_INIT_VALUE[<span class="number">0</span>] ^ CRC_INIT_VALUE[<span class="number">4</span>] ^ CRC_INIT_VALUE[<span class="number">5</span>] ^ CRC_INIT_VALUE[<span class="number">6</span>] ^ data_in[<span class="number">0</span>] ^ data_in[<span class="number">1</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">9</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">20</span>] ^ data_in[<span class="number">21</span>] ^ data_in[<span class="number">22</span>] ^ data_in[<span class="number">23</span>] ^ data_in[<span class="number">24</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">29</span>] ^ data_in[<span class="number">30</span>];</span><br><span class="line">        lfsr_c[<span class="number">2</span>] = CRC_INIT_VALUE[<span class="number">0</span>] ^ CRC_INIT_VALUE[<span class="number">1</span>] ^ CRC_INIT_VALUE[<span class="number">4</span>] ^ CRC_INIT_VALUE[<span class="number">5</span>] ^ data_in[<span class="number">0</span>] ^ data_in[<span class="number">1</span>] ^ data_in[<span class="number">2</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">8</span>] ^ data_in[<span class="number">10</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">22</span>] ^ data_in[<span class="number">24</span>] ^ data_in[<span class="number">25</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">29</span>];</span><br><span class="line">        lfsr_c[<span class="number">3</span>] = CRC_INIT_VALUE[<span class="number">1</span>] ^ CRC_INIT_VALUE[<span class="number">2</span>] ^ CRC_INIT_VALUE[<span class="number">5</span>] ^ CRC_INIT_VALUE[<span class="number">6</span>] ^ data_in[<span class="number">1</span>] ^ data_in[<span class="number">2</span>] ^ data_in[<span class="number">3</span>] ^ data_in[<span class="number">7</span>] ^ data_in[<span class="number">9</span>] ^ data_in[<span class="number">11</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">23</span>] ^ data_in[<span class="number">25</span>] ^ data_in[<span class="number">26</span>] ^ data_in[<span class="number">29</span>] ^ data_in[<span class="number">30</span>];</span><br><span class="line">        lfsr_c[<span class="number">4</span>] = CRC_INIT_VALUE[<span class="number">0</span>] ^ CRC_INIT_VALUE[<span class="number">2</span>] ^ CRC_INIT_VALUE[<span class="number">3</span>] ^ CRC_INIT_VALUE[<span class="number">6</span>] ^ CRC_INIT_VALUE[<span class="number">7</span>] ^ data_in[<span class="number">2</span>] ^ data_in[<span class="number">3</span>] ^ data_in[<span class="number">4</span>] ^ data_in[<span class="number">8</span>] ^ data_in[<span class="number">10</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">19</span>] ^ data_in[<span class="number">24</span>] ^ data_in[<span class="number">26</span>] ^ data_in[<span class="number">27</span>] ^ data_in[<span class="number">30</span>] ^ data_in[<span class="number">31</span>];</span><br><span class="line">        lfsr_c[<span class="number">5</span>] = CRC_INIT_VALUE[<span class="number">1</span>] ^ CRC_INIT_VALUE[<span class="number">3</span>] ^ CRC_INIT_VALUE[<span class="number">4</span>] ^ CRC_INIT_VALUE[<span class="number">7</span>] ^ data_in[<span class="number">3</span>] ^ data_in[<span class="number">4</span>] ^ data_in[<span class="number">5</span>] ^ data_in[<span class="number">9</span>] ^ data_in[<span class="number">11</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">20</span>] ^ data_in[<span class="number">25</span>] ^ data_in[<span class="number">27</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">31</span>];</span><br><span class="line">        lfsr_c[<span class="number">6</span>] = CRC_INIT_VALUE[<span class="number">2</span>] ^ CRC_INIT_VALUE[<span class="number">4</span>] ^ CRC_INIT_VALUE[<span class="number">5</span>] ^ data_in[<span class="number">4</span>] ^ data_in[<span class="number">5</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">10</span>] ^ data_in[<span class="number">12</span>] ^ data_in[<span class="number">14</span>] ^ data_in[<span class="number">16</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">19</span>] ^ data_in[<span class="number">21</span>] ^ data_in[<span class="number">26</span>] ^ data_in[<span class="number">28</span>] ^ data_in[<span class="number">29</span>];</span><br><span class="line">        lfsr_c[<span class="number">7</span>] = CRC_INIT_VALUE[<span class="number">3</span>] ^ CRC_INIT_VALUE[<span class="number">5</span>] ^ CRC_INIT_VALUE[<span class="number">6</span>] ^ data_in[<span class="number">5</span>] ^ data_in[<span class="number">6</span>] ^ data_in[<span class="number">7</span>] ^ data_in[<span class="number">11</span>] ^ data_in[<span class="number">13</span>] ^ data_in[<span class="number">15</span>] ^ data_in[<span class="number">17</span>] ^ data_in[<span class="number">18</span>] ^ data_in[<span class="number">20</span>] ^ data_in[<span class="number">22</span>] ^ data_in[<span class="number">27</span>] ^ data_in[<span class="number">29</span>] ^ data_in[<span class="number">30</span>];</span><br><span class="line">    <span class="keyword">end</span> <span class="comment">//always</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            lfsr_q &lt;= &#123;<span class="number">8</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            lfsr_q &lt;= crc_en ? lfsr_c : lfsr_q;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span> <span class="comment">//always</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ul>
<li><p>对应仿真结果：</p>
<p><img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414013031318.png" alt="image-20240414013031318"></p>
</li>
<li><p>不过感觉其实这个修改适用于：求许多个独立的32bit数据对应的CRC校验码场景</p>
</li>
</ul>
</li>
</ul>
<h2 id="4-Reference"><a href="#4-Reference" class="headerlink" title="4.Reference"></a>4.Reference</h2><ul>
<li><p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/620450000">【Verilog编程】线性反馈移位寄存器（LFSR）原理及Verilog代码实现 - 知乎 (zhihu.com)</a></p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/baozouxiaoluoli/article/details/120321794">Verilog 实现32位并行CRC编解码 可在一个时钟周期出结果_crc32 verilog-CSDN博客</a></p>
</li>
</ul>
<hr>
<h1 id="ECC校验"><a href="#ECC校验" class="headerlink" title="ECC校验"></a>ECC校验</h1><ul>
<li><p>关于ECC校验，其是基于汉明码的，它也有自己特定的计算校验子的规则，此处不再赘述，附上几篇说的比较不错的博客，看完应该能大概弄懂计算的流程了。还是截出博客中的重点吧</p>
</li>
<li><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_37708525/article/details/128735265">最详细的“ECC-汉明码”原理讲解_ecc编码-CSDN博客</a></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414015743270.png" alt="image-20240414015743270" style="zoom: 33%;">
</li>
<li><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/deepking18254382067/article/details/85802821?ops_request_misc=%7B%22request%5Fid%22%3A%22171163141316800184165709%22%2C%22scm%22%3A%2220140713.130102334.pc%5Fall.%22%7D&request_id=171163141316800184165709&biz_id=0&utm_medium=distribute.pc_search_result.none-task-blog-2~all~first_rank_ecpm_v1~rank_v31_ecpm-1-85802821-null-null.142^v100^pc_search_result_base6&utm_term=史上最通俗的海明码计算、检错和纠错原理解析&spm=1018.2226.3001.4187">史上最通俗的海明码编码计算、检错和纠错原理解析_求0101按偶校验配置的海明编码-CSDN博客</a></p>
 <img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240414015820950.png" alt="image-20240414015820950" style="zoom:33%;">
</li>
<li><p><a target="_blank" rel="noopener" href="https://github.com/Jassy930/wx_article/blob/master/汉明码/汉明码.md">wx_article/汉明码/汉明码.md at master · Jassy930/wx_article · GitHub</a>（这篇详细看看，整个ECC校验子的流程大概就明白了）</p>
</li>
<li><p>因为目前在比赛的项目中决定用CRC校验，所以暂时不做ECC的仿真测试，有时间有需求做了ECC的设计的话，再来此补充</p>
</li>
</ul>
<hr>
<h1 id="附加模块编写"><a href="#附加模块编写" class="headerlink" title="附加模块编写"></a>附加模块编写</h1><ul>
<li><p>因为这里提到了LFSR寄存器，这里就补充LFSR计数器的编写</p>
<img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240527130219680.png" alt="image-20240527130219680" style="zoom:50%;">

<ul>
<li><p>源文件：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> lfsr_counter_4bit(</span><br><span class="line">    <span class="keyword">input</span>   clk,</span><br><span class="line">    <span class="keyword">input</span>   rst_n,</span><br><span class="line">    <span class="keyword">input</span>   new_cntr_preset,    <span class="comment">//该信号拉高预设初值</span></span><br><span class="line">    <span class="keyword">output</span>  ctr_expired</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span> : <span class="number">0</span>] lfsr_cnt, lfsr_cnt_nxt;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span> : <span class="number">0</span>] lfsr_cnt_xor;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> lfsr_cnt_xor[<span class="number">0</span>] = lfsr_cnt[<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> lfsr_cnt_xor[<span class="number">1</span>] = lfsr_cnt[<span class="number">2</span>];</span><br><span class="line">    <span class="keyword">assign</span> lfsr_cnt_xor[<span class="number">2</span>] = lfsr_cnt[<span class="number">3</span>] ^ lfsr_cnt[<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> lfsr_cnt_xor[<span class="number">3</span>] = lfsr_cnt[<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(new_cntr_preset) <span class="keyword">begin</span></span><br><span class="line">            lfsr_cnt_nxt = <span class="number">4&#x27;b1111</span>;</span><br><span class="line">        <span class="keyword">end</span>    </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            lfsr_cnt_nxt = lfsr_cnt_xor;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            lfsr_cnt &lt;= <span class="number">4&#x27;b1111</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            lfsr_cnt &lt;= lfsr_cnt_nxt;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> ctr_expired = (lfsr_cnt == <span class="number">4&#x27;b0111</span>);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>testbench</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> lfsr_counter_tb;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> clk             ;</span><br><span class="line">    <span class="keyword">reg</span> rst_n           ;</span><br><span class="line">    <span class="keyword">reg</span> new_cntr_preset ;</span><br><span class="line">    <span class="keyword">wire</span> ctr_expired    ; </span><br><span class="line"></span><br><span class="line">    lfsr_counter_4bit lfsr_counter_4bit_u1(</span><br><span class="line">        <span class="variable">.clk</span>             (clk             ),</span><br><span class="line">        <span class="variable">.rst_n</span>           (rst_n           ),</span><br><span class="line">        <span class="variable">.new_cntr_preset</span> (new_cntr_preset ),</span><br><span class="line">        <span class="variable">.ctr_expired</span>     (ctr_expired     )</span><br><span class="line">        );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">1</span>;</span><br><span class="line">        rst_n = <span class="number">0</span>;</span><br><span class="line">        new_cntr_preset = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">        #<span class="number">21</span> rst_n = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>仿真结果：</p>
<p><img src="/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/image-20240527130518793.png" alt="image-20240527130518793"></p>
</li>
</ul>
</li>
</ul>

    </div>

    
    
    
        <div class="reward-container">
  <div>欢迎来到ssy的世界</div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    打赏
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/WeChaPay.jpg" alt="ssy 微信支付">
        <p>微信支付</p>
      </div>

  </div>
</div>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>ssy
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://ssy的小天地.com/2024/04/13/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A0%A1%E9%AA%8C/" title="FPGA数字信号处理之数据校验">http://ssy的小天地.com/2024/04/13/FPGA数字信号处理之数据校验/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86/" rel="tag"># 数字信号处理</a>
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2024/03/15/FPGA%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B9%8B%E5%B8%B8%E7%94%A8%E9%80%9A%E4%BF%A1%E6%8E%A5%E5%8F%A3%E6%97%B6%E5%BA%8F/" rel="prev" title="FPGA数字信号处理之常用通信接口时序">
      <i class="fa fa-chevron-left"></i> FPGA数字信号处理之常用通信接口时序
    </a></div>
      <div class="post-nav-item">
    <a href="/2024/04/16/FPGA%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E4%B9%8BAXI%E6%80%BB%E7%BA%BF/" rel="next" title="FPGA系统设计之AXI总线">
      FPGA系统设计之AXI总线 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#CRC%E6%A0%A1%E9%AA%8C%EF%BC%88%E5%BE%AA%E7%8E%AF%E5%86%97%E4%BD%99%E6%A0%A1%E9%AA%8C%EF%BC%89"><span class="nav-number">1.</span> <span class="nav-text">CRC校验（循环冗余校验）</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-LFSR%E5%AF%84%E5%AD%98%E5%99%A8"><span class="nav-number">1.1.</span> <span class="nav-text">1.LFSR寄存器</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-1-%E6%96%90%E6%B3%A2%E9%82%A3%E5%A5%91LFSR"><span class="nav-number">1.1.1.</span> <span class="nav-text">1.1 斐波那契LFSR</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-2-%E4%BC%BD%E7%BD%97%E7%93%A6LFSR"><span class="nav-number">1.1.2.</span> <span class="nav-text">1.2 伽罗瓦LFSR</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E4%B8%B2%E8%A1%8CCRC%E7%9A%84%E5%AE%9E%E7%8E%B0"><span class="nav-number">1.2.</span> <span class="nav-text">2.串行CRC的实现</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#2-1%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="nav-number">1.2.1.</span> <span class="nav-text">2.1源代码</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-2-testbench"><span class="nav-number">1.2.2.</span> <span class="nav-text">2.2 testbench</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-%E5%B9%B6%E8%A1%8CCRC%E7%9A%84%E5%AE%9E%E7%8E%B0"><span class="nav-number">1.3.</span> <span class="nav-text">3.并行CRC的实现</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#3-1-%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="nav-number">1.3.1.</span> <span class="nav-text">3.1 源代码</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-2-testbench"><span class="nav-number">1.3.2.</span> <span class="nav-text">3.2 testbench</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-Reference"><span class="nav-number">1.4.</span> <span class="nav-text">4.Reference</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#ECC%E6%A0%A1%E9%AA%8C"><span class="nav-number">2.</span> <span class="nav-text">ECC校验</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E9%99%84%E5%8A%A0%E6%A8%A1%E5%9D%97%E7%BC%96%E5%86%99"><span class="nav-number">3.</span> <span class="nav-text">附加模块编写</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="ssy"
      src="/images/ssy.png">
  <p class="site-author-name" itemprop="name">ssy</p>
  <div class="site-description" itemprop="description">满怀希望 就会所向披靡</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">142</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">39</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/ssy1938010014" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;ssy1938010014" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://m.weibo.cn/u/5469432500?uid=5469432500&t=0&luicode=10000011&lfid=100103type=1&q=JIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" title="Weibo → https:&#x2F;&#x2F;m.weibo.cn&#x2F;u&#x2F;5469432500?uid&#x3D;5469432500&amp;t&#x3D;0&amp;luicode&#x3D;10000011&amp;lfid&#x3D;100103type%3D1%26q%3DJIE%E7%88%B1%E4%BA%86%E6%95%B4%E4%B8%AA%E9%9D%92%E6%98%A5%E7%9A%84%E4%BA%BA" rel="noopener" target="_blank"><i class="fa fa-fw fa-weibo"></i>Weibo</a>
      </span>
  </div>
  <div class="cc-license motion-element" itemprop="license">
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://ssy1938010014.github.io/" title="http:&#x2F;&#x2F;ssy1938010014.github.io" rel="noopener" target="_blank">ssy的小天地</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://y006.github.io/" title="http:&#x2F;&#x2F;y006.github.io" rel="noopener" target="_blank">邱院士的Blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="http://bengoooo.github.io/" title="http:&#x2F;&#x2F;BENgoooo.github.io" rel="noopener" target="_blank">赵总的Blog</a>
        </li>
    </ul>
  </div>

      </div>
        <iframe frameborder="no" border="0" marginwidth="0" marginheight="0" width=330 height=86 src="//music.163.com/outchain/player?type=2&id=1469041281&auto=1&height=66"></iframe>
    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">ssy</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        
<div class="busuanzi-count">
  <script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script size="300" alpha="0.6" zIndex="-1" src="//cdn.jsdelivr.net/gh/theme-next/theme-next-canvas-ribbon@1/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/pjax/pjax.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>

  <script>
var pjax = new Pjax({
  selectors: [
    'head title',
    '#page-configurations',
    '.content-wrap',
    '.post-toc-wrap',
    '.languages',
    '#pjax'
  ],
  switches: {
    '.post-toc-wrap': Pjax.switches.innerHTML
  },
  analytics: false,
  cacheBust: false,
  scrollTo : !CONFIG.bookmark.enable
});

window.addEventListener('pjax:success', () => {
  document.querySelectorAll('script[data-pjax], script#page-configurations, #pjax script').forEach(element => {
    var code = element.text || element.textContent || element.innerHTML || '';
    var parent = element.parentNode;
    parent.removeChild(element);
    var script = document.createElement('script');
    if (element.id) {
      script.id = element.id;
    }
    if (element.className) {
      script.className = element.className;
    }
    if (element.type) {
      script.type = element.type;
    }
    if (element.src) {
      script.src = element.src;
      // Force synchronous loading of peripheral JS.
      script.async = false;
    }
    if (element.dataset.pjax !== undefined) {
      script.dataset.pjax = '';
    }
    if (code !== '') {
      script.appendChild(document.createTextNode(code));
    }
    parent.appendChild(script);
  });
  NexT.boot.refresh();
  // Define Motion Sequence & Bootstrap Motion.
  if (CONFIG.motion.enable) {
    NexT.motion.integrator
      .init()
      .add(NexT.motion.middleWares.subMenu)
      .add(NexT.motion.middleWares.postList)
      .bootstrap();
  }
  NexT.utils.updateSidebarPosition();
});
</script>


  <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three.min.js"></script>
    <script defer src="//cdn.jsdelivr.net/gh/theme-next/theme-next-three@1/three-waves.min.js"></script>


  




  
<script src="/js/local-search.js"></script>









<script data-pjax>
document.querySelectorAll('.pdfobject-container').forEach(element => {
  let url = element.dataset.target;
  let pdfOpenParams = {
    navpanes : 0,
    toolbar  : 0,
    statusbar: 0,
    pagemode : 'thumbs',
    view     : 'FitH'
  };
  let pdfOpenFragment = '#' + Object.entries(pdfOpenParams).map(([key, value]) => `${key}=${encodeURIComponent(value)}`).join('&');
  let fullURL = `/lib/pdf/web/viewer.html?file=${encodeURIComponent(url)}${pdfOpenFragment}`;

  if (NexT.utils.supportsPDFs()) {
    element.innerHTML = `<embed class="pdfobject" src="${url + pdfOpenFragment}" type="application/pdf" style="height: ${element.dataset.height};">`;
  } else {
    element.innerHTML = `<iframe src="${fullURL}" style="height: ${element.dataset.height};" frameborder="0"></iframe>`;
  }
});
</script>




    <div id="pjax">
  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

    </div>
</body>
</html>
