INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sources_1/new/conv1d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1d
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/advanced_practice_1/prob2_CONV_1D/CONV_1D.srcs/sim_1/new/tb_conv1d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_conv1d
