
W5100.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005134  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  080052bc  080052bc  000152bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052f0  080052f0  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  080052f0  080052f0  000152f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052f8  080052f8  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052f8  080052f8  000152f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052fc  080052fc  000152fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08005300  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          0000107c  20000080  20000080  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200010fc  200010fc  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007fb1  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021e4  00000000  00000000  00028061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008b8  00000000  00000000  0002a248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000007b8  00000000  00000000  0002ab00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022ac4  00000000  00000000  0002b2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aeab  00000000  00000000  0004dd7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf36d  00000000  00000000  00058c27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00127f94  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002154  00000000  00000000  00127fe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080052a4 	.word	0x080052a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	080052a4 	.word	0x080052a4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	689b      	ldr	r3, [r3, #8]
 80004e8:	f003 0301 	and.w	r3, r3, #1
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d101      	bne.n	80004f4 <LL_SPI_IsActiveFlag_RXNE+0x18>
 80004f0:	2301      	movs	r3, #1
 80004f2:	e000      	b.n	80004f6 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80004f4:	2300      	movs	r3, #0
}
 80004f6:	4618      	mov	r0, r3
 80004f8:	370c      	adds	r7, #12
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr

08000502 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8000502:	b480      	push	{r7}
 8000504:	b083      	sub	sp, #12
 8000506:	af00      	add	r7, sp, #0
 8000508:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	689b      	ldr	r3, [r3, #8]
 800050e:	f003 0302 	and.w	r3, r3, #2
 8000512:	2b02      	cmp	r3, #2
 8000514:	d101      	bne.n	800051a <LL_SPI_IsActiveFlag_TXE+0x18>
 8000516:	2301      	movs	r3, #1
 8000518:	e000      	b.n	800051c <LL_SPI_IsActiveFlag_TXE+0x1a>
 800051a:	2300      	movs	r3, #0
}
 800051c:	4618      	mov	r0, r3
 800051e:	370c      	adds	r7, #12
 8000520:	46bd      	mov	sp, r7
 8000522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000526:	4770      	bx	lr

08000528 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	330c      	adds	r3, #12
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	b2db      	uxtb	r3, r3
}
 8000538:	4618      	mov	r0, r3
 800053a:	370c      	adds	r7, #12
 800053c:	46bd      	mov	sp, r7
 800053e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000542:	4770      	bx	lr

08000544 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8000544:	b480      	push	{r7}
 8000546:	b085      	sub	sp, #20
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	330c      	adds	r3, #12
 8000554:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	78fa      	ldrb	r2, [r7, #3]
 800055a:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 800055c:	bf00      	nop
 800055e:	3714      	adds	r7, #20
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr

08000568 <w5100_read_byte>:
 * @brief recibe un byte por el SPI
 * @note - Esta función envía un byte dummy y lee el byte recibido
 * @note - Esta función es una función de bloqueo por polling
 * @return uint8_t
 */
uint8_t w5100_read_byte(void){
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	while(!(LL_SPI_IsActiveFlag_TXE(ETH_SPI)));
 800056c:	bf00      	nop
 800056e:	480b      	ldr	r0, [pc, #44]	; (800059c <w5100_read_byte+0x34>)
 8000570:	f7ff ffc7 	bl	8000502 <LL_SPI_IsActiveFlag_TXE>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d0f9      	beq.n	800056e <w5100_read_byte+0x6>
	LL_SPI_TransmitData8(ETH_SPI, 0xFF);
 800057a:	21ff      	movs	r1, #255	; 0xff
 800057c:	4807      	ldr	r0, [pc, #28]	; (800059c <w5100_read_byte+0x34>)
 800057e:	f7ff ffe1 	bl	8000544 <LL_SPI_TransmitData8>
	while(!(LL_SPI_IsActiveFlag_RXNE(ETH_SPI)));
 8000582:	bf00      	nop
 8000584:	4805      	ldr	r0, [pc, #20]	; (800059c <w5100_read_byte+0x34>)
 8000586:	f7ff ffa9 	bl	80004dc <LL_SPI_IsActiveFlag_RXNE>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d0f9      	beq.n	8000584 <w5100_read_byte+0x1c>
	return LL_SPI_ReceiveData8(ETH_SPI);
 8000590:	4802      	ldr	r0, [pc, #8]	; (800059c <w5100_read_byte+0x34>)
 8000592:	f7ff ffc9 	bl	8000528 <LL_SPI_ReceiveData8>
 8000596:	4603      	mov	r3, r0
}
 8000598:	4618      	mov	r0, r3
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40013000 	.word	0x40013000

080005a0 <w5100_write_byte>:
 * @brief Esta función transmite un byte
 * @param byte[in] : byte a ser enviado
 * @note - Esta función tambien limpia la bandera RXNE una vez enviado el byte
 * @note - Esta función es de bloqueo por polling
 */
void w5100_write_byte(uint8_t byte){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	71fb      	strb	r3, [r7, #7]
	while(!(LL_SPI_IsActiveFlag_TXE(ETH_SPI)));
 80005aa:	bf00      	nop
 80005ac:	480c      	ldr	r0, [pc, #48]	; (80005e0 <w5100_write_byte+0x40>)
 80005ae:	f7ff ffa8 	bl	8000502 <LL_SPI_IsActiveFlag_TXE>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d0f9      	beq.n	80005ac <w5100_write_byte+0xc>
	LL_SPI_TransmitData8(ETH_SPI, byte);
 80005b8:	79fb      	ldrb	r3, [r7, #7]
 80005ba:	4619      	mov	r1, r3
 80005bc:	4808      	ldr	r0, [pc, #32]	; (80005e0 <w5100_write_byte+0x40>)
 80005be:	f7ff ffc1 	bl	8000544 <LL_SPI_TransmitData8>
	while(!(LL_SPI_IsActiveFlag_RXNE(ETH_SPI)));
 80005c2:	bf00      	nop
 80005c4:	4806      	ldr	r0, [pc, #24]	; (80005e0 <w5100_write_byte+0x40>)
 80005c6:	f7ff ff89 	bl	80004dc <LL_SPI_IsActiveFlag_RXNE>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d0f9      	beq.n	80005c4 <w5100_write_byte+0x24>
	LL_SPI_ReceiveData8(ETH_SPI);
 80005d0:	4803      	ldr	r0, [pc, #12]	; (80005e0 <w5100_write_byte+0x40>)
 80005d2:	f7ff ffa9 	bl	8000528 <LL_SPI_ReceiveData8>
}
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40013000 	.word	0x40013000

080005e4 <w5100_cs_enable>:

/**
 * @brief Selecciona el W5100 para la comunicación SPI
 * @note - CS : Nivel logico 0 (GND)
 */
void w5100_cs_enable(void){
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
	GPIOX_ODR(W5100_CS) = 0;
 80005e8:	4b03      	ldr	r3, [pc, #12]	; (80005f8 <w5100_cs_enable+0x14>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
}
 80005ee:	bf00      	nop
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	42400290 	.word	0x42400290

080005fc <w5100_cs_disable>:

/**
 * @brief Deselecciona el W5100
 * @note - CS : Nivel lógico alto (VDD)
 */
void w5100_cs_disable(void){
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
	GPIOX_ODR(W5100_CS) = 1;
 8000600:	4b03      	ldr	r3, [pc, #12]	; (8000610 <w5100_cs_disable+0x14>)
 8000602:	2201      	movs	r2, #1
 8000604:	601a      	str	r2, [r3, #0]
}
 8000606:	bf00      	nop
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	42400290 	.word	0x42400290

08000614 <w5100_reset>:
}

/**
 * @brief Genera un reset del chip W5100
 */
void w5100_reset(void){
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	GPIOX_ODR(W5100_RST) = 1;
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <w5100_reset+0x20>)
 800061a:	2201      	movs	r2, #1
 800061c:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800061e:	2064      	movs	r0, #100	; 0x64
 8000620:	f000 fb50 	bl	8000cc4 <HAL_Delay>
	GPIOX_ODR(W5100_RST) = 1;
 8000624:	4b03      	ldr	r3, [pc, #12]	; (8000634 <w5100_reset+0x20>)
 8000626:	2201      	movs	r2, #1
 8000628:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800062a:	2064      	movs	r0, #100	; 0x64
 800062c:	f000 fb4a 	bl	8000cc4 <HAL_Delay>
}
 8000630:	bf00      	nop
 8000632:	bd80      	pop	{r7, pc}
 8000634:	42400298 	.word	0x42400298

08000638 <w5100_critical_enter>:

/**
 * @brief deshabilita las interrupciones
 */
void w5100_critical_enter(void){
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800063c:	b672      	cpsid	i
}
 800063e:	bf00      	nop
	__disable_irq();
}
 8000640:	bf00      	nop
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr

0800064a <w5100_critical_exit>:

/**
 * \brief habilita las interrupciones
 */
void w5100_critical_exit(void){
 800064a:	b480      	push	{r7}
 800064c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800064e:	b662      	cpsie	i
}
 8000650:	bf00      	nop
	__enable_irq();
}
 8000652:	bf00      	nop
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	041a      	lsls	r2, r3, #16
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	619a      	str	r2, [r3, #24]
}
 800066e:	bf00      	nop
 8000670:	370c      	adds	r7, #12
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
	...

0800067c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000684:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000688:	4907      	ldr	r1, [pc, #28]	; (80006a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	4313      	orrs	r3, r2
 800068e:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000692:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4013      	ands	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800069a:	68fb      	ldr	r3, [r7, #12]
}
 800069c:	bf00      	nop
 800069e:	3714      	adds	r7, #20
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	40023800 	.word	0x40023800

080006ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b086      	sub	sp, #24
 80006b0:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	463b      	mov	r3, r7
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
 80006c0:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80006c2:	2080      	movs	r0, #128	; 0x80
 80006c4:	f7ff ffda 	bl	800067c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80006c8:	2001      	movs	r0, #1
 80006ca:	f7ff ffd7 	bl	800067c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80006ce:	2004      	movs	r0, #4
 80006d0:	f7ff ffd4 	bl	800067c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80006d4:	2002      	movs	r0, #2
 80006d6:	f7ff ffd1 	bl	800067c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(ETH_CS_GPIO_Port, ETH_CS_Pin);
 80006da:	2110      	movs	r1, #16
 80006dc:	4814      	ldr	r0, [pc, #80]	; (8000730 <MX_GPIO_Init+0x84>)
 80006de:	f7ff ffbd 	bl	800065c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(ETH_RST_GPIO_Port, ETH_RST_Pin);
 80006e2:	2110      	movs	r1, #16
 80006e4:	4813      	ldr	r0, [pc, #76]	; (8000734 <MX_GPIO_Init+0x88>)
 80006e6:	f7ff ffb9 	bl	800065c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = ETH_CS_Pin;
 80006ea:	2310      	movs	r3, #16
 80006ec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80006ee:	2301      	movs	r3, #1
 80006f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(ETH_CS_GPIO_Port, &GPIO_InitStruct);
 80006fe:	463b      	mov	r3, r7
 8000700:	4619      	mov	r1, r3
 8000702:	480b      	ldr	r0, [pc, #44]	; (8000730 <MX_GPIO_Init+0x84>)
 8000704:	f001 f951 	bl	80019aa <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ETH_RST_Pin;
 8000708:	2310      	movs	r3, #16
 800070a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800070c:	2301      	movs	r3, #1
 800070e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000710:	2300      	movs	r3, #0
 8000712:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(ETH_RST_GPIO_Port, &GPIO_InitStruct);
 800071c:	463b      	mov	r3, r7
 800071e:	4619      	mov	r1, r3
 8000720:	4804      	ldr	r0, [pc, #16]	; (8000734 <MX_GPIO_Init+0x88>)
 8000722:	f001 f942 	bl	80019aa <LL_GPIO_Init>

}
 8000726:	bf00      	nop
 8000728:	3718      	adds	r7, #24
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40020000 	.word	0x40020000
 8000734:	40020800 	.word	0x40020800

08000738 <LL_SPI_Enable>:
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	601a      	str	r2, [r3, #0]
}
 800074c:	bf00      	nop
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t dnsclient_ip[16] = {0};
 800075e:	2300      	movs	r3, #0
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076c:	f000 fa38 	bl	8000be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000770:	f000 f850 	bl	8000814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000774:	f7ff ff9a 	bl	80006ac <MX_GPIO_Init>
  MX_SPI1_Init();
 8000778:	f000 f952 	bl	8000a20 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // SPI method callback registration
  LL_SPI_Enable(SPI1);
 800077c:	4819      	ldr	r0, [pc, #100]	; (80007e4 <main+0x8c>)
 800077e:	f7ff ffdb 	bl	8000738 <LL_SPI_Enable>
  reg_wizchip_spi_cbfunc(w5100_read_byte, w5100_write_byte);
 8000782:	4919      	ldr	r1, [pc, #100]	; (80007e8 <main+0x90>)
 8000784:	4819      	ldr	r0, [pc, #100]	; (80007ec <main+0x94>)
 8000786:	f002 fac9 	bl	8002d1c <reg_wizchip_spi_cbfunc>
  // CS function register
  reg_wizchip_cs_cbfunc(w5100_cs_enable, w5100_cs_disable);
 800078a:	4919      	ldr	r1, [pc, #100]	; (80007f0 <main+0x98>)
 800078c:	4819      	ldr	r0, [pc, #100]	; (80007f4 <main+0x9c>)
 800078e:	f002 fa9f 	bl	8002cd0 <reg_wizchip_cs_cbfunc>
  // critical secction
  reg_wizchip_cris_cbfunc(w5100_critical_enter, w5100_critical_exit);
 8000792:	4919      	ldr	r1, [pc, #100]	; (80007f8 <main+0xa0>)
 8000794:	4819      	ldr	r0, [pc, #100]	; (80007fc <main+0xa4>)
 8000796:	f002 fa75 	bl	8002c84 <reg_wizchip_cris_cbfunc>

  //reset
  w5100_reset();
 800079a:	f7ff ff3b 	bl	8000614 <w5100_reset>
  W5100_Initialize();
 800079e:	f000 f8a3 	bl	80008e8 <W5100_Initialize>

  wizchip_setnetinfo(&gWIZNETINFO);
 80007a2:	4817      	ldr	r0, [pc, #92]	; (8000800 <main+0xa8>)
 80007a4:	f002 fd16 	bl	80031d4 <wizchip_setnetinfo>

  //DHCP INIT
  DHCP_init(DHCP_SOCKET, ethBuf0);
 80007a8:	4916      	ldr	r1, [pc, #88]	; (8000804 <main+0xac>)
 80007aa:	2000      	movs	r0, #0
 80007ac:	f004 f842 	bl	8004834 <DHCP_init>

  while(1){
	  if(proccess_dhcp() == DHCP_IP_LEASED){
 80007b0:	f000 f8c2 	bl	8000938 <proccess_dhcp>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	d004      	beq.n	80007c4 <main+0x6c>
		  break;
	  }
	  HAL_Delay(500);
 80007ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007be:	f000 fa81 	bl	8000cc4 <HAL_Delay>
	  if(proccess_dhcp() == DHCP_IP_LEASED){
 80007c2:	e7f5      	b.n	80007b0 <main+0x58>
		  break;
 80007c4:	bf00      	nop
  }

  //->DNS RUN
  DNS_init(DNS_SOCKET, ethBuf1);
 80007c6:	4910      	ldr	r1, [pc, #64]	; (8000808 <main+0xb0>)
 80007c8:	2001      	movs	r0, #1
 80007ca:	f004 fc75 	bl	80050b8 <DNS_init>

  while(1){
	  if(DNS_run(dns_server_ip, URL, dnsclient_ip) == 1){
 80007ce:	463b      	mov	r3, r7
 80007d0:	461a      	mov	r2, r3
 80007d2:	490e      	ldr	r1, [pc, #56]	; (800080c <main+0xb4>)
 80007d4:	480e      	ldr	r0, [pc, #56]	; (8000810 <main+0xb8>)
 80007d6:	f004 fc8b 	bl	80050f0 <DNS_run>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d1f6      	bne.n	80007ce <main+0x76>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <main+0x88>
 80007e2:	bf00      	nop
 80007e4:	40013000 	.word	0x40013000
 80007e8:	080005a1 	.word	0x080005a1
 80007ec:	08000569 	.word	0x08000569
 80007f0:	080005fd 	.word	0x080005fd
 80007f4:	080005e5 	.word	0x080005e5
 80007f8:	0800064b 	.word	0x0800064b
 80007fc:	08000639 	.word	0x08000639
 8000800:	20000000 	.word	0x20000000
 8000804:	2000009c 	.word	0x2000009c
 8000808:	2000089c 	.word	0x2000089c
 800080c:	20000018 	.word	0x20000018
 8000810:	20000028 	.word	0x20000028

08000814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b094      	sub	sp, #80	; 0x50
 8000818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081a:	f107 0320 	add.w	r3, r7, #32
 800081e:	2230      	movs	r2, #48	; 0x30
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f004 fd0e 	bl	8005244 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	609a      	str	r2, [r3, #8]
 8000834:	60da      	str	r2, [r3, #12]
 8000836:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000838:	2300      	movs	r3, #0
 800083a:	60bb      	str	r3, [r7, #8]
 800083c:	4b28      	ldr	r3, [pc, #160]	; (80008e0 <SystemClock_Config+0xcc>)
 800083e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000840:	4a27      	ldr	r2, [pc, #156]	; (80008e0 <SystemClock_Config+0xcc>)
 8000842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000846:	6413      	str	r3, [r2, #64]	; 0x40
 8000848:	4b25      	ldr	r3, [pc, #148]	; (80008e0 <SystemClock_Config+0xcc>)
 800084a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000850:	60bb      	str	r3, [r7, #8]
 8000852:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000854:	2300      	movs	r3, #0
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	4b22      	ldr	r3, [pc, #136]	; (80008e4 <SystemClock_Config+0xd0>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a21      	ldr	r2, [pc, #132]	; (80008e4 <SystemClock_Config+0xd0>)
 800085e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000862:	6013      	str	r3, [r2, #0]
 8000864:	4b1f      	ldr	r3, [pc, #124]	; (80008e4 <SystemClock_Config+0xd0>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000870:	2301      	movs	r3, #1
 8000872:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000874:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800087a:	2302      	movs	r3, #2
 800087c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800087e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000882:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000884:	2304      	movs	r3, #4
 8000886:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000888:	23a8      	movs	r3, #168	; 0xa8
 800088a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800088c:	2302      	movs	r3, #2
 800088e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000890:	2304      	movs	r3, #4
 8000892:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000894:	f107 0320 	add.w	r3, r7, #32
 8000898:	4618      	mov	r0, r3
 800089a:	f000 fb1d 	bl	8000ed8 <HAL_RCC_OscConfig>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008a4:	f000 f874 	bl	8000990 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a8:	230f      	movs	r3, #15
 80008aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ac:	2302      	movs	r3, #2
 80008ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008c0:	f107 030c 	add.w	r3, r7, #12
 80008c4:	2105      	movs	r1, #5
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 fd7e 	bl	80013c8 <HAL_RCC_ClockConfig>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008d2:	f000 f85d 	bl	8000990 <Error_Handler>
  }
}
 80008d6:	bf00      	nop
 80008d8:	3750      	adds	r7, #80	; 0x50
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40007000 	.word	0x40007000

080008e8 <W5100_Initialize>:

/* USER CODE BEGIN 4 */
void W5100_Initialize(void){
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
	intr_kind temp;
	//stack
	uint8_t W5x00_AdrSet[2][4] = {{2,2,2,2},{2,2,2,2}};
 80008ee:	4a11      	ldr	r2, [pc, #68]	; (8000934 <W5100_Initialize+0x4c>)
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008f6:	e883 0003 	stmia.w	r3, {r0, r1}

	temp = IK_DEST_UNREACH;
 80008fa:	2340      	movs	r3, #64	; 0x40
 80008fc:	81fb      	strh	r3, [r7, #14]

	if(ctlwizchip(CW_INIT_WIZCHIP, (void*)W5x00_AdrSet) == -1){
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4619      	mov	r1, r3
 8000902:	2001      	movs	r0, #1
 8000904:	f002 fa36 	bl	8002d74 <ctlwizchip>
 8000908:	4603      	mov	r3, r0
 800090a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800090e:	d101      	bne.n	8000914 <W5100_Initialize+0x2c>
		Error_Handler();
 8000910:	f000 f83e 	bl	8000990 <Error_Handler>
	}

	if(ctlwizchip(CW_SET_INTRMASK, &temp) == -1){
 8000914:	f107 030e 	add.w	r3, r7, #14
 8000918:	4619      	mov	r1, r3
 800091a:	2004      	movs	r0, #4
 800091c:	f002 fa2a 	bl	8002d74 <ctlwizchip>
 8000920:	4603      	mov	r3, r0
 8000922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000926:	d101      	bne.n	800092c <W5100_Initialize+0x44>
		Error_Handler();
 8000928:	f000 f832 	bl	8000990 <Error_Handler>
	}

	//printf("interrupt mask: %02x\r\n",getIMR());


}
 800092c:	bf00      	nop
 800092e:	3710      	adds	r7, #16
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	080052bc 	.word	0x080052bc

08000938 <proccess_dhcp>:

int proccess_dhcp(void){
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
	int8_t ret = 0;
 800093e:	2300      	movs	r3, #0
 8000940:	71fb      	strb	r3, [r7, #7]
	uint32_t timout = HAL_GetTick();
 8000942:	f000 f9b3 	bl	8000cac <HAL_GetTick>
 8000946:	6038      	str	r0, [r7, #0]
	while(1){
		ret = DHCP_run();
 8000948:	f003 fdb0 	bl	80044ac <DHCP_run>
 800094c:	4603      	mov	r3, r0
 800094e:	71fb      	strb	r3, [r7, #7]

		if(ret == DHCP_IP_LEASED){
 8000950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000954:	2b04      	cmp	r3, #4
 8000956:	d108      	bne.n	800096a <proccess_dhcp+0x32>
			//printf information
			memset(&gWIZNETINFO,0,sizeof(gWIZNETINFO));
 8000958:	2217      	movs	r2, #23
 800095a:	2100      	movs	r1, #0
 800095c:	480b      	ldr	r0, [pc, #44]	; (800098c <proccess_dhcp+0x54>)
 800095e:	f004 fc71 	bl	8005244 <memset>

			wizchip_getnetinfo(&gWIZNETINFO);
 8000962:	480a      	ldr	r0, [pc, #40]	; (800098c <proccess_dhcp+0x54>)
 8000964:	f002 fc72 	bl	800324c <wizchip_getnetinfo>
			break;
 8000968:	e00a      	b.n	8000980 <proccess_dhcp+0x48>
			//todo

		}

		//check timeout
		if((HAL_GetTick() - timout) >= DHCP_TIMEOUT ){
 800096a:	f000 f99f 	bl	8000cac <HAL_GetTick>
 800096e:	4602      	mov	r2, r0
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	1ad3      	subs	r3, r2, r3
 8000974:	f247 522f 	movw	r2, #29999	; 0x752f
 8000978:	4293      	cmp	r3, r2
 800097a:	d9e5      	bls.n	8000948 <proccess_dhcp+0x10>
			DHCP_stop();
 800097c:	f003 feae 	bl	80046dc <DHCP_stop>
			break;
		}

	}
	return ret;
 8000980:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20000000 	.word	0x20000000

08000990 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000994:	b672      	cpsid	i
}
 8000996:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000998:	e7fe      	b.n	8000998 <Error_Handler+0x8>

0800099a <LL_SPI_SetStandard>:
{
 800099a:	b480      	push	{r7}
 800099c:	b083      	sub	sp, #12
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
 80009a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	f023 0210 	bic.w	r2, r3, #16
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	431a      	orrs	r2, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	605a      	str	r2, [r3, #4]
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr

080009c0 <LL_AHB1_GRP1_EnableClock>:
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80009c8:	4b08      	ldr	r3, [pc, #32]	; (80009ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80009cc:	4907      	ldr	r1, [pc, #28]	; (80009ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4013      	ands	r3, r2
 80009dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009de:	68fb      	ldr	r3, [r7, #12]
}
 80009e0:	bf00      	nop
 80009e2:	3714      	adds	r7, #20
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	40023800 	.word	0x40023800

080009f0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b085      	sub	sp, #20
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80009f8:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <LL_APB2_GRP1_EnableClock+0x2c>)
 80009fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80009fc:	4907      	ldr	r1, [pc, #28]	; (8000a1c <LL_APB2_GRP1_EnableClock+0x2c>)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4313      	orrs	r3, r2
 8000a02:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000a04:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000a06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
}
 8000a10:	bf00      	nop
 8000a12:	3714      	adds	r7, #20
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	40023800 	.word	0x40023800

08000a20 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b090      	sub	sp, #64	; 0x40
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000a26:	f107 0318 	add.w	r3, r7, #24
 8000a2a:	2228      	movs	r2, #40	; 0x28
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f004 fc08 	bl	8005244 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	463b      	mov	r3, r7
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]
 8000a42:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000a44:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000a48:	f7ff ffd2 	bl	80009f0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff ffb7 	bl	80009c0 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8000a52:	23e0      	movs	r3, #224	; 0xe0
 8000a54:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a56:	2302      	movs	r3, #2
 8000a58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a62:	2300      	movs	r3, #0
 8000a64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000a66:	2305      	movs	r3, #5
 8000a68:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	463b      	mov	r3, r7
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4813      	ldr	r0, [pc, #76]	; (8000abc <MX_SPI1_Init+0x9c>)
 8000a70:	f000 ff9b 	bl	80019aa <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000a78:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000a7c:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000a82:	2300      	movs	r3, #0
 8000a84:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000a8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8000a90:	2318      	movs	r3, #24
 8000a92:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000a94:	2300      	movs	r3, #0
 8000a96:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8000a9c:	230a      	movs	r3, #10
 8000a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000aa0:	f107 0318 	add.w	r3, r7, #24
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4806      	ldr	r0, [pc, #24]	; (8000ac0 <MX_SPI1_Init+0xa0>)
 8000aa8:	f001 f815 	bl	8001ad6 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8000aac:	2100      	movs	r1, #0
 8000aae:	4804      	ldr	r0, [pc, #16]	; (8000ac0 <MX_SPI1_Init+0xa0>)
 8000ab0:	f7ff ff73 	bl	800099a <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ab4:	bf00      	nop
 8000ab6:	3740      	adds	r7, #64	; 0x40
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40020000 	.word	0x40020000
 8000ac0:	40013000 	.word	0x40013000

08000ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <HAL_MspInit+0x4c>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad2:	4a0f      	ldr	r2, [pc, #60]	; (8000b10 <HAL_MspInit+0x4c>)
 8000ad4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ad8:	6453      	str	r3, [r2, #68]	; 0x44
 8000ada:	4b0d      	ldr	r3, [pc, #52]	; (8000b10 <HAL_MspInit+0x4c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ade:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	603b      	str	r3, [r7, #0]
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <HAL_MspInit+0x4c>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aee:	4a08      	ldr	r2, [pc, #32]	; (8000b10 <HAL_MspInit+0x4c>)
 8000af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af4:	6413      	str	r3, [r2, #64]	; 0x40
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_MspInit+0x4c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	40023800 	.word	0x40023800

08000b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <NMI_Handler+0x4>

08000b1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b1e:	e7fe      	b.n	8000b1e <HardFault_Handler+0x4>

08000b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <MemManage_Handler+0x4>

08000b26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <BusFault_Handler+0x4>

08000b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <UsageFault_Handler+0x4>

08000b32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b36:	bf00      	nop
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b52:	bf00      	nop
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b60:	f000 f890 	bl	8000c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <SystemInit+0x20>)
 8000b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b72:	4a05      	ldr	r2, [pc, #20]	; (8000b88 <SystemInit+0x20>)
 8000b74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bc4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b90:	480d      	ldr	r0, [pc, #52]	; (8000bc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b92:	490e      	ldr	r1, [pc, #56]	; (8000bcc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b94:	4a0e      	ldr	r2, [pc, #56]	; (8000bd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b98:	e002      	b.n	8000ba0 <LoopCopyDataInit>

08000b9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b9e:	3304      	adds	r3, #4

08000ba0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ba2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba4:	d3f9      	bcc.n	8000b9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ba6:	4a0b      	ldr	r2, [pc, #44]	; (8000bd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ba8:	4c0b      	ldr	r4, [pc, #44]	; (8000bd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000baa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bac:	e001      	b.n	8000bb2 <LoopFillZerobss>

08000bae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb0:	3204      	adds	r2, #4

08000bb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb4:	d3fb      	bcc.n	8000bae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bb6:	f7ff ffd7 	bl	8000b68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bba:	f004 fb1f 	bl	80051fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bbe:	f7ff fdcb 	bl	8000758 <main>
  bx  lr    
 8000bc2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000bc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bcc:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000bd0:	08005300 	.word	0x08005300
  ldr r2, =_sbss
 8000bd4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000bd8:	200010fc 	.word	0x200010fc

08000bdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bdc:	e7fe      	b.n	8000bdc <ADC_IRQHandler>
	...

08000be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000be4:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <HAL_Init+0x40>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a0d      	ldr	r2, [pc, #52]	; (8000c20 <HAL_Init+0x40>)
 8000bea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	; (8000c20 <HAL_Init+0x40>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a0a      	ldr	r2, [pc, #40]	; (8000c20 <HAL_Init+0x40>)
 8000bf6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	4b08      	ldr	r3, [pc, #32]	; (8000c20 <HAL_Init+0x40>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a07      	ldr	r2, [pc, #28]	; (8000c20 <HAL_Init+0x40>)
 8000c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f000 f931 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0e:	200f      	movs	r0, #15
 8000c10:	f000 f808 	bl	8000c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c14:	f7ff ff56 	bl	8000ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40023c00 	.word	0x40023c00

08000c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c2c:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <HAL_InitTick+0x54>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <HAL_InitTick+0x58>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	4619      	mov	r1, r3
 8000c36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 f93b 	bl	8000ebe <HAL_SYSTICK_Config>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e00e      	b.n	8000c70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b0f      	cmp	r3, #15
 8000c56:	d80a      	bhi.n	8000c6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	6879      	ldr	r1, [r7, #4]
 8000c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c60:	f000 f911 	bl	8000e86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c64:	4a06      	ldr	r2, [pc, #24]	; (8000c80 <HAL_InitTick+0x5c>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e000      	b.n	8000c70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	2000002c 	.word	0x2000002c
 8000c7c:	20000034 	.word	0x20000034
 8000c80:	20000030 	.word	0x20000030

08000c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <HAL_IncTick+0x20>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_IncTick+0x24>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4413      	add	r3, r2
 8000c94:	4a04      	ldr	r2, [pc, #16]	; (8000ca8 <HAL_IncTick+0x24>)
 8000c96:	6013      	str	r3, [r2, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	20000034 	.word	0x20000034
 8000ca8:	2000109c 	.word	0x2000109c

08000cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb0:	4b03      	ldr	r3, [pc, #12]	; (8000cc0 <HAL_GetTick+0x14>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	2000109c 	.word	0x2000109c

08000cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ccc:	f7ff ffee 	bl	8000cac <HAL_GetTick>
 8000cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cdc:	d005      	beq.n	8000cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cde:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <HAL_Delay+0x44>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000cea:	bf00      	nop
 8000cec:	f7ff ffde 	bl	8000cac <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d8f7      	bhi.n	8000cec <HAL_Delay+0x28>
  {
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000034 	.word	0x20000034

08000d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d28:	4013      	ands	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	60d3      	str	r3, [r2, #12]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <__NVIC_GetPriorityGrouping+0x18>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f003 0307 	and.w	r3, r3, #7
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	; (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	; 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
         );
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	; 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b01      	subs	r3, #1
 8000e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e3c:	d301      	bcc.n	8000e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00f      	b.n	8000e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <SysTick_Config+0x40>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e50:	f7ff ff8e 	bl	8000d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e54:	4b05      	ldr	r3, [pc, #20]	; (8000e6c <SysTick_Config+0x40>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5a:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <SysTick_Config+0x40>)
 8000e5c:	2207      	movs	r2, #7
 8000e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	e000e010 	.word	0xe000e010

08000e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ff47 	bl	8000d0c <__NVIC_SetPriorityGrouping>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e98:	f7ff ff5c 	bl	8000d54 <__NVIC_GetPriorityGrouping>
 8000e9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	68b9      	ldr	r1, [r7, #8]
 8000ea2:	6978      	ldr	r0, [r7, #20]
 8000ea4:	f7ff ff8e 	bl	8000dc4 <NVIC_EncodePriority>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eae:	4611      	mov	r1, r2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff5d 	bl	8000d70 <__NVIC_SetPriority>
}
 8000eb6:	bf00      	nop
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f7ff ffb0 	bl	8000e2c <SysTick_Config>
 8000ecc:	4603      	mov	r3, r0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d101      	bne.n	8000eea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e267      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d075      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ef6:	4b88      	ldr	r3, [pc, #544]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	f003 030c 	and.w	r3, r3, #12
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	d00c      	beq.n	8000f1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f02:	4b85      	ldr	r3, [pc, #532]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f0a:	2b08      	cmp	r3, #8
 8000f0c:	d112      	bne.n	8000f34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f0e:	4b82      	ldr	r3, [pc, #520]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f1a:	d10b      	bne.n	8000f34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f1c:	4b7e      	ldr	r3, [pc, #504]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d05b      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x108>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d157      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	e242      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f3c:	d106      	bne.n	8000f4c <HAL_RCC_OscConfig+0x74>
 8000f3e:	4b76      	ldr	r3, [pc, #472]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a75      	ldr	r2, [pc, #468]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f48:	6013      	str	r3, [r2, #0]
 8000f4a:	e01d      	b.n	8000f88 <HAL_RCC_OscConfig+0xb0>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f54:	d10c      	bne.n	8000f70 <HAL_RCC_OscConfig+0x98>
 8000f56:	4b70      	ldr	r3, [pc, #448]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a6f      	ldr	r2, [pc, #444]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f60:	6013      	str	r3, [r2, #0]
 8000f62:	4b6d      	ldr	r3, [pc, #436]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a6c      	ldr	r2, [pc, #432]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f6c:	6013      	str	r3, [r2, #0]
 8000f6e:	e00b      	b.n	8000f88 <HAL_RCC_OscConfig+0xb0>
 8000f70:	4b69      	ldr	r3, [pc, #420]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a68      	ldr	r2, [pc, #416]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	4b66      	ldr	r3, [pc, #408]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a65      	ldr	r2, [pc, #404]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000f82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d013      	beq.n	8000fb8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f90:	f7ff fe8c 	bl	8000cac <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f98:	f7ff fe88 	bl	8000cac <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b64      	cmp	r3, #100	; 0x64
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e207      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000faa:	4b5b      	ldr	r3, [pc, #364]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d0f0      	beq.n	8000f98 <HAL_RCC_OscConfig+0xc0>
 8000fb6:	e014      	b.n	8000fe2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb8:	f7ff fe78 	bl	8000cac <HAL_GetTick>
 8000fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fbe:	e008      	b.n	8000fd2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fc0:	f7ff fe74 	bl	8000cac <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	2b64      	cmp	r3, #100	; 0x64
 8000fcc:	d901      	bls.n	8000fd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	e1f3      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fd2:	4b51      	ldr	r3, [pc, #324]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1f0      	bne.n	8000fc0 <HAL_RCC_OscConfig+0xe8>
 8000fde:	e000      	b.n	8000fe2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0302 	and.w	r3, r3, #2
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d063      	beq.n	80010b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000fee:	4b4a      	ldr	r3, [pc, #296]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	f003 030c 	and.w	r3, r3, #12
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d00b      	beq.n	8001012 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ffa:	4b47      	ldr	r3, [pc, #284]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001002:	2b08      	cmp	r3, #8
 8001004:	d11c      	bne.n	8001040 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001006:	4b44      	ldr	r3, [pc, #272]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d116      	bne.n	8001040 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001012:	4b41      	ldr	r3, [pc, #260]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d005      	beq.n	800102a <HAL_RCC_OscConfig+0x152>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	68db      	ldr	r3, [r3, #12]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d001      	beq.n	800102a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e1c7      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800102a:	4b3b      	ldr	r3, [pc, #236]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	691b      	ldr	r3, [r3, #16]
 8001036:	00db      	lsls	r3, r3, #3
 8001038:	4937      	ldr	r1, [pc, #220]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 800103a:	4313      	orrs	r3, r2
 800103c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800103e:	e03a      	b.n	80010b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d020      	beq.n	800108a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001048:	4b34      	ldr	r3, [pc, #208]	; (800111c <HAL_RCC_OscConfig+0x244>)
 800104a:	2201      	movs	r2, #1
 800104c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800104e:	f7ff fe2d 	bl	8000cac <HAL_GetTick>
 8001052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001054:	e008      	b.n	8001068 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001056:	f7ff fe29 	bl	8000cac <HAL_GetTick>
 800105a:	4602      	mov	r2, r0
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	2b02      	cmp	r3, #2
 8001062:	d901      	bls.n	8001068 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001064:	2303      	movs	r3, #3
 8001066:	e1a8      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001068:	4b2b      	ldr	r3, [pc, #172]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0302 	and.w	r3, r3, #2
 8001070:	2b00      	cmp	r3, #0
 8001072:	d0f0      	beq.n	8001056 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001074:	4b28      	ldr	r3, [pc, #160]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	691b      	ldr	r3, [r3, #16]
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	4925      	ldr	r1, [pc, #148]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 8001084:	4313      	orrs	r3, r2
 8001086:	600b      	str	r3, [r1, #0]
 8001088:	e015      	b.n	80010b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800108a:	4b24      	ldr	r3, [pc, #144]	; (800111c <HAL_RCC_OscConfig+0x244>)
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001090:	f7ff fe0c 	bl	8000cac <HAL_GetTick>
 8001094:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001096:	e008      	b.n	80010aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001098:	f7ff fe08 	bl	8000cac <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d901      	bls.n	80010aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80010a6:	2303      	movs	r3, #3
 80010a8:	e187      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010aa:	4b1b      	ldr	r3, [pc, #108]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1f0      	bne.n	8001098 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0308 	and.w	r3, r3, #8
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d036      	beq.n	8001130 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d016      	beq.n	80010f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010ca:	4b15      	ldr	r3, [pc, #84]	; (8001120 <HAL_RCC_OscConfig+0x248>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010d0:	f7ff fdec 	bl	8000cac <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010d8:	f7ff fde8 	bl	8000cac <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e167      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010ea:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <HAL_RCC_OscConfig+0x240>)
 80010ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010ee:	f003 0302 	and.w	r3, r3, #2
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d0f0      	beq.n	80010d8 <HAL_RCC_OscConfig+0x200>
 80010f6:	e01b      	b.n	8001130 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010f8:	4b09      	ldr	r3, [pc, #36]	; (8001120 <HAL_RCC_OscConfig+0x248>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010fe:	f7ff fdd5 	bl	8000cac <HAL_GetTick>
 8001102:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001104:	e00e      	b.n	8001124 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001106:	f7ff fdd1 	bl	8000cac <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d907      	bls.n	8001124 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e150      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
 8001118:	40023800 	.word	0x40023800
 800111c:	42470000 	.word	0x42470000
 8001120:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001124:	4b88      	ldr	r3, [pc, #544]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001126:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1ea      	bne.n	8001106 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0304 	and.w	r3, r3, #4
 8001138:	2b00      	cmp	r3, #0
 800113a:	f000 8097 	beq.w	800126c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800113e:	2300      	movs	r3, #0
 8001140:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001142:	4b81      	ldr	r3, [pc, #516]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d10f      	bne.n	800116e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	4b7d      	ldr	r3, [pc, #500]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001156:	4a7c      	ldr	r2, [pc, #496]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800115c:	6413      	str	r3, [r2, #64]	; 0x40
 800115e:	4b7a      	ldr	r3, [pc, #488]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800116a:	2301      	movs	r3, #1
 800116c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800116e:	4b77      	ldr	r3, [pc, #476]	; (800134c <HAL_RCC_OscConfig+0x474>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001176:	2b00      	cmp	r3, #0
 8001178:	d118      	bne.n	80011ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800117a:	4b74      	ldr	r3, [pc, #464]	; (800134c <HAL_RCC_OscConfig+0x474>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a73      	ldr	r2, [pc, #460]	; (800134c <HAL_RCC_OscConfig+0x474>)
 8001180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001184:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001186:	f7ff fd91 	bl	8000cac <HAL_GetTick>
 800118a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800118c:	e008      	b.n	80011a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800118e:	f7ff fd8d 	bl	8000cac <HAL_GetTick>
 8001192:	4602      	mov	r2, r0
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	2b02      	cmp	r3, #2
 800119a:	d901      	bls.n	80011a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800119c:	2303      	movs	r3, #3
 800119e:	e10c      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011a0:	4b6a      	ldr	r3, [pc, #424]	; (800134c <HAL_RCC_OscConfig+0x474>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d0f0      	beq.n	800118e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d106      	bne.n	80011c2 <HAL_RCC_OscConfig+0x2ea>
 80011b4:	4b64      	ldr	r3, [pc, #400]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011b8:	4a63      	ldr	r2, [pc, #396]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011ba:	f043 0301 	orr.w	r3, r3, #1
 80011be:	6713      	str	r3, [r2, #112]	; 0x70
 80011c0:	e01c      	b.n	80011fc <HAL_RCC_OscConfig+0x324>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	2b05      	cmp	r3, #5
 80011c8:	d10c      	bne.n	80011e4 <HAL_RCC_OscConfig+0x30c>
 80011ca:	4b5f      	ldr	r3, [pc, #380]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011ce:	4a5e      	ldr	r2, [pc, #376]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	6713      	str	r3, [r2, #112]	; 0x70
 80011d6:	4b5c      	ldr	r3, [pc, #368]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011da:	4a5b      	ldr	r2, [pc, #364]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	6713      	str	r3, [r2, #112]	; 0x70
 80011e2:	e00b      	b.n	80011fc <HAL_RCC_OscConfig+0x324>
 80011e4:	4b58      	ldr	r3, [pc, #352]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011e8:	4a57      	ldr	r2, [pc, #348]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011ea:	f023 0301 	bic.w	r3, r3, #1
 80011ee:	6713      	str	r3, [r2, #112]	; 0x70
 80011f0:	4b55      	ldr	r3, [pc, #340]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011f4:	4a54      	ldr	r2, [pc, #336]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80011f6:	f023 0304 	bic.w	r3, r3, #4
 80011fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d015      	beq.n	8001230 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001204:	f7ff fd52 	bl	8000cac <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800120a:	e00a      	b.n	8001222 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800120c:	f7ff fd4e 	bl	8000cac <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	f241 3288 	movw	r2, #5000	; 0x1388
 800121a:	4293      	cmp	r3, r2
 800121c:	d901      	bls.n	8001222 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800121e:	2303      	movs	r3, #3
 8001220:	e0cb      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001222:	4b49      	ldr	r3, [pc, #292]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d0ee      	beq.n	800120c <HAL_RCC_OscConfig+0x334>
 800122e:	e014      	b.n	800125a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001230:	f7ff fd3c 	bl	8000cac <HAL_GetTick>
 8001234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001236:	e00a      	b.n	800124e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001238:	f7ff fd38 	bl	8000cac <HAL_GetTick>
 800123c:	4602      	mov	r2, r0
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	f241 3288 	movw	r2, #5000	; 0x1388
 8001246:	4293      	cmp	r3, r2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e0b5      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800124e:	4b3e      	ldr	r3, [pc, #248]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001252:	f003 0302 	and.w	r3, r3, #2
 8001256:	2b00      	cmp	r3, #0
 8001258:	d1ee      	bne.n	8001238 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800125a:	7dfb      	ldrb	r3, [r7, #23]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d105      	bne.n	800126c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001260:	4b39      	ldr	r3, [pc, #228]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001264:	4a38      	ldr	r2, [pc, #224]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001266:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800126a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	2b00      	cmp	r3, #0
 8001272:	f000 80a1 	beq.w	80013b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001276:	4b34      	ldr	r3, [pc, #208]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f003 030c 	and.w	r3, r3, #12
 800127e:	2b08      	cmp	r3, #8
 8001280:	d05c      	beq.n	800133c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	699b      	ldr	r3, [r3, #24]
 8001286:	2b02      	cmp	r3, #2
 8001288:	d141      	bne.n	800130e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800128a:	4b31      	ldr	r3, [pc, #196]	; (8001350 <HAL_RCC_OscConfig+0x478>)
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fd0c 	bl	8000cac <HAL_GetTick>
 8001294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001298:	f7ff fd08 	bl	8000cac <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e087      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012aa:	4b27      	ldr	r3, [pc, #156]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1f0      	bne.n	8001298 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69da      	ldr	r2, [r3, #28]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6a1b      	ldr	r3, [r3, #32]
 80012be:	431a      	orrs	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c4:	019b      	lsls	r3, r3, #6
 80012c6:	431a      	orrs	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012cc:	085b      	lsrs	r3, r3, #1
 80012ce:	3b01      	subs	r3, #1
 80012d0:	041b      	lsls	r3, r3, #16
 80012d2:	431a      	orrs	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012d8:	061b      	lsls	r3, r3, #24
 80012da:	491b      	ldr	r1, [pc, #108]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 80012dc:	4313      	orrs	r3, r2
 80012de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012e0:	4b1b      	ldr	r3, [pc, #108]	; (8001350 <HAL_RCC_OscConfig+0x478>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e6:	f7ff fce1 	bl	8000cac <HAL_GetTick>
 80012ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ec:	e008      	b.n	8001300 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012ee:	f7ff fcdd 	bl	8000cac <HAL_GetTick>
 80012f2:	4602      	mov	r2, r0
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d901      	bls.n	8001300 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e05c      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001300:	4b11      	ldr	r3, [pc, #68]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d0f0      	beq.n	80012ee <HAL_RCC_OscConfig+0x416>
 800130c:	e054      	b.n	80013b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800130e:	4b10      	ldr	r3, [pc, #64]	; (8001350 <HAL_RCC_OscConfig+0x478>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001314:	f7ff fcca 	bl	8000cac <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800131c:	f7ff fcc6 	bl	8000cac <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e045      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800132e:	4b06      	ldr	r3, [pc, #24]	; (8001348 <HAL_RCC_OscConfig+0x470>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f0      	bne.n	800131c <HAL_RCC_OscConfig+0x444>
 800133a:	e03d      	b.n	80013b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d107      	bne.n	8001354 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e038      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
 8001348:	40023800 	.word	0x40023800
 800134c:	40007000 	.word	0x40007000
 8001350:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001354:	4b1b      	ldr	r3, [pc, #108]	; (80013c4 <HAL_RCC_OscConfig+0x4ec>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d028      	beq.n	80013b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800136c:	429a      	cmp	r2, r3
 800136e:	d121      	bne.n	80013b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800137a:	429a      	cmp	r2, r3
 800137c:	d11a      	bne.n	80013b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001384:	4013      	ands	r3, r2
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800138a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800138c:	4293      	cmp	r3, r2
 800138e:	d111      	bne.n	80013b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800139a:	085b      	lsrs	r3, r3, #1
 800139c:	3b01      	subs	r3, #1
 800139e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d107      	bne.n	80013b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d001      	beq.n	80013b8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e000      	b.n	80013ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	40023800 	.word	0x40023800

080013c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d101      	bne.n	80013dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e0cc      	b.n	8001576 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013dc:	4b68      	ldr	r3, [pc, #416]	; (8001580 <HAL_RCC_ClockConfig+0x1b8>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0307 	and.w	r3, r3, #7
 80013e4:	683a      	ldr	r2, [r7, #0]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d90c      	bls.n	8001404 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ea:	4b65      	ldr	r3, [pc, #404]	; (8001580 <HAL_RCC_ClockConfig+0x1b8>)
 80013ec:	683a      	ldr	r2, [r7, #0]
 80013ee:	b2d2      	uxtb	r2, r2
 80013f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f2:	4b63      	ldr	r3, [pc, #396]	; (8001580 <HAL_RCC_ClockConfig+0x1b8>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0307 	and.w	r3, r3, #7
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d001      	beq.n	8001404 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e0b8      	b.n	8001576 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0302 	and.w	r3, r3, #2
 800140c:	2b00      	cmp	r3, #0
 800140e:	d020      	beq.n	8001452 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0304 	and.w	r3, r3, #4
 8001418:	2b00      	cmp	r3, #0
 800141a:	d005      	beq.n	8001428 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800141c:	4b59      	ldr	r3, [pc, #356]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	4a58      	ldr	r2, [pc, #352]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 8001422:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001426:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f003 0308 	and.w	r3, r3, #8
 8001430:	2b00      	cmp	r3, #0
 8001432:	d005      	beq.n	8001440 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001434:	4b53      	ldr	r3, [pc, #332]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	4a52      	ldr	r2, [pc, #328]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 800143a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800143e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001440:	4b50      	ldr	r3, [pc, #320]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	494d      	ldr	r1, [pc, #308]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 800144e:	4313      	orrs	r3, r2
 8001450:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d044      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d107      	bne.n	8001476 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001466:	4b47      	ldr	r3, [pc, #284]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d119      	bne.n	80014a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e07f      	b.n	8001576 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	2b02      	cmp	r3, #2
 800147c:	d003      	beq.n	8001486 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001482:	2b03      	cmp	r3, #3
 8001484:	d107      	bne.n	8001496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001486:	4b3f      	ldr	r3, [pc, #252]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d109      	bne.n	80014a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e06f      	b.n	8001576 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001496:	4b3b      	ldr	r3, [pc, #236]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e067      	b.n	8001576 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014a6:	4b37      	ldr	r3, [pc, #220]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f023 0203 	bic.w	r2, r3, #3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	4934      	ldr	r1, [pc, #208]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 80014b4:	4313      	orrs	r3, r2
 80014b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014b8:	f7ff fbf8 	bl	8000cac <HAL_GetTick>
 80014bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014be:	e00a      	b.n	80014d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014c0:	f7ff fbf4 	bl	8000cac <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e04f      	b.n	8001576 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d6:	4b2b      	ldr	r3, [pc, #172]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f003 020c 	and.w	r2, r3, #12
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d1eb      	bne.n	80014c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014e8:	4b25      	ldr	r3, [pc, #148]	; (8001580 <HAL_RCC_ClockConfig+0x1b8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0307 	and.w	r3, r3, #7
 80014f0:	683a      	ldr	r2, [r7, #0]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d20c      	bcs.n	8001510 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014f6:	4b22      	ldr	r3, [pc, #136]	; (8001580 <HAL_RCC_ClockConfig+0x1b8>)
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	b2d2      	uxtb	r2, r2
 80014fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fe:	4b20      	ldr	r3, [pc, #128]	; (8001580 <HAL_RCC_ClockConfig+0x1b8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d001      	beq.n	8001510 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e032      	b.n	8001576 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	2b00      	cmp	r3, #0
 800151a:	d008      	beq.n	800152e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800151c:	4b19      	ldr	r3, [pc, #100]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	4916      	ldr	r1, [pc, #88]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 800152a:	4313      	orrs	r3, r2
 800152c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0308 	and.w	r3, r3, #8
 8001536:	2b00      	cmp	r3, #0
 8001538:	d009      	beq.n	800154e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800153a:	4b12      	ldr	r3, [pc, #72]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	490e      	ldr	r1, [pc, #56]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 800154a:	4313      	orrs	r3, r2
 800154c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800154e:	f000 f821 	bl	8001594 <HAL_RCC_GetSysClockFreq>
 8001552:	4602      	mov	r2, r0
 8001554:	4b0b      	ldr	r3, [pc, #44]	; (8001584 <HAL_RCC_ClockConfig+0x1bc>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	091b      	lsrs	r3, r3, #4
 800155a:	f003 030f 	and.w	r3, r3, #15
 800155e:	490a      	ldr	r1, [pc, #40]	; (8001588 <HAL_RCC_ClockConfig+0x1c0>)
 8001560:	5ccb      	ldrb	r3, [r1, r3]
 8001562:	fa22 f303 	lsr.w	r3, r2, r3
 8001566:	4a09      	ldr	r2, [pc, #36]	; (800158c <HAL_RCC_ClockConfig+0x1c4>)
 8001568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800156a:	4b09      	ldr	r3, [pc, #36]	; (8001590 <HAL_RCC_ClockConfig+0x1c8>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fb58 	bl	8000c24 <HAL_InitTick>

  return HAL_OK;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40023c00 	.word	0x40023c00
 8001584:	40023800 	.word	0x40023800
 8001588:	080052e0 	.word	0x080052e0
 800158c:	2000002c 	.word	0x2000002c
 8001590:	20000030 	.word	0x20000030

08001594 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001594:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001598:	b094      	sub	sp, #80	; 0x50
 800159a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800159c:	2300      	movs	r3, #0
 800159e:	647b      	str	r3, [r7, #68]	; 0x44
 80015a0:	2300      	movs	r3, #0
 80015a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80015a4:	2300      	movs	r3, #0
 80015a6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015ac:	4b79      	ldr	r3, [pc, #484]	; (8001794 <HAL_RCC_GetSysClockFreq+0x200>)
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f003 030c 	and.w	r3, r3, #12
 80015b4:	2b08      	cmp	r3, #8
 80015b6:	d00d      	beq.n	80015d4 <HAL_RCC_GetSysClockFreq+0x40>
 80015b8:	2b08      	cmp	r3, #8
 80015ba:	f200 80e1 	bhi.w	8001780 <HAL_RCC_GetSysClockFreq+0x1ec>
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d002      	beq.n	80015c8 <HAL_RCC_GetSysClockFreq+0x34>
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	d003      	beq.n	80015ce <HAL_RCC_GetSysClockFreq+0x3a>
 80015c6:	e0db      	b.n	8001780 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015c8:	4b73      	ldr	r3, [pc, #460]	; (8001798 <HAL_RCC_GetSysClockFreq+0x204>)
 80015ca:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80015cc:	e0db      	b.n	8001786 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015ce:	4b73      	ldr	r3, [pc, #460]	; (800179c <HAL_RCC_GetSysClockFreq+0x208>)
 80015d0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80015d2:	e0d8      	b.n	8001786 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015d4:	4b6f      	ldr	r3, [pc, #444]	; (8001794 <HAL_RCC_GetSysClockFreq+0x200>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015dc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015de:	4b6d      	ldr	r3, [pc, #436]	; (8001794 <HAL_RCC_GetSysClockFreq+0x200>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d063      	beq.n	80016b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015ea:	4b6a      	ldr	r3, [pc, #424]	; (8001794 <HAL_RCC_GetSysClockFreq+0x200>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	099b      	lsrs	r3, r3, #6
 80015f0:	2200      	movs	r2, #0
 80015f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80015f4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80015f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015fc:	633b      	str	r3, [r7, #48]	; 0x30
 80015fe:	2300      	movs	r3, #0
 8001600:	637b      	str	r3, [r7, #52]	; 0x34
 8001602:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001606:	4622      	mov	r2, r4
 8001608:	462b      	mov	r3, r5
 800160a:	f04f 0000 	mov.w	r0, #0
 800160e:	f04f 0100 	mov.w	r1, #0
 8001612:	0159      	lsls	r1, r3, #5
 8001614:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001618:	0150      	lsls	r0, r2, #5
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4621      	mov	r1, r4
 8001620:	1a51      	subs	r1, r2, r1
 8001622:	6139      	str	r1, [r7, #16]
 8001624:	4629      	mov	r1, r5
 8001626:	eb63 0301 	sbc.w	r3, r3, r1
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	f04f 0200 	mov.w	r2, #0
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001638:	4659      	mov	r1, fp
 800163a:	018b      	lsls	r3, r1, #6
 800163c:	4651      	mov	r1, sl
 800163e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001642:	4651      	mov	r1, sl
 8001644:	018a      	lsls	r2, r1, #6
 8001646:	4651      	mov	r1, sl
 8001648:	ebb2 0801 	subs.w	r8, r2, r1
 800164c:	4659      	mov	r1, fp
 800164e:	eb63 0901 	sbc.w	r9, r3, r1
 8001652:	f04f 0200 	mov.w	r2, #0
 8001656:	f04f 0300 	mov.w	r3, #0
 800165a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800165e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001662:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001666:	4690      	mov	r8, r2
 8001668:	4699      	mov	r9, r3
 800166a:	4623      	mov	r3, r4
 800166c:	eb18 0303 	adds.w	r3, r8, r3
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	462b      	mov	r3, r5
 8001674:	eb49 0303 	adc.w	r3, r9, r3
 8001678:	60fb      	str	r3, [r7, #12]
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	f04f 0300 	mov.w	r3, #0
 8001682:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001686:	4629      	mov	r1, r5
 8001688:	024b      	lsls	r3, r1, #9
 800168a:	4621      	mov	r1, r4
 800168c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001690:	4621      	mov	r1, r4
 8001692:	024a      	lsls	r2, r1, #9
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800169a:	2200      	movs	r2, #0
 800169c:	62bb      	str	r3, [r7, #40]	; 0x28
 800169e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80016a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80016a4:	f7fe fd98 	bl	80001d8 <__aeabi_uldivmod>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4613      	mov	r3, r2
 80016ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016b0:	e058      	b.n	8001764 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016b2:	4b38      	ldr	r3, [pc, #224]	; (8001794 <HAL_RCC_GetSysClockFreq+0x200>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	099b      	lsrs	r3, r3, #6
 80016b8:	2200      	movs	r2, #0
 80016ba:	4618      	mov	r0, r3
 80016bc:	4611      	mov	r1, r2
 80016be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80016c2:	623b      	str	r3, [r7, #32]
 80016c4:	2300      	movs	r3, #0
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
 80016c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80016cc:	4642      	mov	r2, r8
 80016ce:	464b      	mov	r3, r9
 80016d0:	f04f 0000 	mov.w	r0, #0
 80016d4:	f04f 0100 	mov.w	r1, #0
 80016d8:	0159      	lsls	r1, r3, #5
 80016da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016de:	0150      	lsls	r0, r2, #5
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	4641      	mov	r1, r8
 80016e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80016ea:	4649      	mov	r1, r9
 80016ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80016fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001700:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001704:	ebb2 040a 	subs.w	r4, r2, sl
 8001708:	eb63 050b 	sbc.w	r5, r3, fp
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	f04f 0300 	mov.w	r3, #0
 8001714:	00eb      	lsls	r3, r5, #3
 8001716:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800171a:	00e2      	lsls	r2, r4, #3
 800171c:	4614      	mov	r4, r2
 800171e:	461d      	mov	r5, r3
 8001720:	4643      	mov	r3, r8
 8001722:	18e3      	adds	r3, r4, r3
 8001724:	603b      	str	r3, [r7, #0]
 8001726:	464b      	mov	r3, r9
 8001728:	eb45 0303 	adc.w	r3, r5, r3
 800172c:	607b      	str	r3, [r7, #4]
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	f04f 0300 	mov.w	r3, #0
 8001736:	e9d7 4500 	ldrd	r4, r5, [r7]
 800173a:	4629      	mov	r1, r5
 800173c:	028b      	lsls	r3, r1, #10
 800173e:	4621      	mov	r1, r4
 8001740:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001744:	4621      	mov	r1, r4
 8001746:	028a      	lsls	r2, r1, #10
 8001748:	4610      	mov	r0, r2
 800174a:	4619      	mov	r1, r3
 800174c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800174e:	2200      	movs	r2, #0
 8001750:	61bb      	str	r3, [r7, #24]
 8001752:	61fa      	str	r2, [r7, #28]
 8001754:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001758:	f7fe fd3e 	bl	80001d8 <__aeabi_uldivmod>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4613      	mov	r3, r2
 8001762:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001764:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <HAL_RCC_GetSysClockFreq+0x200>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	0c1b      	lsrs	r3, r3, #16
 800176a:	f003 0303 	and.w	r3, r3, #3
 800176e:	3301      	adds	r3, #1
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001774:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001776:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001778:	fbb2 f3f3 	udiv	r3, r2, r3
 800177c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800177e:	e002      	b.n	8001786 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <HAL_RCC_GetSysClockFreq+0x204>)
 8001782:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001784:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001786:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001788:	4618      	mov	r0, r3
 800178a:	3750      	adds	r7, #80	; 0x50
 800178c:	46bd      	mov	sp, r7
 800178e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001792:	bf00      	nop
 8001794:	40023800 	.word	0x40023800
 8001798:	00f42400 	.word	0x00f42400
 800179c:	007a1200 	.word	0x007a1200

080017a0 <LL_GPIO_SetPinMode>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b089      	sub	sp, #36	; 0x24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	fa93 f3a3 	rbit	r3, r3
 80017ba:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	fab3 f383 	clz	r3, r3
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	2103      	movs	r1, #3
 80017c8:	fa01 f303 	lsl.w	r3, r1, r3
 80017cc:	43db      	mvns	r3, r3
 80017ce:	401a      	ands	r2, r3
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	fa93 f3a3 	rbit	r3, r3
 80017da:	61bb      	str	r3, [r7, #24]
  return result;
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	fab3 f383 	clz	r3, r3
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	6879      	ldr	r1, [r7, #4]
 80017e8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ec:	431a      	orrs	r2, r3
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	601a      	str	r2, [r3, #0]
}
 80017f2:	bf00      	nop
 80017f4:	3724      	adds	r7, #36	; 0x24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <LL_GPIO_SetPinOutputType>:
{
 80017fe:	b480      	push	{r7}
 8001800:	b085      	sub	sp, #20
 8001802:	af00      	add	r7, sp, #0
 8001804:	60f8      	str	r0, [r7, #12]
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	43db      	mvns	r3, r3
 8001812:	401a      	ands	r2, r3
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	fb01 f303 	mul.w	r3, r1, r3
 800181c:	431a      	orrs	r2, r3
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	605a      	str	r2, [r3, #4]
}
 8001822:	bf00      	nop
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <LL_GPIO_SetPinSpeed>:
{
 800182e:	b480      	push	{r7}
 8001830:	b089      	sub	sp, #36	; 0x24
 8001832:	af00      	add	r7, sp, #0
 8001834:	60f8      	str	r0, [r7, #12]
 8001836:	60b9      	str	r1, [r7, #8]
 8001838:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	fa93 f3a3 	rbit	r3, r3
 8001848:	613b      	str	r3, [r7, #16]
  return result;
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	fab3 f383 	clz	r3, r3
 8001850:	b2db      	uxtb	r3, r3
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	2103      	movs	r1, #3
 8001856:	fa01 f303 	lsl.w	r3, r1, r3
 800185a:	43db      	mvns	r3, r3
 800185c:	401a      	ands	r2, r3
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	fa93 f3a3 	rbit	r3, r3
 8001868:	61bb      	str	r3, [r7, #24]
  return result;
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	fab3 f383 	clz	r3, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	6879      	ldr	r1, [r7, #4]
 8001876:	fa01 f303 	lsl.w	r3, r1, r3
 800187a:	431a      	orrs	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	609a      	str	r2, [r3, #8]
}
 8001880:	bf00      	nop
 8001882:	3724      	adds	r7, #36	; 0x24
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <LL_GPIO_SetPinPull>:
{
 800188c:	b480      	push	{r7}
 800188e:	b089      	sub	sp, #36	; 0x24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	68da      	ldr	r2, [r3, #12]
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	fa93 f3a3 	rbit	r3, r3
 80018a6:	613b      	str	r3, [r7, #16]
  return result;
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	fab3 f383 	clz	r3, r3
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	2103      	movs	r1, #3
 80018b4:	fa01 f303 	lsl.w	r3, r1, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	401a      	ands	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	fa93 f3a3 	rbit	r3, r3
 80018c6:	61bb      	str	r3, [r7, #24]
  return result;
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	fab3 f383 	clz	r3, r3
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	fa01 f303 	lsl.w	r3, r1, r3
 80018d8:	431a      	orrs	r2, r3
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	60da      	str	r2, [r3, #12]
}
 80018de:	bf00      	nop
 80018e0:	3724      	adds	r7, #36	; 0x24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <LL_GPIO_SetAFPin_0_7>:
{
 80018ea:	b480      	push	{r7}
 80018ec:	b089      	sub	sp, #36	; 0x24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	60f8      	str	r0, [r7, #12]
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6a1a      	ldr	r2, [r3, #32]
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	fa93 f3a3 	rbit	r3, r3
 8001904:	613b      	str	r3, [r7, #16]
  return result;
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	fab3 f383 	clz	r3, r3
 800190c:	b2db      	uxtb	r3, r3
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	210f      	movs	r1, #15
 8001912:	fa01 f303 	lsl.w	r3, r1, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	401a      	ands	r2, r3
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	fa93 f3a3 	rbit	r3, r3
 8001924:	61bb      	str	r3, [r7, #24]
  return result;
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	fab3 f383 	clz	r3, r3
 800192c:	b2db      	uxtb	r3, r3
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	6879      	ldr	r1, [r7, #4]
 8001932:	fa01 f303 	lsl.w	r3, r1, r3
 8001936:	431a      	orrs	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	621a      	str	r2, [r3, #32]
}
 800193c:	bf00      	nop
 800193e:	3724      	adds	r7, #36	; 0x24
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <LL_GPIO_SetAFPin_8_15>:
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	; 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	0a1b      	lsrs	r3, r3, #8
 800195c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	fa93 f3a3 	rbit	r3, r3
 8001964:	613b      	str	r3, [r7, #16]
  return result;
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	fab3 f383 	clz	r3, r3
 800196c:	b2db      	uxtb	r3, r3
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	210f      	movs	r1, #15
 8001972:	fa01 f303 	lsl.w	r3, r1, r3
 8001976:	43db      	mvns	r3, r3
 8001978:	401a      	ands	r2, r3
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	0a1b      	lsrs	r3, r3, #8
 800197e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	fa93 f3a3 	rbit	r3, r3
 8001986:	61bb      	str	r3, [r7, #24]
  return result;
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	fab3 f383 	clz	r3, r3
 800198e:	b2db      	uxtb	r3, r3
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	fa01 f303 	lsl.w	r3, r1, r3
 8001998:	431a      	orrs	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800199e:	bf00      	nop
 80019a0:	3724      	adds	r7, #36	; 0x24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b088      	sub	sp, #32
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80019b8:	2300      	movs	r3, #0
 80019ba:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	fa93 f3a3 	rbit	r3, r3
 80019c8:	613b      	str	r3, [r7, #16]
  return result;
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	fab3 f383 	clz	r3, r3
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80019d4:	e050      	b.n	8001a78 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	2101      	movs	r1, #1
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	4013      	ands	r3, r2
 80019e4:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d042      	beq.n	8001a72 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d003      	beq.n	80019fc <LL_GPIO_Init+0x52>
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d10d      	bne.n	8001a18 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	461a      	mov	r2, r3
 8001a02:	69b9      	ldr	r1, [r7, #24]
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f7ff ff12 	bl	800182e <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	69b9      	ldr	r1, [r7, #24]
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff fef3 	bl	80017fe <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	69b9      	ldr	r1, [r7, #24]
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ff33 	bl	800188c <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d11a      	bne.n	8001a64 <LL_GPIO_Init+0xba>
 8001a2e:	69bb      	ldr	r3, [r7, #24]
 8001a30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	fa93 f3a3 	rbit	r3, r3
 8001a38:	60bb      	str	r3, [r7, #8]
  return result;
 8001a3a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001a3c:	fab3 f383 	clz	r3, r3
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b07      	cmp	r3, #7
 8001a44:	d807      	bhi.n	8001a56 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	69b9      	ldr	r1, [r7, #24]
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f7ff ff4b 	bl	80018ea <LL_GPIO_SetAFPin_0_7>
 8001a54:	e006      	b.n	8001a64 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	695b      	ldr	r3, [r3, #20]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	69b9      	ldr	r1, [r7, #24]
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f7ff ff72 	bl	8001948 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	69b9      	ldr	r1, [r7, #24]
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff fe97 	bl	80017a0 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	3301      	adds	r3, #1
 8001a76:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1a7      	bne.n	80019d6 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3720      	adds	r7, #32
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <LL_SPI_IsEnabled>:
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001aa0:	2b40      	cmp	r3, #64	; 0x40
 8001aa2:	d101      	bne.n	8001aa8 <LL_SPI_IsEnabled+0x18>
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e000      	b.n	8001aaa <LL_SPI_IsEnabled+0x1a>
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <LL_SPI_SetCRCPolynomial>:
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
 8001abe:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	611a      	str	r2, [r3, #16]
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b084      	sub	sp, #16
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
 8001ade:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff ffd3 	bl	8001a90 <LL_SPI_IsEnabled>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d139      	bne.n	8001b64 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001af8:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8001afc:	683a      	ldr	r2, [r7, #0]
 8001afe:	6811      	ldr	r1, [r2, #0]
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	6852      	ldr	r2, [r2, #4]
 8001b04:	4311      	orrs	r1, r2
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	6892      	ldr	r2, [r2, #8]
 8001b0a:	4311      	orrs	r1, r2
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	68d2      	ldr	r2, [r2, #12]
 8001b10:	4311      	orrs	r1, r2
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	6912      	ldr	r2, [r2, #16]
 8001b16:	4311      	orrs	r1, r2
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	6952      	ldr	r2, [r2, #20]
 8001b1c:	4311      	orrs	r1, r2
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	6992      	ldr	r2, [r2, #24]
 8001b22:	4311      	orrs	r1, r2
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	69d2      	ldr	r2, [r2, #28]
 8001b28:	4311      	orrs	r1, r2
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	6a12      	ldr	r2, [r2, #32]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f023 0204 	bic.w	r2, r3, #4
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	0c1b      	lsrs	r3, r3, #16
 8001b44:	431a      	orrs	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b52:	d105      	bne.n	8001b60 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b58:	4619      	mov	r1, r3
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f7ff ffab 	bl	8001ab6 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8001b60:	2300      	movs	r3, #0
 8001b62:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	69db      	ldr	r3, [r3, #28]
 8001b68:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	61da      	str	r2, [r3, #28]
  return status;
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <WIZCHIP_WRITE>:
#if   (_WIZCHIP_ == 5100)
/**
@brief  This function writes the data into W5100 registers.
*/
void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	70fb      	strb	r3, [r7, #3]
   WIZCHIP_CRITICAL_ENTER();
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <WIZCHIP_WRITE+0x58>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001b8e:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <WIZCHIP_WRITE+0x58>)
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte(0xF0);
 8001b94:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <WIZCHIP_WRITE+0x58>)
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	20f0      	movs	r0, #240	; 0xf0
 8001b9a:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0xFF00) >>  8);
 8001b9c:	4b0d      	ldr	r3, [pc, #52]	; (8001bd4 <WIZCHIP_WRITE+0x58>)
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	0a12      	lsrs	r2, r2, #8
 8001ba4:	b2d2      	uxtb	r2, r2
 8001ba6:	4610      	mov	r0, r2
 8001ba8:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF) >>  0);
 8001baa:	4b0a      	ldr	r3, [pc, #40]	; (8001bd4 <WIZCHIP_WRITE+0x58>)
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);    // Data write (write 1byte data)
 8001bb6:	4b07      	ldr	r3, [pc, #28]	; (8001bd4 <WIZCHIP_WRITE+0x58>)
 8001bb8:	6a1b      	ldr	r3, [r3, #32]
 8001bba:	78fa      	ldrb	r2, [r7, #3]
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4798      	blx	r3
   WIZCHIP.IF.BUS._write_data(IDM_DR,wb);
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!"
#endif

   WIZCHIP.CS._deselect();
 8001bc0:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <WIZCHIP_WRITE+0x58>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001bc6:	4b03      	ldr	r3, [pc, #12]	; (8001bd4 <WIZCHIP_WRITE+0x58>)
 8001bc8:	691b      	ldr	r3, [r3, #16]
 8001bca:	4798      	blx	r3
}
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20000038 	.word	0x20000038

08001bd8 <WIZCHIP_READ>:
/**
@brief  This function reads the value from W5100 registers.
*/
uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 8001be0:	4b13      	ldr	r3, [pc, #76]	; (8001c30 <WIZCHIP_READ+0x58>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001be6:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <WIZCHIP_READ+0x58>)
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte(0x0F);
 8001bec:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <WIZCHIP_READ+0x58>)
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	200f      	movs	r0, #15
 8001bf2:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0xFF00) >>  8);
 8001bf4:	4b0e      	ldr	r3, [pc, #56]	; (8001c30 <WIZCHIP_READ+0x58>)
 8001bf6:	6a1b      	ldr	r3, [r3, #32]
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	0a12      	lsrs	r2, r2, #8
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	4610      	mov	r0, r2
 8001c00:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF) >>  0);
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <WIZCHIP_READ+0x58>)
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	4610      	mov	r0, r2
 8001c0c:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte(); 
 8001c0e:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <WIZCHIP_READ+0x58>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	4798      	blx	r3
 8001c14:	4603      	mov	r3, r0
 8001c16:	73fb      	strb	r3, [r7, #15]

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!"   
#endif

   WIZCHIP.CS._deselect();
 8001c18:	4b05      	ldr	r3, [pc, #20]	; (8001c30 <WIZCHIP_READ+0x58>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001c1e:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <WIZCHIP_READ+0x58>)
 8001c20:	691b      	ldr	r3, [r3, #16]
 8001c22:	4798      	blx	r3
   return ret;
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000038 	.word	0x20000038

08001c34 <WIZCHIP_WRITE_BUF>:

/**
@brief  This function writes into W5100 memory(Buffer)
*/ 
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	82fb      	strh	r3, [r7, #22]

   WIZCHIP_CRITICAL_ENTER();
 8001c46:	4b21      	ldr	r3, [pc, #132]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	4798      	blx	r3
   WIZCHIP.CS._select();   //M20150601 : Moved here.
 8001c4c:	4b1f      	ldr	r3, [pc, #124]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001c4e:	695b      	ldr	r3, [r3, #20]
 8001c50:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  for(i = 0; i < len; i++)
 8001c52:	2300      	movs	r3, #0
 8001c54:	82fb      	strh	r3, [r7, #22]
 8001c56:	e02a      	b.n	8001cae <WIZCHIP_WRITE_BUF+0x7a>
  {
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
     //            CS should be controlled every SPI frames
     WIZCHIP.CS._select();
 8001c58:	4b1c      	ldr	r3, [pc, #112]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001c5a:	695b      	ldr	r3, [r3, #20]
 8001c5c:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte(0xF0);
 8001c5e:	4b1b      	ldr	r3, [pc, #108]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	20f0      	movs	r0, #240	; 0xf0
 8001c64:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte((((uint16_t)(AddrSel+i)) & 0xFF00) >>  8);
 8001c66:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	b291      	uxth	r1, r2
 8001c6e:	8afa      	ldrh	r2, [r7, #22]
 8001c70:	440a      	add	r2, r1
 8001c72:	b292      	uxth	r2, r2
 8001c74:	0a12      	lsrs	r2, r2, #8
 8001c76:	b292      	uxth	r2, r2
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte((((uint16_t)(AddrSel+i)) & 0x00FF) >>  0);
 8001c7e:	4b13      	ldr	r3, [pc, #76]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	b2d1      	uxtb	r1, r2
 8001c86:	8afa      	ldrh	r2, [r7, #22]
 8001c88:	b2d2      	uxtb	r2, r2
 8001c8a:	440a      	add	r2, r1
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	4610      	mov	r0, r2
 8001c90:	4798      	blx	r3
     WIZCHIP.IF.SPI._write_byte(pBuf[i]);    // Data write (write 1byte data)
 8001c92:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	8afa      	ldrh	r2, [r7, #22]
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	440a      	add	r2, r1
 8001c9c:	7812      	ldrb	r2, [r2, #0]
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4798      	blx	r3
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
	  WIZCHIP.CS._deselect();
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	4798      	blx	r3
  for(i = 0; i < len; i++)
 8001ca8:	8afb      	ldrh	r3, [r7, #22]
 8001caa:	3301      	adds	r3, #1
 8001cac:	82fb      	strh	r3, [r7, #22]
 8001cae:	8afa      	ldrh	r2, [r7, #22]
 8001cb0:	88fb      	ldrh	r3, [r7, #6]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d3d0      	bcc.n	8001c58 <WIZCHIP_WRITE_BUF+0x24>

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!!"
#endif
   
   WIZCHIP.CS._deselect();  //M20150601 : Moved here.
 8001cb6:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001cbc:	4b03      	ldr	r3, [pc, #12]	; (8001ccc <WIZCHIP_WRITE_BUF+0x98>)
 8001cbe:	691b      	ldr	r3, [r3, #16]
 8001cc0:	4798      	blx	r3
}
 8001cc2:	bf00      	nop
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000038 	.word	0x20000038

08001cd0 <WIZCHIP_READ_BUF>:
/**
@brief  This function reads into W5100 memory(Buffer)
*/ 

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001cd0:	b590      	push	{r4, r7, lr}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	4613      	mov	r3, r2
 8001cdc:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	82fb      	strh	r3, [r7, #22]
   WIZCHIP_CRITICAL_ENTER();
 8001ce2:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	4798      	blx	r3
   WIZCHIP.CS._select();   //M20150601 : Moved here.
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001cea:	695b      	ldr	r3, [r3, #20]
 8001cec:	4798      	blx	r3
   
   #if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   for(i = 0; i < len; i++)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	82fb      	strh	r3, [r7, #22]
 8001cf2:	e02a      	b.n	8001d4a <WIZCHIP_READ_BUF+0x7a>
   {
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
     //            CS should be controlled every SPI frames
     WIZCHIP.CS._select();
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001cf6:	695b      	ldr	r3, [r3, #20]
 8001cf8:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte(0x0F);
 8001cfa:	4b1b      	ldr	r3, [pc, #108]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001cfc:	6a1b      	ldr	r3, [r3, #32]
 8001cfe:	200f      	movs	r0, #15
 8001d00:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((uint16_t)((AddrSel+i) & 0xFF00) >>  8);
 8001d02:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	b291      	uxth	r1, r2
 8001d0a:	8afa      	ldrh	r2, [r7, #22]
 8001d0c:	440a      	add	r2, r1
 8001d0e:	b292      	uxth	r2, r2
 8001d10:	0a12      	lsrs	r2, r2, #8
 8001d12:	b292      	uxth	r2, r2
 8001d14:	b2d2      	uxtb	r2, r2
 8001d16:	4610      	mov	r0, r2
 8001d18:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((uint16_t)((AddrSel+i) & 0x00FF) >>  0);
 8001d1a:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
 8001d1e:	68fa      	ldr	r2, [r7, #12]
 8001d20:	b2d1      	uxtb	r1, r2
 8001d22:	8afa      	ldrh	r2, [r7, #22]
 8001d24:	b2d2      	uxtb	r2, r2
 8001d26:	440a      	add	r2, r1
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	4798      	blx	r3
      pBuf[i] = WIZCHIP.IF.SPI._read_byte(); 
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	8afa      	ldrh	r2, [r7, #22]
 8001d34:	68b9      	ldr	r1, [r7, #8]
 8001d36:	188c      	adds	r4, r1, r2
 8001d38:	4798      	blx	r3
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	7023      	strb	r3, [r4, #0]
     //M20160715 : Depricated "M20150601 : Remove _select() to top-side"
	  WIZCHIP.CS._deselect();
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	4798      	blx	r3
   for(i = 0; i < len; i++)
 8001d44:	8afb      	ldrh	r3, [r7, #22]
 8001d46:	3301      	adds	r3, #1
 8001d48:	82fb      	strh	r3, [r7, #22]
 8001d4a:	8afa      	ldrh	r2, [r7, #22]
 8001d4c:	88fb      	ldrh	r3, [r7, #6]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d3d0      	bcc.n	8001cf4 <WIZCHIP_READ_BUF+0x24>
   
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5100. !!!!"
#endif

   WIZCHIP.CS._deselect();    //M20150601 : Moved Here.
 8001d52:	4b05      	ldr	r3, [pc, #20]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001d58:	4b03      	ldr	r3, [pc, #12]	; (8001d68 <WIZCHIP_READ_BUF+0x98>)
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	4798      	blx	r3
}
 8001d5e:	bf00      	nop
 8001d60:	371c      	adds	r7, #28
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd90      	pop	{r4, r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000038 	.word	0x20000038

08001d6c <getSn_TX_FSR>:
///////////////////////////////////
// Socket N regsiter IO function //
///////////////////////////////////

uint16_t getSn_TX_FSR(uint8_t sn)
{
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	81fb      	strh	r3, [r7, #14]
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	3304      	adds	r3, #4
 8001d82:	021b      	lsls	r3, r3, #8
 8001d84:	3320      	adds	r3, #32
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff ff26 	bl	8001bd8 <WIZCHIP_READ>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001d90:	89bb      	ldrh	r3, [r7, #12]
 8001d92:	021b      	lsls	r3, r3, #8
 8001d94:	b29c      	uxth	r4, r3
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	021b      	lsls	r3, r3, #8
 8001d9c:	3321      	adds	r3, #33	; 0x21
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff ff1a 	bl	8001bd8 <WIZCHIP_READ>
 8001da4:	4603      	mov	r3, r0
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	4423      	add	r3, r4
 8001daa:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001dac:	89bb      	ldrh	r3, [r7, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d016      	beq.n	8001de0 <getSn_TX_FSR+0x74>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	3304      	adds	r3, #4
 8001db6:	021b      	lsls	r3, r3, #8
 8001db8:	3320      	adds	r3, #32
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff ff0c 	bl	8001bd8 <WIZCHIP_READ>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001dc4:	89fb      	ldrh	r3, [r7, #14]
 8001dc6:	021b      	lsls	r3, r3, #8
 8001dc8:	b29c      	uxth	r4, r3
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	021b      	lsls	r3, r3, #8
 8001dd0:	3321      	adds	r3, #33	; 0x21
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff ff00 	bl	8001bd8 <WIZCHIP_READ>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	4423      	add	r3, r4
 8001dde:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001de0:	89fa      	ldrh	r2, [r7, #14]
 8001de2:	89bb      	ldrh	r3, [r7, #12]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d1ca      	bne.n	8001d7e <getSn_TX_FSR+0x12>
   return val;
 8001de8:	89fb      	ldrh	r3, [r7, #14]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3714      	adds	r7, #20
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd90      	pop	{r4, r7, pc}

08001df2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8001df2:	b590      	push	{r4, r7, lr}
 8001df4:	b085      	sub	sp, #20
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	4603      	mov	r3, r0
 8001dfa:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	81fb      	strh	r3, [r7, #14]
 8001e00:	2300      	movs	r3, #0
 8001e02:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	3304      	adds	r3, #4
 8001e08:	021b      	lsls	r3, r3, #8
 8001e0a:	3326      	adds	r3, #38	; 0x26
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fee3 	bl	8001bd8 <WIZCHIP_READ>
 8001e12:	4603      	mov	r3, r0
 8001e14:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001e16:	89bb      	ldrh	r3, [r7, #12]
 8001e18:	021b      	lsls	r3, r3, #8
 8001e1a:	b29c      	uxth	r4, r3
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	3304      	adds	r3, #4
 8001e20:	021b      	lsls	r3, r3, #8
 8001e22:	3327      	adds	r3, #39	; 0x27
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fed7 	bl	8001bd8 <WIZCHIP_READ>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	4423      	add	r3, r4
 8001e30:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001e32:	89bb      	ldrh	r3, [r7, #12]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d016      	beq.n	8001e66 <getSn_RX_RSR+0x74>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	3304      	adds	r3, #4
 8001e3c:	021b      	lsls	r3, r3, #8
 8001e3e:	3326      	adds	r3, #38	; 0x26
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff fec9 	bl	8001bd8 <WIZCHIP_READ>
 8001e46:	4603      	mov	r3, r0
 8001e48:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001e4a:	89fb      	ldrh	r3, [r7, #14]
 8001e4c:	021b      	lsls	r3, r3, #8
 8001e4e:	b29c      	uxth	r4, r3
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	3304      	adds	r3, #4
 8001e54:	021b      	lsls	r3, r3, #8
 8001e56:	3327      	adds	r3, #39	; 0x27
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff febd 	bl	8001bd8 <WIZCHIP_READ>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	4423      	add	r3, r4
 8001e64:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001e66:	89fa      	ldrh	r2, [r7, #14]
 8001e68:	89bb      	ldrh	r3, [r7, #12]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d1ca      	bne.n	8001e04 <getSn_RX_RSR+0x12>
   return val;
 8001e6e:	89fb      	ldrh	r3, [r7, #14]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3714      	adds	r7, #20
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd90      	pop	{r4, r7, pc}

08001e78 <getSn_RxBASE>:

/////////////////////////////////////
// Sn_TXBUF & Sn_RXBUF IO function //
/////////////////////////////////////
uint32_t getSn_RxBASE(uint8_t sn)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	71fb      	strb	r3, [r7, #7]
   int8_t  i;
#if ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_)
   uint32_t rxbase = _W5100_IO_BASE_ + _WIZCHIP_IO_RXBUF_;
#else   
   uint32_t rxbase = _WIZCHIP_IO_RXBUF_;
 8001e82:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001e86:	60bb      	str	r3, [r7, #8]
#endif   
   for(i = 0; i < sn; i++)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	73fb      	strb	r3, [r7, #15]
 8001e8c:	e020      	b.n	8001ed0 <getSn_RxBASE+0x58>
      rxbase += getSn_RxMAX(i);
 8001e8e:	201a      	movs	r0, #26
 8001e90:	f7ff fea2 	bl	8001bd8 <WIZCHIP_READ>
 8001e94:	4603      	mov	r3, r0
 8001e96:	4619      	mov	r1, r3
 8001e98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	2203      	movs	r2, #3
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	ea01 0203 	and.w	r2, r1, r3
 8001ea8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	fa42 f303 	asr.w	r3, r2, r3
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	029b      	lsls	r3, r3, #10
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	60bb      	str	r3, [r7, #8]
   for(i = 0; i < sn; i++)
 8001ec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	3301      	adds	r3, #1
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	73fb      	strb	r3, [r7, #15]
 8001ed0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	dbd9      	blt.n	8001e8e <getSn_RxBASE+0x16>

   return rxbase;
 8001eda:	68bb      	ldr	r3, [r7, #8]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <getSn_TxBASE>:

uint32_t getSn_TxBASE(uint8_t sn)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	71fb      	strb	r3, [r7, #7]
   int8_t  i;
#if ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_BUS_DIR_)
   uint32_t txbase = _W5100_IO_BASE_ + _WIZCHIP_IO_TXBUF_;
#else   
   uint32_t txbase = _WIZCHIP_IO_TXBUF_;
 8001eee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ef2:	60bb      	str	r3, [r7, #8]
#endif   
   for(i = 0; i < sn; i++)
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	73fb      	strb	r3, [r7, #15]
 8001ef8:	e020      	b.n	8001f3c <getSn_TxBASE+0x58>
      txbase += getSn_TxMAX(i);
 8001efa:	201b      	movs	r0, #27
 8001efc:	f7ff fe6c 	bl	8001bd8 <WIZCHIP_READ>
 8001f00:	4603      	mov	r3, r0
 8001f02:	4619      	mov	r1, r3
 8001f04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	2203      	movs	r2, #3
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	ea01 0203 	and.w	r2, r1, r3
 8001f14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	fa42 f303 	asr.w	r3, r2, r3
 8001f1e:	2201      	movs	r2, #1
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	029b      	lsls	r3, r3, #10
 8001f28:	461a      	mov	r2, r3
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	60bb      	str	r3, [r7, #8]
   for(i = 0; i < sn; i++)
 8001f30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	3301      	adds	r3, #1
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	73fb      	strb	r3, [r7, #15]
 8001f3c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	dbd9      	blt.n	8001efa <getSn_TxBASE+0x16>
   return txbase;
 8001f46:	68bb      	ldr	r3, [r7, #8]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <wiz_send_data>:
the data in transmite buffer. Here also take care of the condition while it exceed
the Tx memory uper-bound of socket.

*/
void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	6039      	str	r1, [r7, #0]
 8001f5a:	71fb      	strb	r3, [r7, #7]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr;
  uint16_t size;
  uint16_t dst_mask;
  uint16_t dst_ptr;

  ptr = getSn_TX_WR(sn);
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	3304      	adds	r3, #4
 8001f64:	021b      	lsls	r3, r3, #8
 8001f66:	3324      	adds	r3, #36	; 0x24
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fe35 	bl	8001bd8 <WIZCHIP_READ>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	b29c      	uxth	r4, r3
 8001f76:	79fb      	ldrb	r3, [r7, #7]
 8001f78:	3304      	adds	r3, #4
 8001f7a:	021b      	lsls	r3, r3, #8
 8001f7c:	3325      	adds	r3, #37	; 0x25
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7ff fe2a 	bl	8001bd8 <WIZCHIP_READ>
 8001f84:	4603      	mov	r3, r0
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	4423      	add	r3, r4
 8001f8a:	81fb      	strh	r3, [r7, #14]

  dst_mask = ptr & getSn_TxMASK(sn);
 8001f8c:	201b      	movs	r0, #27
 8001f8e:	f7ff fe23 	bl	8001bd8 <WIZCHIP_READ>
 8001f92:	4603      	mov	r3, r0
 8001f94:	4619      	mov	r1, r3
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	2203      	movs	r2, #3
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	ea01 0203 	and.w	r2, r1, r3
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	fa42 f303 	asr.w	r3, r2, r3
 8001fac:	2201      	movs	r2, #1
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	029b      	lsls	r3, r3, #10
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	b21a      	sxth	r2, r3
 8001fbe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	b21b      	sxth	r3, r3
 8001fc6:	81bb      	strh	r3, [r7, #12]
  dst_ptr = getSn_TxBASE(sn) + dst_mask;
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff ff8a 	bl	8001ee4 <getSn_TxBASE>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	89bb      	ldrh	r3, [r7, #12]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	817b      	strh	r3, [r7, #10]
  
  if (dst_mask + len > getSn_TxMAX(sn)) 
 8001fda:	89ba      	ldrh	r2, [r7, #12]
 8001fdc:	88bb      	ldrh	r3, [r7, #4]
 8001fde:	18d4      	adds	r4, r2, r3
 8001fe0:	201b      	movs	r0, #27
 8001fe2:	f7ff fdf9 	bl	8001bd8 <WIZCHIP_READ>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	4619      	mov	r1, r3
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	2203      	movs	r2, #3
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	ea01 0203 	and.w	r2, r1, r3
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	fa42 f303 	asr.w	r3, r2, r3
 8002000:	2201      	movs	r2, #1
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	b29b      	uxth	r3, r3
 8002008:	029b      	lsls	r3, r3, #10
 800200a:	429c      	cmp	r4, r3
 800200c:	dd33      	ble.n	8002076 <wiz_send_data+0x126>
  {
    size = getSn_TxMAX(sn) - dst_mask;
 800200e:	201b      	movs	r0, #27
 8002010:	f7ff fde2 	bl	8001bd8 <WIZCHIP_READ>
 8002014:	4603      	mov	r3, r0
 8002016:	4619      	mov	r1, r3
 8002018:	79fb      	ldrb	r3, [r7, #7]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	2203      	movs	r2, #3
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	ea01 0203 	and.w	r2, r1, r3
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	fa42 f303 	asr.w	r3, r2, r3
 800202e:	2201      	movs	r2, #1
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	b29b      	uxth	r3, r3
 8002036:	029b      	lsls	r3, r3, #10
 8002038:	b29a      	uxth	r2, r3
 800203a:	89bb      	ldrh	r3, [r7, #12]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	813b      	strh	r3, [r7, #8]
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, size);
 8002040:	897b      	ldrh	r3, [r7, #10]
 8002042:	893a      	ldrh	r2, [r7, #8]
 8002044:	6839      	ldr	r1, [r7, #0]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fdf4 	bl	8001c34 <WIZCHIP_WRITE_BUF>
    wizdata += size;
 800204c:	893b      	ldrh	r3, [r7, #8]
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	4413      	add	r3, r2
 8002052:	603b      	str	r3, [r7, #0]
    size = len - size;
 8002054:	88ba      	ldrh	r2, [r7, #4]
 8002056:	893b      	ldrh	r3, [r7, #8]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	813b      	strh	r3, [r7, #8]
    dst_ptr = getSn_TxBASE(sn);
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff ff40 	bl	8001ee4 <getSn_TxBASE>
 8002064:	4603      	mov	r3, r0
 8002066:	817b      	strh	r3, [r7, #10]
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, size);
 8002068:	897b      	ldrh	r3, [r7, #10]
 800206a:	893a      	ldrh	r2, [r7, #8]
 800206c:	6839      	ldr	r1, [r7, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff fde0 	bl	8001c34 <WIZCHIP_WRITE_BUF>
 8002074:	e005      	b.n	8002082 <wiz_send_data+0x132>
  } 
  else
  {
    WIZCHIP_WRITE_BUF(dst_ptr, wizdata, len);
 8002076:	897b      	ldrh	r3, [r7, #10]
 8002078:	88ba      	ldrh	r2, [r7, #4]
 800207a:	6839      	ldr	r1, [r7, #0]
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff fdd9 	bl	8001c34 <WIZCHIP_WRITE_BUF>
  }

  ptr += len;
 8002082:	89fa      	ldrh	r2, [r7, #14]
 8002084:	88bb      	ldrh	r3, [r7, #4]
 8002086:	4413      	add	r3, r2
 8002088:	81fb      	strh	r3, [r7, #14]

  setSn_TX_WR(sn, ptr);  
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	3304      	adds	r3, #4
 800208e:	021b      	lsls	r3, r3, #8
 8002090:	3324      	adds	r3, #36	; 0x24
 8002092:	461a      	mov	r2, r3
 8002094:	89fb      	ldrh	r3, [r7, #14]
 8002096:	0a1b      	lsrs	r3, r3, #8
 8002098:	b29b      	uxth	r3, r3
 800209a:	b2db      	uxtb	r3, r3
 800209c:	4619      	mov	r1, r3
 800209e:	4610      	mov	r0, r2
 80020a0:	f7ff fd6c 	bl	8001b7c <WIZCHIP_WRITE>
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	3304      	adds	r3, #4
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	3325      	adds	r3, #37	; 0x25
 80020ac:	461a      	mov	r2, r3
 80020ae:	89fb      	ldrh	r3, [r7, #14]
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	4619      	mov	r1, r3
 80020b4:	4610      	mov	r0, r2
 80020b6:	f7ff fd61 	bl	8001b7c <WIZCHIP_WRITE>
}
 80020ba:	bf00      	nop
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd90      	pop	{r4, r7, pc}

080020c2 <wiz_recv_data>:
It calculate the actual physical address where one has to read
the data from Receive buffer. Here also take care of the condition while it exceed
the Rx memory uper-bound of socket.
*/
void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80020c2:	b590      	push	{r4, r7, lr}
 80020c4:	b085      	sub	sp, #20
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	4603      	mov	r3, r0
 80020ca:	6039      	str	r1, [r7, #0]
 80020cc:	71fb      	strb	r3, [r7, #7]
 80020ce:	4613      	mov	r3, r2
 80020d0:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr;
  uint16_t size;
  uint16_t src_mask;
  uint16_t src_ptr;

  ptr = getSn_RX_RD(sn);
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	3304      	adds	r3, #4
 80020d6:	021b      	lsls	r3, r3, #8
 80020d8:	3328      	adds	r3, #40	; 0x28
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff fd7c 	bl	8001bd8 <WIZCHIP_READ>
 80020e0:	4603      	mov	r3, r0
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	021b      	lsls	r3, r3, #8
 80020e6:	b29c      	uxth	r4, r3
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	3304      	adds	r3, #4
 80020ec:	021b      	lsls	r3, r3, #8
 80020ee:	3329      	adds	r3, #41	; 0x29
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fd71 	bl	8001bd8 <WIZCHIP_READ>
 80020f6:	4603      	mov	r3, r0
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	4423      	add	r3, r4
 80020fc:	81fb      	strh	r3, [r7, #14]
  
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 80020fe:	201a      	movs	r0, #26
 8002100:	f7ff fd6a 	bl	8001bd8 <WIZCHIP_READ>
 8002104:	4603      	mov	r3, r0
 8002106:	4619      	mov	r1, r3
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	2203      	movs	r2, #3
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	ea01 0203 	and.w	r2, r1, r3
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	fa42 f303 	asr.w	r3, r2, r3
 800211e:	2201      	movs	r2, #1
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	b29b      	uxth	r3, r3
 8002126:	029b      	lsls	r3, r3, #10
 8002128:	b29b      	uxth	r3, r3
 800212a:	3b01      	subs	r3, #1
 800212c:	b29a      	uxth	r2, r3
 800212e:	89fb      	ldrh	r3, [r7, #14]
 8002130:	4013      	ands	r3, r2
 8002132:	81bb      	strh	r3, [r7, #12]
  src_ptr = (getSn_RxBASE(sn) + src_mask);
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fe9e 	bl	8001e78 <getSn_RxBASE>
 800213c:	4603      	mov	r3, r0
 800213e:	b29a      	uxth	r2, r3
 8002140:	89bb      	ldrh	r3, [r7, #12]
 8002142:	4413      	add	r3, r2
 8002144:	817b      	strh	r3, [r7, #10]

  
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 8002146:	89ba      	ldrh	r2, [r7, #12]
 8002148:	88bb      	ldrh	r3, [r7, #4]
 800214a:	18d4      	adds	r4, r2, r3
 800214c:	201a      	movs	r0, #26
 800214e:	f7ff fd43 	bl	8001bd8 <WIZCHIP_READ>
 8002152:	4603      	mov	r3, r0
 8002154:	4619      	mov	r1, r3
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	ea01 0203 	and.w	r2, r1, r3
 8002164:	79fb      	ldrb	r3, [r7, #7]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	fa42 f303 	asr.w	r3, r2, r3
 800216c:	2201      	movs	r2, #1
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	b29b      	uxth	r3, r3
 8002174:	029b      	lsls	r3, r3, #10
 8002176:	429c      	cmp	r4, r3
 8002178:	dd33      	ble.n	80021e2 <wiz_recv_data+0x120>
  {
    size = getSn_RxMAX(sn) - src_mask;
 800217a:	201a      	movs	r0, #26
 800217c:	f7ff fd2c 	bl	8001bd8 <WIZCHIP_READ>
 8002180:	4603      	mov	r3, r0
 8002182:	4619      	mov	r1, r3
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	2203      	movs	r2, #3
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	ea01 0203 	and.w	r2, r1, r3
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	fa42 f303 	asr.w	r3, r2, r3
 800219a:	2201      	movs	r2, #1
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	029b      	lsls	r3, r3, #10
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	89bb      	ldrh	r3, [r7, #12]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	813b      	strh	r3, [r7, #8]
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 80021ac:	897b      	ldrh	r3, [r7, #10]
 80021ae:	893a      	ldrh	r2, [r7, #8]
 80021b0:	6839      	ldr	r1, [r7, #0]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff fd8c 	bl	8001cd0 <WIZCHIP_READ_BUF>
    wizdata += size;
 80021b8:	893b      	ldrh	r3, [r7, #8]
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	4413      	add	r3, r2
 80021be:	603b      	str	r3, [r7, #0]
    size = len - size;
 80021c0:	88ba      	ldrh	r2, [r7, #4]
 80021c2:	893b      	ldrh	r3, [r7, #8]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	813b      	strh	r3, [r7, #8]
	src_ptr = getSn_RxBASE(sn);
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7ff fe54 	bl	8001e78 <getSn_RxBASE>
 80021d0:	4603      	mov	r3, r0
 80021d2:	817b      	strh	r3, [r7, #10]
    WIZCHIP_READ_BUF(src_ptr, (uint8_t*)wizdata, size);
 80021d4:	897b      	ldrh	r3, [r7, #10]
 80021d6:	893a      	ldrh	r2, [r7, #8]
 80021d8:	6839      	ldr	r1, [r7, #0]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff fd78 	bl	8001cd0 <WIZCHIP_READ_BUF>
 80021e0:	e005      	b.n	80021ee <wiz_recv_data+0x12c>
  } 
  else
  {
    WIZCHIP_READ_BUF(src_ptr, (uint8_t*)wizdata, len);
 80021e2:	897b      	ldrh	r3, [r7, #10]
 80021e4:	88ba      	ldrh	r2, [r7, #4]
 80021e6:	6839      	ldr	r1, [r7, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fd71 	bl	8001cd0 <WIZCHIP_READ_BUF>
  }
    
  ptr += len;
 80021ee:	89fa      	ldrh	r2, [r7, #14]
 80021f0:	88bb      	ldrh	r3, [r7, #4]
 80021f2:	4413      	add	r3, r2
 80021f4:	81fb      	strh	r3, [r7, #14]
  
  setSn_RX_RD(sn, ptr);
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	3304      	adds	r3, #4
 80021fa:	021b      	lsls	r3, r3, #8
 80021fc:	3328      	adds	r3, #40	; 0x28
 80021fe:	461a      	mov	r2, r3
 8002200:	89fb      	ldrh	r3, [r7, #14]
 8002202:	0a1b      	lsrs	r3, r3, #8
 8002204:	b29b      	uxth	r3, r3
 8002206:	b2db      	uxtb	r3, r3
 8002208:	4619      	mov	r1, r3
 800220a:	4610      	mov	r0, r2
 800220c:	f7ff fcb6 	bl	8001b7c <WIZCHIP_WRITE>
 8002210:	79fb      	ldrb	r3, [r7, #7]
 8002212:	3304      	adds	r3, #4
 8002214:	021b      	lsls	r3, r3, #8
 8002216:	3329      	adds	r3, #41	; 0x29
 8002218:	461a      	mov	r2, r3
 800221a:	89fb      	ldrh	r3, [r7, #14]
 800221c:	b2db      	uxtb	r3, r3
 800221e:	4619      	mov	r1, r3
 8002220:	4610      	mov	r0, r2
 8002222:	f7ff fcab 	bl	8001b7c <WIZCHIP_WRITE>
}
 8002226:	bf00      	nop
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	bd90      	pop	{r4, r7, pc}

0800222e <wiz_recv_ignore>:

void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
 800222e:	b590      	push	{r4, r7, lr}
 8002230:	b085      	sub	sp, #20
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	460a      	mov	r2, r1
 8002238:	71fb      	strb	r3, [r7, #7]
 800223a:	4613      	mov	r3, r2
 800223c:	80bb      	strh	r3, [r7, #4]
  uint16_t ptr;

  ptr = getSn_RX_RD(sn);
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	3304      	adds	r3, #4
 8002242:	021b      	lsls	r3, r3, #8
 8002244:	3328      	adds	r3, #40	; 0x28
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff fcc6 	bl	8001bd8 <WIZCHIP_READ>
 800224c:	4603      	mov	r3, r0
 800224e:	b29b      	uxth	r3, r3
 8002250:	021b      	lsls	r3, r3, #8
 8002252:	b29c      	uxth	r4, r3
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	3304      	adds	r3, #4
 8002258:	021b      	lsls	r3, r3, #8
 800225a:	3329      	adds	r3, #41	; 0x29
 800225c:	4618      	mov	r0, r3
 800225e:	f7ff fcbb 	bl	8001bd8 <WIZCHIP_READ>
 8002262:	4603      	mov	r3, r0
 8002264:	b29b      	uxth	r3, r3
 8002266:	4423      	add	r3, r4
 8002268:	81fb      	strh	r3, [r7, #14]
  
  ptr += len;
 800226a:	89fa      	ldrh	r2, [r7, #14]
 800226c:	88bb      	ldrh	r3, [r7, #4]
 800226e:	4413      	add	r3, r2
 8002270:	81fb      	strh	r3, [r7, #14]
  setSn_RX_RD(sn,ptr);
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	3304      	adds	r3, #4
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	3328      	adds	r3, #40	; 0x28
 800227a:	461a      	mov	r2, r3
 800227c:	89fb      	ldrh	r3, [r7, #14]
 800227e:	0a1b      	lsrs	r3, r3, #8
 8002280:	b29b      	uxth	r3, r3
 8002282:	b2db      	uxtb	r3, r3
 8002284:	4619      	mov	r1, r3
 8002286:	4610      	mov	r0, r2
 8002288:	f7ff fc78 	bl	8001b7c <WIZCHIP_WRITE>
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	3304      	adds	r3, #4
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	3329      	adds	r3, #41	; 0x29
 8002294:	461a      	mov	r2, r3
 8002296:	89fb      	ldrh	r3, [r7, #14]
 8002298:	b2db      	uxtb	r3, r3
 800229a:	4619      	mov	r1, r3
 800229c:	4610      	mov	r0, r2
 800229e:	f7ff fc6d 	bl	8001b7c <WIZCHIP_WRITE>
}
 80022a2:	bf00      	nop
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd90      	pop	{r4, r7, pc}
	...

080022ac <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80022ac:	b590      	push	{r4, r7, lr}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4604      	mov	r4, r0
 80022b4:	4608      	mov	r0, r1
 80022b6:	4611      	mov	r1, r2
 80022b8:	461a      	mov	r2, r3
 80022ba:	4623      	mov	r3, r4
 80022bc:	71fb      	strb	r3, [r7, #7]
 80022be:	4603      	mov	r3, r0
 80022c0:	71bb      	strb	r3, [r7, #6]
 80022c2:	460b      	mov	r3, r1
 80022c4:	80bb      	strh	r3, [r7, #4]
 80022c6:	4613      	mov	r3, r2
 80022c8:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d902      	bls.n	80022d6 <socket+0x2a>
 80022d0:	f04f 33ff 	mov.w	r3, #4294967295
 80022d4:	e0e0      	b.n	8002498 <socket+0x1ec>
	switch(protocol)
 80022d6:	79bb      	ldrb	r3, [r7, #6]
 80022d8:	2b05      	cmp	r3, #5
 80022da:	d019      	beq.n	8002310 <socket+0x64>
 80022dc:	2b05      	cmp	r3, #5
 80022de:	dc14      	bgt.n	800230a <socket+0x5e>
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d005      	beq.n	80022f0 <socket+0x44>
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	dd10      	ble.n	800230a <socket+0x5e>
 80022e8:	3b02      	subs	r3, #2
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d80d      	bhi.n	800230a <socket+0x5e>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 80022ee:	e012      	b.n	8002316 <socket+0x6a>
            getSIPR((uint8_t*)&taddr);
 80022f0:	f107 030c 	add.w	r3, r7, #12
 80022f4:	2204      	movs	r2, #4
 80022f6:	4619      	mov	r1, r3
 80022f8:	200f      	movs	r0, #15
 80022fa:	f7ff fce9 	bl	8001cd0 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d107      	bne.n	8002314 <socket+0x68>
 8002304:	f06f 0302 	mvn.w	r3, #2
 8002308:	e0c6      	b.n	8002498 <socket+0x1ec>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800230a:	f06f 0304 	mvn.w	r3, #4
 800230e:	e0c3      	b.n	8002498 <socket+0x1ec>
         break;
 8002310:	bf00      	nop
 8002312:	e000      	b.n	8002316 <socket+0x6a>
	    break;
 8002314:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8002316:	78fb      	ldrb	r3, [r7, #3]
 8002318:	f003 0304 	and.w	r3, r3, #4
 800231c:	2b00      	cmp	r3, #0
 800231e:	d002      	beq.n	8002326 <socket+0x7a>
 8002320:	f06f 0305 	mvn.w	r3, #5
 8002324:	e0b8      	b.n	8002498 <socket+0x1ec>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8002326:	78fb      	ldrb	r3, [r7, #3]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d019      	beq.n	8002360 <socket+0xb4>
	{
   	switch(protocol)
 800232c:	79bb      	ldrb	r3, [r7, #6]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d002      	beq.n	8002338 <socket+0x8c>
 8002332:	2b02      	cmp	r3, #2
 8002334:	d008      	beq.n	8002348 <socket+0x9c>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8002336:	e018      	b.n	800236a <socket+0xbe>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800233e:	2b00      	cmp	r3, #0
 8002340:	d110      	bne.n	8002364 <socket+0xb8>
 8002342:	f06f 0305 	mvn.w	r3, #5
 8002346:	e0a7      	b.n	8002498 <socket+0x1ec>
   	      if(flag & SF_IGMP_VER2)
 8002348:	78fb      	ldrb	r3, [r7, #3]
 800234a:	f003 0320 	and.w	r3, r3, #32
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00a      	beq.n	8002368 <socket+0xbc>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8002352:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002356:	2b00      	cmp	r3, #0
 8002358:	db06      	blt.n	8002368 <socket+0xbc>
 800235a:	f06f 0305 	mvn.w	r3, #5
 800235e:	e09b      	b.n	8002498 <socket+0x1ec>
   	}
   }
 8002360:	bf00      	nop
 8002362:	e002      	b.n	800236a <socket+0xbe>
   	      break;
 8002364:	bf00      	nop
 8002366:	e000      	b.n	800236a <socket+0xbe>
   	      break;
 8002368:	bf00      	nop
	close(sn);
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	4618      	mov	r0, r3
 800236e:	f000 f8a1 	bl	80024b4 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	3304      	adds	r3, #4
 8002376:	021b      	lsls	r3, r3, #8
 8002378:	4618      	mov	r0, r3
 800237a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800237e:	f023 030f 	bic.w	r3, r3, #15
 8002382:	b25a      	sxtb	r2, r3
 8002384:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002388:	4313      	orrs	r3, r2
 800238a:	b25b      	sxtb	r3, r3
 800238c:	b2db      	uxtb	r3, r3
 800238e:	4619      	mov	r1, r3
 8002390:	f7ff fbf4 	bl	8001b7c <WIZCHIP_WRITE>
    #endif
	if(!port)
 8002394:	88bb      	ldrh	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d110      	bne.n	80023bc <socket+0x110>
	{
	   port = sock_any_port++;
 800239a:	4b41      	ldr	r3, [pc, #260]	; (80024a0 <socket+0x1f4>)
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	1c5a      	adds	r2, r3, #1
 80023a0:	b291      	uxth	r1, r2
 80023a2:	4a3f      	ldr	r2, [pc, #252]	; (80024a0 <socket+0x1f4>)
 80023a4:	8011      	strh	r1, [r2, #0]
 80023a6:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80023a8:	4b3d      	ldr	r3, [pc, #244]	; (80024a0 <socket+0x1f4>)
 80023aa:	881b      	ldrh	r3, [r3, #0]
 80023ac:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d103      	bne.n	80023bc <socket+0x110>
 80023b4:	4b3a      	ldr	r3, [pc, #232]	; (80024a0 <socket+0x1f4>)
 80023b6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80023ba:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	3304      	adds	r3, #4
 80023c0:	021b      	lsls	r3, r3, #8
 80023c2:	3304      	adds	r3, #4
 80023c4:	461a      	mov	r2, r3
 80023c6:	88bb      	ldrh	r3, [r7, #4]
 80023c8:	0a1b      	lsrs	r3, r3, #8
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	4619      	mov	r1, r3
 80023d0:	4610      	mov	r0, r2
 80023d2:	f7ff fbd3 	bl	8001b7c <WIZCHIP_WRITE>
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	3304      	adds	r3, #4
 80023da:	021b      	lsls	r3, r3, #8
 80023dc:	3305      	adds	r3, #5
 80023de:	461a      	mov	r2, r3
 80023e0:	88bb      	ldrh	r3, [r7, #4]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	4619      	mov	r1, r3
 80023e6:	4610      	mov	r0, r2
 80023e8:	f7ff fbc8 	bl	8001b7c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	3304      	adds	r3, #4
 80023f0:	021b      	lsls	r3, r3, #8
 80023f2:	3301      	adds	r3, #1
 80023f4:	2101      	movs	r1, #1
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fbc0 	bl	8001b7c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80023fc:	bf00      	nop
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	3304      	adds	r3, #4
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	3301      	adds	r3, #1
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff fbe6 	bl	8001bd8 <WIZCHIP_READ>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1f5      	bne.n	80023fe <socket+0x152>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	2201      	movs	r2, #1
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	b21b      	sxth	r3, r3
 800241c:	43db      	mvns	r3, r3
 800241e:	b21a      	sxth	r2, r3
 8002420:	4b20      	ldr	r3, [pc, #128]	; (80024a4 <socket+0x1f8>)
 8002422:	881b      	ldrh	r3, [r3, #0]
 8002424:	b21b      	sxth	r3, r3
 8002426:	4013      	ands	r3, r2
 8002428:	b21b      	sxth	r3, r3
 800242a:	b29a      	uxth	r2, r3
 800242c:	4b1d      	ldr	r3, [pc, #116]	; (80024a4 <socket+0x1f8>)
 800242e:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8002430:	78fb      	ldrb	r3, [r7, #3]
 8002432:	f003 0201 	and.w	r2, r3, #1
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	b21a      	sxth	r2, r3
 800243e:	4b19      	ldr	r3, [pc, #100]	; (80024a4 <socket+0x1f8>)
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	b21b      	sxth	r3, r3
 8002444:	4313      	orrs	r3, r2
 8002446:	b21b      	sxth	r3, r3
 8002448:	b29a      	uxth	r2, r3
 800244a:	4b16      	ldr	r3, [pc, #88]	; (80024a4 <socket+0x1f8>)
 800244c:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	2201      	movs	r2, #1
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	b21b      	sxth	r3, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	b21a      	sxth	r2, r3
 800245c:	4b12      	ldr	r3, [pc, #72]	; (80024a8 <socket+0x1fc>)
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	b21b      	sxth	r3, r3
 8002462:	4013      	ands	r3, r2
 8002464:	b21b      	sxth	r3, r3
 8002466:	b29a      	uxth	r2, r3
 8002468:	4b0f      	ldr	r3, [pc, #60]	; (80024a8 <socket+0x1fc>)
 800246a:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	4a0f      	ldr	r2, [pc, #60]	; (80024ac <socket+0x200>)
 8002470:	2100      	movs	r1, #0
 8002472:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	4a0d      	ldr	r2, [pc, #52]	; (80024b0 <socket+0x204>)
 800247a:	2100      	movs	r1, #0
 800247c:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 800247e:	bf00      	nop
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	3304      	adds	r3, #4
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	3303      	adds	r3, #3
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fba5 	bl	8001bd8 <WIZCHIP_READ>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0f5      	beq.n	8002480 <socket+0x1d4>
   return (int8_t)sn;
 8002494:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8002498:	4618      	mov	r0, r3
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	bd90      	pop	{r4, r7, pc}
 80024a0:	20000036 	.word	0x20000036
 80024a4:	200010a0 	.word	0x200010a0
 80024a8:	200010a2 	.word	0x200010a2
 80024ac:	200010a4 	.word	0x200010a4
 80024b0:	200010ac 	.word	0x200010ac

080024b4 <close>:

int8_t close(uint8_t sn)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	2b04      	cmp	r3, #4
 80024c2:	d902      	bls.n	80024ca <close+0x16>
 80024c4:	f04f 33ff 	mov.w	r3, #4294967295
 80024c8:	e04d      	b.n	8002566 <close+0xb2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	3304      	adds	r3, #4
 80024ce:	021b      	lsls	r3, r3, #8
 80024d0:	3301      	adds	r3, #1
 80024d2:	2110      	movs	r1, #16
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fb51 	bl	8001b7c <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 80024da:	bf00      	nop
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	3304      	adds	r3, #4
 80024e0:	021b      	lsls	r3, r3, #8
 80024e2:	3301      	adds	r3, #1
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff fb77 	bl	8001bd8 <WIZCHIP_READ>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d1f5      	bne.n	80024dc <close+0x28>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 80024f0:	79fb      	ldrb	r3, [r7, #7]
 80024f2:	3304      	adds	r3, #4
 80024f4:	021b      	lsls	r3, r3, #8
 80024f6:	3302      	adds	r3, #2
 80024f8:	21ff      	movs	r1, #255	; 0xff
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff fb3e 	bl	8001b7c <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	2201      	movs	r2, #1
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	b21b      	sxth	r3, r3
 800250a:	43db      	mvns	r3, r3
 800250c:	b21a      	sxth	r2, r3
 800250e:	4b18      	ldr	r3, [pc, #96]	; (8002570 <close+0xbc>)
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	b21b      	sxth	r3, r3
 8002514:	4013      	ands	r3, r2
 8002516:	b21b      	sxth	r3, r3
 8002518:	b29a      	uxth	r2, r3
 800251a:	4b15      	ldr	r3, [pc, #84]	; (8002570 <close+0xbc>)
 800251c:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2201      	movs	r2, #1
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	b21b      	sxth	r3, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	b21a      	sxth	r2, r3
 800252c:	4b11      	ldr	r3, [pc, #68]	; (8002574 <close+0xc0>)
 800252e:	881b      	ldrh	r3, [r3, #0]
 8002530:	b21b      	sxth	r3, r3
 8002532:	4013      	ands	r3, r2
 8002534:	b21b      	sxth	r3, r3
 8002536:	b29a      	uxth	r2, r3
 8002538:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <close+0xc0>)
 800253a:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	4a0e      	ldr	r2, [pc, #56]	; (8002578 <close+0xc4>)
 8002540:	2100      	movs	r1, #0
 8002542:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	4a0c      	ldr	r2, [pc, #48]	; (800257c <close+0xc8>)
 800254a:	2100      	movs	r1, #0
 800254c:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800254e:	bf00      	nop
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	3304      	adds	r3, #4
 8002554:	021b      	lsls	r3, r3, #8
 8002556:	3303      	adds	r3, #3
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff fb3d 	bl	8001bd8 <WIZCHIP_READ>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1f5      	bne.n	8002550 <close+0x9c>
	return SOCK_OK;
 8002564:	2301      	movs	r3, #1
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	200010a0 	.word	0x200010a0
 8002574:	200010a2 	.word	0x200010a2
 8002578:	200010a4 	.word	0x200010a4
 800257c:	200010ac 	.word	0x200010ac

08002580 <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af00      	add	r7, sp, #0
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	607b      	str	r3, [r7, #4]
 800258a:	4603      	mov	r3, r0
 800258c:	73fb      	strb	r3, [r7, #15]
 800258e:	4613      	mov	r3, r2
 8002590:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8002592:	2300      	movs	r3, #0
 8002594:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8002596:	2300      	movs	r3, #0
 8002598:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	2b04      	cmp	r3, #4
 800259e:	d902      	bls.n	80025a6 <sendto+0x26>
 80025a0:	f04f 33ff 	mov.w	r3, #4294967295
 80025a4:	e139      	b.n	800281a <sendto+0x29a>
   switch(getSn_MR(sn) & 0x0F)
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	3304      	adds	r3, #4
 80025aa:	021b      	lsls	r3, r3, #8
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff fb13 	bl	8001bd8 <WIZCHIP_READ>
 80025b2:	4603      	mov	r3, r0
 80025b4:	f003 030f 	and.w	r3, r3, #15
 80025b8:	3b02      	subs	r3, #2
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d902      	bls.n	80025c4 <sendto+0x44>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 80025be:	f06f 0304 	mvn.w	r3, #4
 80025c2:	e12a      	b.n	800281a <sendto+0x29a>
         break;
 80025c4:	bf00      	nop
   }
   CHECK_SOCKDATA();
 80025c6:	89bb      	ldrh	r3, [r7, #12]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d102      	bne.n	80025d2 <sendto+0x52>
 80025cc:	f06f 030d 	mvn.w	r3, #13
 80025d0:	e123      	b.n	800281a <sendto+0x29a>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	021b      	lsls	r3, r3, #8
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	3201      	adds	r2, #1
 80025e0:	7812      	ldrb	r2, [r2, #0]
 80025e2:	4413      	add	r3, r2
 80025e4:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	021b      	lsls	r3, r3, #8
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	3202      	adds	r2, #2
 80025ee:	7812      	ldrb	r2, [r2, #0]
 80025f0:	4413      	add	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	021b      	lsls	r3, r3, #8
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	3203      	adds	r2, #3
 80025fc:	7812      	ldrb	r2, [r2, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10d      	bne.n	8002624 <sendto+0xa4>
 8002608:	7bfb      	ldrb	r3, [r7, #15]
 800260a:	3304      	adds	r3, #4
 800260c:	021b      	lsls	r3, r3, #8
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff fae2 	bl	8001bd8 <WIZCHIP_READ>
 8002614:	4603      	mov	r3, r0
 8002616:	f003 0304 	and.w	r3, r3, #4
 800261a:	2b04      	cmp	r3, #4
 800261c:	d002      	beq.n	8002624 <sendto+0xa4>
 800261e:	f06f 030b 	mvn.w	r3, #11
 8002622:	e0fa      	b.n	800281a <sendto+0x29a>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 8002624:	8c3b      	ldrh	r3, [r7, #32]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10d      	bne.n	8002646 <sendto+0xc6>
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	3304      	adds	r3, #4
 800262e:	021b      	lsls	r3, r3, #8
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff fad1 	bl	8001bd8 <WIZCHIP_READ>
 8002636:	4603      	mov	r3, r0
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b04      	cmp	r3, #4
 800263e:	d002      	beq.n	8002646 <sendto+0xc6>
 8002640:	f06f 030a 	mvn.w	r3, #10
 8002644:	e0e9      	b.n	800281a <sendto+0x29a>
   tmp = getSn_SR(sn);
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	3304      	adds	r3, #4
 800264a:	021b      	lsls	r3, r3, #8
 800264c:	3303      	adds	r3, #3
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff fac2 	bl	8001bd8 <WIZCHIP_READ>
 8002654:	4603      	mov	r3, r0
 8002656:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8002658:	7dfb      	ldrb	r3, [r7, #23]
 800265a:	2b42      	cmp	r3, #66	; 0x42
 800265c:	d008      	beq.n	8002670 <sendto+0xf0>
 800265e:	7dfb      	ldrb	r3, [r7, #23]
 8002660:	2b22      	cmp	r3, #34	; 0x22
 8002662:	d005      	beq.n	8002670 <sendto+0xf0>
 8002664:	7dfb      	ldrb	r3, [r7, #23]
 8002666:	2b32      	cmp	r3, #50	; 0x32
 8002668:	d002      	beq.n	8002670 <sendto+0xf0>
 800266a:	f06f 0306 	mvn.w	r3, #6
 800266e:	e0d4      	b.n	800281a <sendto+0x29a>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 8002670:	7bfb      	ldrb	r3, [r7, #15]
 8002672:	3304      	adds	r3, #4
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	330c      	adds	r3, #12
 8002678:	2204      	movs	r2, #4
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff fad9 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 8002682:	7bfb      	ldrb	r3, [r7, #15]
 8002684:	3304      	adds	r3, #4
 8002686:	021b      	lsls	r3, r3, #8
 8002688:	3310      	adds	r3, #16
 800268a:	461a      	mov	r2, r3
 800268c:	8c3b      	ldrh	r3, [r7, #32]
 800268e:	0a1b      	lsrs	r3, r3, #8
 8002690:	b29b      	uxth	r3, r3
 8002692:	b2db      	uxtb	r3, r3
 8002694:	4619      	mov	r1, r3
 8002696:	4610      	mov	r0, r2
 8002698:	f7ff fa70 	bl	8001b7c <WIZCHIP_WRITE>
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	3304      	adds	r3, #4
 80026a0:	021b      	lsls	r3, r3, #8
 80026a2:	3311      	adds	r3, #17
 80026a4:	461a      	mov	r2, r3
 80026a6:	8c3b      	ldrh	r3, [r7, #32]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	4619      	mov	r1, r3
 80026ac:	4610      	mov	r0, r2
 80026ae:	f7ff fa65 	bl	8001b7c <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 80026b2:	201b      	movs	r0, #27
 80026b4:	f7ff fa90 	bl	8001bd8 <WIZCHIP_READ>
 80026b8:	4603      	mov	r3, r0
 80026ba:	4619      	mov	r1, r3
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	2203      	movs	r2, #3
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	ea01 0203 	and.w	r2, r1, r3
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	fa42 f303 	asr.w	r3, r2, r3
 80026d2:	2201      	movs	r2, #1
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	b29b      	uxth	r3, r3
 80026da:	029b      	lsls	r3, r3, #10
 80026dc:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80026de:	89ba      	ldrh	r2, [r7, #12]
 80026e0:	8abb      	ldrh	r3, [r7, #20]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d901      	bls.n	80026ea <sendto+0x16a>
 80026e6:	8abb      	ldrh	r3, [r7, #20]
 80026e8:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff fb3d 	bl	8001d6c <getSn_TX_FSR>
 80026f2:	4603      	mov	r3, r0
 80026f4:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	3304      	adds	r3, #4
 80026fa:	021b      	lsls	r3, r3, #8
 80026fc:	3303      	adds	r3, #3
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff fa6a 	bl	8001bd8 <WIZCHIP_READ>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d102      	bne.n	8002710 <sendto+0x190>
 800270a:	f06f 0303 	mvn.w	r3, #3
 800270e:	e084      	b.n	800281a <sendto+0x29a>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8002710:	4b44      	ldr	r3, [pc, #272]	; (8002824 <sendto+0x2a4>)
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	fa42 f303 	asr.w	r3, r2, r3
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <sendto+0x1b0>
 8002724:	89ba      	ldrh	r2, [r7, #12]
 8002726:	8abb      	ldrh	r3, [r7, #20]
 8002728:	429a      	cmp	r2, r3
 800272a:	d901      	bls.n	8002730 <sendto+0x1b0>
 800272c:	2300      	movs	r3, #0
 800272e:	e074      	b.n	800281a <sendto+0x29a>
      if(len <= freesize) break;
 8002730:	89ba      	ldrh	r2, [r7, #12]
 8002732:	8abb      	ldrh	r3, [r7, #20]
 8002734:	429a      	cmp	r2, r3
 8002736:	d900      	bls.n	800273a <sendto+0x1ba>
      freesize = getSn_TX_FSR(sn);
 8002738:	e7d7      	b.n	80026ea <sendto+0x16a>
      if(len <= freesize) break;
 800273a:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 800273c:	89ba      	ldrh	r2, [r7, #12]
 800273e:	7bfb      	ldrb	r3, [r7, #15]
 8002740:	68b9      	ldr	r1, [r7, #8]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fc04 	bl	8001f50 <wiz_send_data>

   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      getSIPR((uint8_t*)&taddr);
 8002748:	f107 0310 	add.w	r3, r7, #16
 800274c:	2204      	movs	r2, #4
 800274e:	4619      	mov	r1, r3
 8002750:	200f      	movs	r0, #15
 8002752:	f7ff fabd 	bl	8001cd0 <WIZCHIP_READ_BUF>
      if(taddr == 0)
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10c      	bne.n	8002776 <sendto+0x1f6>
      {
         getSUBR((uint8_t*)&taddr);
 800275c:	f107 0310 	add.w	r3, r7, #16
 8002760:	2204      	movs	r2, #4
 8002762:	4619      	mov	r1, r3
 8002764:	2005      	movs	r0, #5
 8002766:	f7ff fab3 	bl	8001cd0 <WIZCHIP_READ_BUF>
         setSUBR((uint8_t*)"\x00\x00\x00\x00");
 800276a:	2204      	movs	r2, #4
 800276c:	492e      	ldr	r1, [pc, #184]	; (8002828 <sendto+0x2a8>)
 800276e:	2005      	movs	r0, #5
 8002770:	f7ff fa60 	bl	8001c34 <WIZCHIP_WRITE_BUF>
 8002774:	e001      	b.n	800277a <sendto+0x1fa>
      }
      else taddr = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	613b      	str	r3, [r7, #16]
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	3304      	adds	r3, #4
 800277e:	021b      	lsls	r3, r3, #8
 8002780:	3301      	adds	r3, #1
 8002782:	2120      	movs	r1, #32
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff f9f9 	bl	8001b7c <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 800278a:	bf00      	nop
 800278c:	7bfb      	ldrb	r3, [r7, #15]
 800278e:	3304      	adds	r3, #4
 8002790:	021b      	lsls	r3, r3, #8
 8002792:	3301      	adds	r3, #1
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff fa1f 	bl	8001bd8 <WIZCHIP_READ>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1f5      	bne.n	800278c <sendto+0x20c>
   while(1)
   {
      tmp = getSn_IR(sn);
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	3304      	adds	r3, #4
 80027a4:	021b      	lsls	r3, r3, #8
 80027a6:	3302      	adds	r3, #2
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff fa15 	bl	8001bd8 <WIZCHIP_READ>
 80027ae:	4603      	mov	r3, r0
 80027b0:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 80027b2:	7dfb      	ldrb	r3, [r7, #23]
 80027b4:	f003 0310 	and.w	r3, r3, #16
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00c      	beq.n	80027d6 <sendto+0x256>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	3304      	adds	r3, #4
 80027c0:	021b      	lsls	r3, r3, #8
 80027c2:	3302      	adds	r3, #2
 80027c4:	2110      	movs	r1, #16
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff f9d8 	bl	8001b7c <WIZCHIP_WRITE>
         break;
 80027cc:	bf00      	nop
         return SOCKERR_TIMEOUT;
      }
      ////////////
   }
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d021      	beq.n	8002818 <sendto+0x298>
 80027d4:	e019      	b.n	800280a <sendto+0x28a>
      else if(tmp & Sn_IR_TIMEOUT)
 80027d6:	7dfb      	ldrb	r3, [r7, #23]
 80027d8:	f003 0308 	and.w	r3, r3, #8
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d0df      	beq.n	80027a0 <sendto+0x220>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
 80027e2:	3304      	adds	r3, #4
 80027e4:	021b      	lsls	r3, r3, #8
 80027e6:	3302      	adds	r3, #2
 80027e8:	2108      	movs	r1, #8
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff f9c6 	bl	8001b7c <WIZCHIP_WRITE>
            if(taddr) setSUBR((uint8_t*)&taddr);
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d006      	beq.n	8002804 <sendto+0x284>
 80027f6:	f107 0310 	add.w	r3, r7, #16
 80027fa:	2204      	movs	r2, #4
 80027fc:	4619      	mov	r1, r3
 80027fe:	2005      	movs	r0, #5
 8002800:	f7ff fa18 	bl	8001c34 <WIZCHIP_WRITE_BUF>
         return SOCKERR_TIMEOUT;
 8002804:	f06f 030c 	mvn.w	r3, #12
 8002808:	e007      	b.n	800281a <sendto+0x29a>
      if(taddr) setSUBR((uint8_t*)&taddr);
 800280a:	f107 0310 	add.w	r3, r7, #16
 800280e:	2204      	movs	r2, #4
 8002810:	4619      	mov	r1, r3
 8002812:	2005      	movs	r0, #5
 8002814:	f7ff fa0e 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002818:	89bb      	ldrh	r3, [r7, #12]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	200010a0 	.word	0x200010a0
 8002828:	080052c4 	.word	0x080052c4

0800282c <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af00      	add	r7, sp, #0
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	4603      	mov	r3, r0
 8002838:	73fb      	strb	r3, [r7, #15]
 800283a:	4613      	mov	r3, r2
 800283c:	81bb      	strh	r3, [r7, #12]
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
 800283e:	2300      	movs	r3, #0
 8002840:	83fb      	strh	r3, [r7, #30]

   CHECK_SOCKNUM();
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	2b04      	cmp	r3, #4
 8002846:	d902      	bls.n	800284e <recvfrom+0x22>
 8002848:	f04f 33ff 	mov.w	r3, #4294967295
 800284c:	e1c6      	b.n	8002bdc <recvfrom+0x3b0>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
 800284e:	7bfb      	ldrb	r3, [r7, #15]
 8002850:	3304      	adds	r3, #4
 8002852:	021b      	lsls	r3, r3, #8
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff f9bf 	bl	8001bd8 <WIZCHIP_READ>
 800285a:	4603      	mov	r3, r0
 800285c:	777b      	strb	r3, [r7, #29]
 800285e:	7f7b      	ldrb	r3, [r7, #29]
 8002860:	f003 030f 	and.w	r3, r3, #15
 8002864:	2b04      	cmp	r3, #4
 8002866:	dc02      	bgt.n	800286e <recvfrom+0x42>
 8002868:	2b02      	cmp	r3, #2
 800286a:	da05      	bge.n	8002878 <recvfrom+0x4c>
 800286c:	e001      	b.n	8002872 <recvfrom+0x46>
 800286e:	2b05      	cmp	r3, #5
 8002870:	d004      	beq.n	800287c <recvfrom+0x50>
   #if ( _WIZCHIP_ < 5200 )         
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
 8002872:	f06f 0304 	mvn.w	r3, #4
 8002876:	e1b1      	b.n	8002bdc <recvfrom+0x3b0>
         break;
 8002878:	bf00      	nop
 800287a:	e000      	b.n	800287e <recvfrom+0x52>
         break;
 800287c:	bf00      	nop
   }
   CHECK_SOCKDATA();
 800287e:	89bb      	ldrh	r3, [r7, #12]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d102      	bne.n	800288a <recvfrom+0x5e>
 8002884:	f06f 030d 	mvn.w	r3, #13
 8002888:	e1a8      	b.n	8002bdc <recvfrom+0x3b0>
   if(sock_remained_size[sn] == 0)
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	4a82      	ldr	r2, [pc, #520]	; (8002a98 <recvfrom+0x26c>)
 800288e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d126      	bne.n	80028e4 <recvfrom+0xb8>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 8002896:	7bfb      	ldrb	r3, [r7, #15]
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff faaa 	bl	8001df2 <getSn_RX_RSR>
 800289e:	4603      	mov	r3, r0
 80028a0:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	3304      	adds	r3, #4
 80028a6:	021b      	lsls	r3, r3, #8
 80028a8:	3303      	adds	r3, #3
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff f994 	bl	8001bd8 <WIZCHIP_READ>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d102      	bne.n	80028bc <recvfrom+0x90>
 80028b6:	f06f 0303 	mvn.w	r3, #3
 80028ba:	e18f      	b.n	8002bdc <recvfrom+0x3b0>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
 80028bc:	4b77      	ldr	r3, [pc, #476]	; (8002a9c <recvfrom+0x270>)
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	461a      	mov	r2, r3
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
 80028c4:	fa42 f303 	asr.w	r3, r2, r3
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d004      	beq.n	80028da <recvfrom+0xae>
 80028d0:	8bfb      	ldrh	r3, [r7, #30]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <recvfrom+0xae>
 80028d6:	2300      	movs	r3, #0
 80028d8:	e180      	b.n	8002bdc <recvfrom+0x3b0>
         if(pack_len != 0) break;
 80028da:	8bfb      	ldrh	r3, [r7, #30]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d100      	bne.n	80028e2 <recvfrom+0xb6>
         pack_len = getSn_RX_RSR(sn);
 80028e0:	e7d9      	b.n	8002896 <recvfrom+0x6a>
         if(pack_len != 0) break;
 80028e2:	bf00      	nop
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
 80028e4:	7f7b      	ldrb	r3, [r7, #29]
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	d075      	beq.n	80029da <recvfrom+0x1ae>
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	f300 8135 	bgt.w	8002b5e <recvfrom+0x332>
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d003      	beq.n	8002900 <recvfrom+0xd4>
 80028f8:	2b03      	cmp	r3, #3
 80028fa:	f000 80d3 	beq.w	8002aa4 <recvfrom+0x278>
 80028fe:	e12e      	b.n	8002b5e <recvfrom+0x332>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	4a65      	ldr	r2, [pc, #404]	; (8002a98 <recvfrom+0x26c>)
 8002904:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d14e      	bne.n	80029aa <recvfrom+0x17e>
	      {
   			wiz_recv_data(sn, head, 8);
 800290c:	f107 0114 	add.w	r1, r7, #20
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	2208      	movs	r2, #8
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fbd4 	bl	80020c2 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	3304      	adds	r3, #4
 800291e:	021b      	lsls	r3, r3, #8
 8002920:	3301      	adds	r3, #1
 8002922:	2140      	movs	r1, #64	; 0x40
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff f929 	bl	8001b7c <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 800292a:	bf00      	nop
 800292c:	7bfb      	ldrb	r3, [r7, #15]
 800292e:	3304      	adds	r3, #4
 8002930:	021b      	lsls	r3, r3, #8
 8002932:	3301      	adds	r3, #1
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff f94f 	bl	8001bd8 <WIZCHIP_READ>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d1f5      	bne.n	800292c <recvfrom+0x100>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
 8002940:	7d3a      	ldrb	r2, [r7, #20]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	701a      	strb	r2, [r3, #0]
      			addr[1] = head[1];
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3301      	adds	r3, #1
 800294a:	7d7a      	ldrb	r2, [r7, #21]
 800294c:	701a      	strb	r2, [r3, #0]
      			addr[2] = head[2];
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3302      	adds	r3, #2
 8002952:	7dba      	ldrb	r2, [r7, #22]
 8002954:	701a      	strb	r2, [r3, #0]
      			addr[3] = head[3];
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	3303      	adds	r3, #3
 800295a:	7dfa      	ldrb	r2, [r7, #23]
 800295c:	701a      	strb	r2, [r3, #0]
      			*port = head[4];
 800295e:	7e3b      	ldrb	r3, [r7, #24]
 8002960:	b29a      	uxth	r2, r3
 8002962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002964:	801a      	strh	r2, [r3, #0]
      			*port = (*port << 8) + head[5];
 8002966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	021b      	lsls	r3, r3, #8
 800296c:	b29a      	uxth	r2, r3
 800296e:	7e7b      	ldrb	r3, [r7, #25]
 8002970:	b29b      	uxth	r3, r3
 8002972:	4413      	add	r3, r2
 8002974:	b29a      	uxth	r2, r3
 8002976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002978:	801a      	strh	r2, [r3, #0]
      			sock_remained_size[sn] = head[6];
 800297a:	7eba      	ldrb	r2, [r7, #26]
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	b291      	uxth	r1, r2
 8002980:	4a45      	ldr	r2, [pc, #276]	; (8002a98 <recvfrom+0x26c>)
 8002982:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	4a43      	ldr	r2, [pc, #268]	; (8002a98 <recvfrom+0x26c>)
 800298a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800298e:	021b      	lsls	r3, r3, #8
 8002990:	b299      	uxth	r1, r3
 8002992:	7efb      	ldrb	r3, [r7, #27]
 8002994:	b29a      	uxth	r2, r3
 8002996:	7bfb      	ldrb	r3, [r7, #15]
 8002998:	440a      	add	r2, r1
 800299a:	b291      	uxth	r1, r2
 800299c:	4a3e      	ldr	r2, [pc, #248]	; (8002a98 <recvfrom+0x26c>)
 800299e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
 80029a2:	7bfb      	ldrb	r3, [r7, #15]
 80029a4:	4a3e      	ldr	r2, [pc, #248]	; (8002aa0 <recvfrom+0x274>)
 80029a6:	2180      	movs	r1, #128	; 0x80
 80029a8:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	4a3a      	ldr	r2, [pc, #232]	; (8002a98 <recvfrom+0x26c>)
 80029ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029b2:	89ba      	ldrh	r2, [r7, #12]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d202      	bcs.n	80029be <recvfrom+0x192>
 80029b8:	89bb      	ldrh	r3, [r7, #12]
 80029ba:	83fb      	strh	r3, [r7, #30]
 80029bc:	e004      	b.n	80029c8 <recvfrom+0x19c>
			else pack_len = sock_remained_size[sn];
 80029be:	7bfb      	ldrb	r3, [r7, #15]
 80029c0:	4a35      	ldr	r2, [pc, #212]	; (8002a98 <recvfrom+0x26c>)
 80029c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029c6:	83fb      	strh	r3, [r7, #30]
			//A20150601 : For W5300
			len = pack_len;
 80029c8:	8bfb      	ldrh	r3, [r7, #30]
 80029ca:	81bb      	strh	r3, [r7, #12]
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 80029cc:	8bfa      	ldrh	r2, [r7, #30]
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
 80029d0:	68b9      	ldr	r1, [r7, #8]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff fb75 	bl	80020c2 <wiz_recv_data>
			break;
 80029d8:	e0cd      	b.n	8002b76 <recvfrom+0x34a>
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	4a2e      	ldr	r2, [pc, #184]	; (8002a98 <recvfrom+0x26c>)
 80029de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d142      	bne.n	8002a6c <recvfrom+0x240>
	      {
   			wiz_recv_data(sn, head, 2);
 80029e6:	f107 0114 	add.w	r1, r7, #20
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	2202      	movs	r2, #2
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff fb67 	bl	80020c2 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	3304      	adds	r3, #4
 80029f8:	021b      	lsls	r3, r3, #8
 80029fa:	3301      	adds	r3, #1
 80029fc:	2140      	movs	r1, #64	; 0x40
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff f8bc 	bl	8001b7c <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8002a04:	bf00      	nop
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	021b      	lsls	r3, r3, #8
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff f8e2 	bl	8001bd8 <WIZCHIP_READ>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f5      	bne.n	8002a06 <recvfrom+0x1da>
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
 8002a1a:	7d3a      	ldrb	r2, [r7, #20]
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
 8002a1e:	b291      	uxth	r1, r2
 8002a20:	4a1d      	ldr	r2, [pc, #116]	; (8002a98 <recvfrom+0x26c>)
 8002a22:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1] -2;
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
 8002a28:	4a1b      	ldr	r2, [pc, #108]	; (8002a98 <recvfrom+0x26c>)
 8002a2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a2e:	021b      	lsls	r3, r3, #8
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	7d7b      	ldrb	r3, [r7, #21]
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	4413      	add	r3, r2
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	7bfb      	ldrb	r3, [r7, #15]
 8002a3c:	3a02      	subs	r2, #2
 8002a3e:	b291      	uxth	r1, r2
 8002a40:	4a15      	ldr	r2, [pc, #84]	; (8002a98 <recvfrom+0x26c>)
 8002a42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			if(sock_remained_size[sn] & 0x01)
   				sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
   			else
   				sock_remained_size[sn] -= 4;
			#endif
   			if(sock_remained_size[sn] > 1514) 
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
 8002a48:	4a13      	ldr	r2, [pc, #76]	; (8002a98 <recvfrom+0x26c>)
 8002a4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a4e:	f240 52ea 	movw	r2, #1514	; 0x5ea
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d906      	bls.n	8002a64 <recvfrom+0x238>
   			{
   			   close(sn);
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff fd2b 	bl	80024b4 <close>
   			   return SOCKFATAL_PACKLEN;
 8002a5e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8002a62:	e0bb      	b.n	8002bdc <recvfrom+0x3b0>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
 8002a66:	4a0e      	ldr	r2, [pc, #56]	; (8002aa0 <recvfrom+0x274>)
 8002a68:	2180      	movs	r1, #128	; 0x80
 8002a6a:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	4a0a      	ldr	r2, [pc, #40]	; (8002a98 <recvfrom+0x26c>)
 8002a70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a74:	89ba      	ldrh	r2, [r7, #12]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d202      	bcs.n	8002a80 <recvfrom+0x254>
 8002a7a:	89bb      	ldrh	r3, [r7, #12]
 8002a7c:	83fb      	strh	r3, [r7, #30]
 8002a7e:	e004      	b.n	8002a8a <recvfrom+0x25e>
			else pack_len = sock_remained_size[sn];
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
 8002a82:	4a05      	ldr	r2, [pc, #20]	; (8002a98 <recvfrom+0x26c>)
 8002a84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a88:	83fb      	strh	r3, [r7, #30]
			wiz_recv_data(sn,buf,pack_len);
 8002a8a:	8bfa      	ldrh	r2, [r7, #30]
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
 8002a8e:	68b9      	ldr	r1, [r7, #8]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff fb16 	bl	80020c2 <wiz_recv_data>
		   break;
 8002a96:	e06e      	b.n	8002b76 <recvfrom+0x34a>
 8002a98:	200010a4 	.word	0x200010a4
 8002a9c:	200010a0 	.word	0x200010a0
 8002aa0:	200010ac 	.word	0x200010ac
   //#if ( _WIZCHIP_ < 5200 )
		case Sn_MR_IPRAW:
		   if(sock_remained_size[sn] == 0)
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
 8002aa6:	4a4f      	ldr	r2, [pc, #316]	; (8002be4 <recvfrom+0x3b8>)
 8002aa8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d140      	bne.n	8002b32 <recvfrom+0x306>
		   {
   			wiz_recv_data(sn, head, 6);
 8002ab0:	f107 0114 	add.w	r1, r7, #20
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
 8002ab6:	2206      	movs	r2, #6
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff fb02 	bl	80020c2 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	021b      	lsls	r3, r3, #8
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	2140      	movs	r1, #64	; 0x40
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff f857 	bl	8001b7c <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8002ace:	bf00      	nop
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	3304      	adds	r3, #4
 8002ad4:	021b      	lsls	r3, r3, #8
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff f87d 	bl	8001bd8 <WIZCHIP_READ>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1f5      	bne.n	8002ad0 <recvfrom+0x2a4>
   			addr[0] = head[0];
 8002ae4:	7d3a      	ldrb	r2, [r7, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	701a      	strb	r2, [r3, #0]
   			addr[1] = head[1];
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3301      	adds	r3, #1
 8002aee:	7d7a      	ldrb	r2, [r7, #21]
 8002af0:	701a      	strb	r2, [r3, #0]
   			addr[2] = head[2];
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	3302      	adds	r3, #2
 8002af6:	7dba      	ldrb	r2, [r7, #22]
 8002af8:	701a      	strb	r2, [r3, #0]
   			addr[3] = head[3];
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	3303      	adds	r3, #3
 8002afe:	7dfa      	ldrb	r2, [r7, #23]
 8002b00:	701a      	strb	r2, [r3, #0]
   			sock_remained_size[sn] = head[4];
 8002b02:	7e3a      	ldrb	r2, [r7, #24]
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
 8002b06:	b291      	uxth	r1, r2
 8002b08:	4a36      	ldr	r2, [pc, #216]	; (8002be4 <recvfrom+0x3b8>)
 8002b0a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			//M20150401 : For Typing Error
   			//sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
   			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	4a34      	ldr	r2, [pc, #208]	; (8002be4 <recvfrom+0x3b8>)
 8002b12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b16:	021b      	lsls	r3, r3, #8
 8002b18:	b299      	uxth	r1, r3
 8002b1a:	7e7b      	ldrb	r3, [r7, #25]
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
 8002b20:	440a      	add	r2, r1
 8002b22:	b291      	uxth	r1, r2
 8002b24:	4a2f      	ldr	r2, [pc, #188]	; (8002be4 <recvfrom+0x3b8>)
 8002b26:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_pack_info[sn] = PACK_FIRST;
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
 8002b2c:	4a2e      	ldr	r2, [pc, #184]	; (8002be8 <recvfrom+0x3bc>)
 8002b2e:	2180      	movs	r1, #128	; 0x80
 8002b30:	54d1      	strb	r1, [r2, r3]
         }
			//
			// Need to packet length check
			//
			if(len < sock_remained_size[sn]) pack_len = len;
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	4a2b      	ldr	r2, [pc, #172]	; (8002be4 <recvfrom+0x3b8>)
 8002b36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b3a:	89ba      	ldrh	r2, [r7, #12]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d202      	bcs.n	8002b46 <recvfrom+0x31a>
 8002b40:	89bb      	ldrh	r3, [r7, #12]
 8002b42:	83fb      	strh	r3, [r7, #30]
 8002b44:	e004      	b.n	8002b50 <recvfrom+0x324>
			else pack_len = sock_remained_size[sn];
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
 8002b48:	4a26      	ldr	r2, [pc, #152]	; (8002be4 <recvfrom+0x3b8>)
 8002b4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b4e:	83fb      	strh	r3, [r7, #30]
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 8002b50:	8bfa      	ldrh	r2, [r7, #30]
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	68b9      	ldr	r1, [r7, #8]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff fab3 	bl	80020c2 <wiz_recv_data>
			break;
 8002b5c:	e00b      	b.n	8002b76 <recvfrom+0x34a>
   //#endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
 8002b5e:	8bfa      	ldrh	r2, [r7, #30]
 8002b60:	7bfb      	ldrb	r3, [r7, #15]
 8002b62:	4611      	mov	r1, r2
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff fb62 	bl	800222e <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	491d      	ldr	r1, [pc, #116]	; (8002be4 <recvfrom+0x3b8>)
 8002b6e:	8bfa      	ldrh	r2, [r7, #30]
 8002b70:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
         break;
 8002b74:	bf00      	nop
   }
	setSn_CR(sn,Sn_CR_RECV);
 8002b76:	7bfb      	ldrb	r3, [r7, #15]
 8002b78:	3304      	adds	r3, #4
 8002b7a:	021b      	lsls	r3, r3, #8
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	2140      	movs	r1, #64	; 0x40
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fe fffb 	bl	8001b7c <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
 8002b86:	bf00      	nop
 8002b88:	7bfb      	ldrb	r3, [r7, #15]
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	021b      	lsls	r3, r3, #8
 8002b8e:	3301      	adds	r3, #1
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff f821 	bl	8001bd8 <WIZCHIP_READ>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1f5      	bne.n	8002b88 <recvfrom+0x35c>
	sock_remained_size[sn] -= pack_len;
 8002b9c:	7bfb      	ldrb	r3, [r7, #15]
 8002b9e:	4a11      	ldr	r2, [pc, #68]	; (8002be4 <recvfrom+0x3b8>)
 8002ba0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002ba4:	7bfb      	ldrb	r3, [r7, #15]
 8002ba6:	8bfa      	ldrh	r2, [r7, #30]
 8002ba8:	1a8a      	subs	r2, r1, r2
 8002baa:	b291      	uxth	r1, r2
 8002bac:	4a0d      	ldr	r2, [pc, #52]	; (8002be4 <recvfrom+0x3b8>)
 8002bae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
 8002bb4:	4a0b      	ldr	r2, [pc, #44]	; (8002be4 <recvfrom+0x3b8>)
 8002bb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <recvfrom+0x3a6>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
 8002bc0:	4a09      	ldr	r2, [pc, #36]	; (8002be8 <recvfrom+0x3bc>)
 8002bc2:	5cd2      	ldrb	r2, [r2, r3]
 8002bc4:	7bfb      	ldrb	r3, [r7, #15]
 8002bc6:	f042 0201 	orr.w	r2, r2, #1
 8002bca:	b2d1      	uxtb	r1, r2
 8002bcc:	4a06      	ldr	r2, [pc, #24]	; (8002be8 <recvfrom+0x3bc>)
 8002bce:	54d1      	strb	r1, [r2, r3]
 8002bd0:	e003      	b.n	8002bda <recvfrom+0x3ae>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	4a04      	ldr	r2, [pc, #16]	; (8002be8 <recvfrom+0x3bc>)
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	54d1      	strb	r1, [r2, r3]
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
 8002bda:	8bfb      	ldrh	r3, [r7, #30]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3720      	adds	r7, #32
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	200010a4 	.word	0x200010a4
 8002be8:	200010ac 	.word	0x200010ac

08002bec <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8002bfa:	b480      	push	{r7}
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	bf00      	nop
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	bf00      	nop
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8002c16:	b480      	push	{r7}
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	bf00      	nop
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	4618      	mov	r0, r3
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
 8002c46:	460b      	mov	r3, r1
 8002c48:	70fb      	strb	r3, [r7, #3]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	78fa      	ldrb	r2, [r7, #3]
 8002c4e:	701a      	strb	r2, [r3, #0]
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	2300      	movs	r3, #0
 8002c62:	4618      	mov	r0, r3
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	71fb      	strb	r3, [r7, #7]
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
	...

08002c84 <reg_wizchip_cris_cbfunc>:

static uint8_t    _DNS_[4];      // DNS server ip address
static dhcp_mode  _DHCP_;        // DHCP mode

void reg_wizchip_cris_cbfunc(void(*cris_en)(void), void(*cris_ex)(void))
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
   if(!cris_en || !cris_ex)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <reg_wizchip_cris_cbfunc+0x16>
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d106      	bne.n	8002ca8 <reg_wizchip_cris_cbfunc+0x24>
   {
      WIZCHIP.CRIS._enter = wizchip_cris_enter;
 8002c9a:	4b0a      	ldr	r3, [pc, #40]	; (8002cc4 <reg_wizchip_cris_cbfunc+0x40>)
 8002c9c:	4a0a      	ldr	r2, [pc, #40]	; (8002cc8 <reg_wizchip_cris_cbfunc+0x44>)
 8002c9e:	60da      	str	r2, [r3, #12]
      WIZCHIP.CRIS._exit  = wizchip_cris_exit;
 8002ca0:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <reg_wizchip_cris_cbfunc+0x40>)
 8002ca2:	4a0a      	ldr	r2, [pc, #40]	; (8002ccc <reg_wizchip_cris_cbfunc+0x48>)
 8002ca4:	611a      	str	r2, [r3, #16]
 8002ca6:	e006      	b.n	8002cb6 <reg_wizchip_cris_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CRIS._enter = cris_en;
 8002ca8:	4a06      	ldr	r2, [pc, #24]	; (8002cc4 <reg_wizchip_cris_cbfunc+0x40>)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	60d3      	str	r3, [r2, #12]
      WIZCHIP.CRIS._exit  = cris_ex;
 8002cae:	4a05      	ldr	r2, [pc, #20]	; (8002cc4 <reg_wizchip_cris_cbfunc+0x40>)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	6113      	str	r3, [r2, #16]
   }
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	20000038 	.word	0x20000038
 8002cc8:	08002bed 	.word	0x08002bed
 8002ccc:	08002bfb 	.word	0x08002bfb

08002cd0 <reg_wizchip_cs_cbfunc>:

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d002      	beq.n	8002ce6 <reg_wizchip_cs_cbfunc+0x16>
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d106      	bne.n	8002cf4 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8002ce6:	4b0a      	ldr	r3, [pc, #40]	; (8002d10 <reg_wizchip_cs_cbfunc+0x40>)
 8002ce8:	4a0a      	ldr	r2, [pc, #40]	; (8002d14 <reg_wizchip_cs_cbfunc+0x44>)
 8002cea:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002cec:	4b08      	ldr	r3, [pc, #32]	; (8002d10 <reg_wizchip_cs_cbfunc+0x40>)
 8002cee:	4a0a      	ldr	r2, [pc, #40]	; (8002d18 <reg_wizchip_cs_cbfunc+0x48>)
 8002cf0:	619a      	str	r2, [r3, #24]
 8002cf2:	e006      	b.n	8002d02 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8002cf4:	4a06      	ldr	r2, [pc, #24]	; (8002d10 <reg_wizchip_cs_cbfunc+0x40>)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8002cfa:	4a05      	ldr	r2, [pc, #20]	; (8002d10 <reg_wizchip_cs_cbfunc+0x40>)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	6193      	str	r3, [r2, #24]
   }
}
 8002d00:	bf00      	nop
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000038 	.word	0x20000038
 8002d14:	08002c09 	.word	0x08002c09
 8002d18:	08002c17 	.word	0x08002c17

08002d1c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002d26:	bf00      	nop
 8002d28:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <reg_wizchip_spi_cbfunc+0x4c>)
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0f9      	beq.n	8002d28 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d002      	beq.n	8002d40 <reg_wizchip_spi_cbfunc+0x24>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d106      	bne.n	8002d4e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002d40:	4b09      	ldr	r3, [pc, #36]	; (8002d68 <reg_wizchip_spi_cbfunc+0x4c>)
 8002d42:	4a0a      	ldr	r2, [pc, #40]	; (8002d6c <reg_wizchip_spi_cbfunc+0x50>)
 8002d44:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8002d46:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <reg_wizchip_spi_cbfunc+0x4c>)
 8002d48:	4a09      	ldr	r2, [pc, #36]	; (8002d70 <reg_wizchip_spi_cbfunc+0x54>)
 8002d4a:	621a      	str	r2, [r3, #32]
 8002d4c:	e006      	b.n	8002d5c <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002d4e:	4a06      	ldr	r2, [pc, #24]	; (8002d68 <reg_wizchip_spi_cbfunc+0x4c>)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002d54:	4a04      	ldr	r2, [pc, #16]	; (8002d68 <reg_wizchip_spi_cbfunc+0x4c>)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	6213      	str	r3, [r2, #32]
   }
}
 8002d5a:	bf00      	nop
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	20000038 	.word	0x20000038
 8002d6c:	08002c5d 	.word	0x08002c5d
 8002d70:	08002c6d 	.word	0x08002c6d

08002d74 <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	6039      	str	r1, [r7, #0]
 8002d7e:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
#endif
   uint8_t* ptmp[2] = {0,0};
 8002d80:	2300      	movs	r3, #0
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	2300      	movs	r3, #0
 8002d86:	60fb      	str	r3, [r7, #12]
   switch(cwtype)
 8002d88:	79fb      	ldrb	r3, [r7, #7]
 8002d8a:	2b08      	cmp	r3, #8
 8002d8c:	d863      	bhi.n	8002e56 <ctlwizchip+0xe2>
 8002d8e:	a201      	add	r2, pc, #4	; (adr r2, 8002d94 <ctlwizchip+0x20>)
 8002d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d94:	08002db9 	.word	0x08002db9
 8002d98:	08002dbf 	.word	0x08002dbf
 8002d9c:	08002deb 	.word	0x08002deb
 8002da0:	08002ddf 	.word	0x08002ddf
 8002da4:	08002df9 	.word	0x08002df9
 8002da8:	08002e05 	.word	0x08002e05
 8002dac:	08002e57 	.word	0x08002e57
 8002db0:	08002e57 	.word	0x08002e57
 8002db4:	08002e13 	.word	0x08002e13
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8002db8:	f000 f858 	bl	8002e6c <wizchip_sw_reset>
         break;
 8002dbc:	e04e      	b.n	8002e5c <ctlwizchip+0xe8>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d004      	beq.n	8002dce <ctlwizchip+0x5a>
         {
            ptmp[0] = (uint8_t*)arg;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	60bb      	str	r3, [r7, #8]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	3304      	adds	r3, #4
 8002dcc:	60fb      	str	r3, [r7, #12]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4611      	mov	r1, r2
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f000 f88d 	bl	8002ef4 <wizchip_init>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	e03f      	b.n	8002e5e <ctlwizchip+0xea>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f000 f968 	bl	80030b8 <wizchip_clrinterrupt>
         break;
 8002de8:	e038      	b.n	8002e5c <ctlwizchip+0xe8>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002dea:	f000 f988 	bl	80030fe <wizchip_getinterrupt>
 8002dee:	4603      	mov	r3, r0
 8002df0:	461a      	mov	r2, r3
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	801a      	strh	r2, [r3, #0]
         break;
 8002df6:	e031      	b.n	8002e5c <ctlwizchip+0xe8>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 f9a4 	bl	800314a <wizchip_setinterruptmask>
         break;         
 8002e02:	e02b      	b.n	8002e5c <ctlwizchip+0xe8>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002e04:	f000 f9c1 	bl	800318a <wizchip_getinterruptmask>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	801a      	strh	r2, [r3, #0]
         break;
 8002e10:	e024      	b.n	8002e5c <ctlwizchip+0xe8>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
         break;
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002e12:	4b15      	ldr	r3, [pc, #84]	; (8002e68 <ctlwizchip+0xf4>)
 8002e14:	789a      	ldrb	r2, [r3, #2]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	4a12      	ldr	r2, [pc, #72]	; (8002e68 <ctlwizchip+0xf4>)
 8002e20:	78d2      	ldrb	r2, [r2, #3]
 8002e22:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	3302      	adds	r3, #2
 8002e28:	4a0f      	ldr	r2, [pc, #60]	; (8002e68 <ctlwizchip+0xf4>)
 8002e2a:	7912      	ldrb	r2, [r2, #4]
 8002e2c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	3303      	adds	r3, #3
 8002e32:	4a0d      	ldr	r2, [pc, #52]	; (8002e68 <ctlwizchip+0xf4>)
 8002e34:	7952      	ldrb	r2, [r2, #5]
 8002e36:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	4a0a      	ldr	r2, [pc, #40]	; (8002e68 <ctlwizchip+0xf4>)
 8002e3e:	7992      	ldrb	r2, [r2, #6]
 8002e40:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	3305      	adds	r3, #5
 8002e46:	4a08      	ldr	r2, [pc, #32]	; (8002e68 <ctlwizchip+0xf4>)
 8002e48:	79d2      	ldrb	r2, [r2, #7]
 8002e4a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	3306      	adds	r3, #6
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
         break;
 8002e54:	e002      	b.n	8002e5c <ctlwizchip+0xe8>
         if((int8_t)tmp == -1) return -1;
         *(uint8_t*)arg = tmp;
         break;
   #endif      
      default:
         return -1;
 8002e56:	f04f 33ff 	mov.w	r3, #4294967295
 8002e5a:	e000      	b.n	8002e5e <ctlwizchip+0xea>
   }
   return 0;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000038 	.word	0x20000038

08002e6c <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8002e72:	1d3b      	adds	r3, r7, #4
 8002e74:	2206      	movs	r2, #6
 8002e76:	4619      	mov	r1, r3
 8002e78:	2009      	movs	r0, #9
 8002e7a:	f7fe ff29 	bl	8001cd0 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002e7e:	f107 0314 	add.w	r3, r7, #20
 8002e82:	2204      	movs	r2, #4
 8002e84:	4619      	mov	r1, r3
 8002e86:	2001      	movs	r0, #1
 8002e88:	f7fe ff22 	bl	8001cd0 <WIZCHIP_READ_BUF>
 8002e8c:	f107 0310 	add.w	r3, r7, #16
 8002e90:	2204      	movs	r2, #4
 8002e92:	4619      	mov	r1, r3
 8002e94:	2005      	movs	r0, #5
 8002e96:	f7fe ff1b 	bl	8001cd0 <WIZCHIP_READ_BUF>
 8002e9a:	f107 030c 	add.w	r3, r7, #12
 8002e9e:	2204      	movs	r2, #4
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	200f      	movs	r0, #15
 8002ea4:	f7fe ff14 	bl	8001cd0 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002ea8:	2180      	movs	r1, #128	; 0x80
 8002eaa:	2000      	movs	r0, #0
 8002eac:	f7fe fe66 	bl	8001b7c <WIZCHIP_WRITE>
   getMR(); // for delay
 8002eb0:	2000      	movs	r0, #0
 8002eb2:	f7fe fe91 	bl	8001bd8 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8002eb6:	1d3b      	adds	r3, r7, #4
 8002eb8:	2206      	movs	r2, #6
 8002eba:	4619      	mov	r1, r3
 8002ebc:	2009      	movs	r0, #9
 8002ebe:	f7fe feb9 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002ec2:	f107 0314 	add.w	r3, r7, #20
 8002ec6:	2204      	movs	r2, #4
 8002ec8:	4619      	mov	r1, r3
 8002eca:	2001      	movs	r0, #1
 8002ecc:	f7fe feb2 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002ed0:	f107 0310 	add.w	r3, r7, #16
 8002ed4:	2204      	movs	r2, #4
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	2005      	movs	r0, #5
 8002eda:	f7fe feab 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002ede:	f107 030c 	add.w	r3, r7, #12
 8002ee2:	2204      	movs	r2, #4
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	200f      	movs	r0, #15
 8002ee8:	f7fe fea4 	bl	8001c34 <WIZCHIP_WRITE_BUF>
}
 8002eec:	bf00      	nop
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8002efe:	2300      	movs	r3, #0
 8002f00:	737b      	strb	r3, [r7, #13]
   wizchip_sw_reset();
 8002f02:	f7ff ffb3 	bl	8002e6c <wizchip_sw_reset>
   if(txsize)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d066      	beq.n	8002fda <wizchip_init+0xe6>
   {
      tmp = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	737b      	strb	r3, [r7, #13]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002f10:	2300      	movs	r3, #0
 8002f12:	73fb      	strb	r3, [r7, #15]
 8002f14:	e015      	b.n	8002f42 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8002f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	781a      	ldrb	r2, [r3, #0]
 8002f20:	7b7b      	ldrb	r3, [r7, #13]
 8002f22:	4413      	add	r3, r2
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	737b      	strb	r3, [r7, #13]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
 8002f28:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	dd02      	ble.n	8002f36 <wizchip_init+0x42>
 8002f30:	f04f 33ff 	mov.w	r3, #4294967295
 8002f34:	e0bc      	b.n	80030b0 <wizchip_init+0x1bc>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	73fb      	strb	r3, [r7, #15]
 8002f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f46:	2b03      	cmp	r3, #3
 8002f48:	dde5      	ble.n	8002f16 <wizchip_init+0x22>
#else
			if(tmp > 16) return -1;
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	73fb      	strb	r3, [r7, #15]
 8002f4e:	e040      	b.n	8002fd2 <wizchip_init+0xde>
		{
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
 8002f50:	2300      	movs	r3, #0
 8002f52:	73bb      	strb	r3, [r7, #14]
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
 8002f54:	e005      	b.n	8002f62 <wizchip_init+0x6e>
 8002f56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	73bb      	strb	r3, [r7, #14]
 8002f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	4413      	add	r3, r2
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f72:	fa42 f303 	asr.w	r3, r2, r3
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d006      	beq.n	8002f88 <wizchip_init+0x94>
 8002f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	4413      	add	r3, r2
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1e6      	bne.n	8002f56 <wizchip_init+0x62>
			setSn_TXBUF_SIZE(i, j);
 8002f88:	201b      	movs	r0, #27
 8002f8a:	f7fe fe25 	bl	8001bd8 <WIZCHIP_READ>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	b25a      	sxtb	r2, r3
 8002f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	2103      	movs	r1, #3
 8002f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9e:	b25b      	sxtb	r3, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	b25b      	sxtb	r3, r3
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	b25a      	sxtb	r2, r3
 8002fa8:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8002fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb6:	b25b      	sxtb	r3, r3
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	b25b      	sxtb	r3, r3
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	201b      	movs	r0, #27
 8002fc2:	f7fe fddb 	bl	8001b7c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	3301      	adds	r3, #1
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	73fb      	strb	r3, [r7, #15]
 8002fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fd6:	2b03      	cmp	r3, #3
 8002fd8:	ddba      	ble.n	8002f50 <wizchip_init+0x5c>
			setSn_TXBUF_SIZE(i, txsize[i]);
#endif
		}	
   }

   if(rxsize)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d066      	beq.n	80030ae <wizchip_init+0x1ba>
   {
      tmp = 0;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	737b      	strb	r3, [r7, #13]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	73fb      	strb	r3, [r7, #15]
 8002fe8:	e015      	b.n	8003016 <wizchip_init+0x122>
		{
			tmp += rxsize[i];
 8002fea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	781a      	ldrb	r2, [r3, #0]
 8002ff4:	7b7b      	ldrb	r3, [r7, #13]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	737b      	strb	r3, [r7, #13]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
 8002ffc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003000:	2b08      	cmp	r3, #8
 8003002:	dd02      	ble.n	800300a <wizchip_init+0x116>
 8003004:	f04f 33ff 	mov.w	r3, #4294967295
 8003008:	e052      	b.n	80030b0 <wizchip_init+0x1bc>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800300a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800300e:	b2db      	uxtb	r3, r3
 8003010:	3301      	adds	r3, #1
 8003012:	b2db      	uxtb	r3, r3
 8003014:	73fb      	strb	r3, [r7, #15]
 8003016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800301a:	2b03      	cmp	r3, #3
 800301c:	dde5      	ble.n	8002fea <wizchip_init+0xf6>
#else
			if(tmp > 16) return -1;
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800301e:	2300      	movs	r3, #0
 8003020:	73fb      	strb	r3, [r7, #15]
 8003022:	e040      	b.n	80030a6 <wizchip_init+0x1b2>
		{
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
 8003024:	2300      	movs	r3, #0
 8003026:	73bb      	strb	r3, [r7, #14]
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
 8003028:	e005      	b.n	8003036 <wizchip_init+0x142>
 800302a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800302e:	b2db      	uxtb	r3, r3
 8003030:	3301      	adds	r3, #1
 8003032:	b2db      	uxtb	r3, r3
 8003034:	73bb      	strb	r3, [r7, #14]
 8003036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	4413      	add	r3, r2
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003046:	fa42 f303 	asr.w	r3, r2, r3
 800304a:	2b01      	cmp	r3, #1
 800304c:	d006      	beq.n	800305c <wizchip_init+0x168>
 800304e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	4413      	add	r3, r2
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d1e6      	bne.n	800302a <wizchip_init+0x136>
			setSn_RXBUF_SIZE(i, j);
 800305c:	201a      	movs	r0, #26
 800305e:	f7fe fdbb 	bl	8001bd8 <WIZCHIP_READ>
 8003062:	4603      	mov	r3, r0
 8003064:	b25a      	sxtb	r2, r3
 8003066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	2103      	movs	r1, #3
 800306e:	fa01 f303 	lsl.w	r3, r1, r3
 8003072:	b25b      	sxtb	r3, r3
 8003074:	43db      	mvns	r3, r3
 8003076:	b25b      	sxtb	r3, r3
 8003078:	4013      	ands	r3, r2
 800307a:	b25a      	sxtb	r2, r3
 800307c:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8003080:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	fa01 f303 	lsl.w	r3, r1, r3
 800308a:	b25b      	sxtb	r3, r3
 800308c:	4313      	orrs	r3, r2
 800308e:	b25b      	sxtb	r3, r3
 8003090:	b2db      	uxtb	r3, r3
 8003092:	4619      	mov	r1, r3
 8003094:	201a      	movs	r0, #26
 8003096:	f7fe fd71 	bl	8001b7c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800309a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	3301      	adds	r3, #1
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	73fb      	strb	r3, [r7, #15]
 80030a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	ddba      	ble.n	8003024 <wizchip_init+0x130>
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
#endif
		}
   }
   return 0;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 80030c2:	88fb      	ldrh	r3, [r7, #6]
 80030c4:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 80030c6:	88fb      	ldrh	r3, [r7, #6]
 80030c8:	0a1b      	lsrs	r3, r3, #8
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5500
   ir |= (1<<4); // IK_WOL
 80030ce:	7bfb      	ldrb	r3, [r7, #15]
 80030d0:	f043 0310 	orr.w	r3, r3, #16
 80030d4:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ == W5200
   ir |= (1 << 6);
#endif
   
#if _WIZCHIP_ < W5200
   sir &= 0x0F;
 80030d6:	7bbb      	ldrb	r3, [r7, #14]
 80030d8:	f003 030f 	and.w	r3, r3, #15
 80030dc:	73bb      	strb	r3, [r7, #14]
#endif

#if _WIZCHIP_ <= W5100S
   ir |= sir;
 80030de:	7bfa      	ldrb	r2, [r7, #15]
 80030e0:	7bbb      	ldrb	r3, [r7, #14]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	73fb      	strb	r3, [r7, #15]
   setIR(ir);
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
 80030e8:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	4619      	mov	r1, r3
 80030f0:	2015      	movs	r0, #21
 80030f2:	f7fe fd43 	bl	8001b7c <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
   }

#endif   
}
 80030f6:	bf00      	nop
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b082      	sub	sp, #8
 8003102:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8003104:	2300      	movs	r3, #0
 8003106:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8003108:	2300      	movs	r3, #0
 800310a:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 800310c:	2300      	movs	r3, #0
 800310e:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ <= W5100S
   ir = getIR();
 8003110:	2015      	movs	r0, #21
 8003112:	f7fe fd61 	bl	8001bd8 <WIZCHIP_READ>
 8003116:	4603      	mov	r3, r0
 8003118:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
 800311c:	71fb      	strb	r3, [r7, #7]
   sir = ir & 0x0F;
 800311e:	79fb      	ldrb	r3, [r7, #7]
 8003120:	f003 030f 	and.w	r3, r3, #15
 8003124:	71bb      	strb	r3, [r7, #6]
#endif         

//M20150601 : For Integrating with W5300
//#if _WIZCHIP_ < W5500
#if _WIZCHIP_ < W5200
   ir &= ~(1<<4); // IK_WOL
 8003126:	79fb      	ldrb	r3, [r7, #7]
 8003128:	f023 0310 	bic.w	r3, r3, #16
 800312c:	71fb      	strb	r3, [r7, #7]
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 800312e:	79bb      	ldrb	r3, [r7, #6]
 8003130:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8003132:	88bb      	ldrh	r3, [r7, #4]
 8003134:	021b      	lsls	r3, r3, #8
 8003136:	b29a      	uxth	r2, r3
 8003138:	79fb      	ldrb	r3, [r7, #7]
 800313a:	b29b      	uxth	r3, r3
 800313c:	4413      	add	r3, r2
 800313e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003140:	88bb      	ldrh	r3, [r7, #4]
}
 8003142:	4618      	mov	r0, r3
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b084      	sub	sp, #16
 800314e:	af00      	add	r7, sp, #0
 8003150:	4603      	mov	r3, r0
 8003152:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8003154:	88fb      	ldrh	r3, [r7, #6]
 8003156:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8003158:	88fb      	ldrh	r3, [r7, #6]
 800315a:	0a1b      	lsrs	r3, r3, #8
 800315c:	b29b      	uxth	r3, r3
 800315e:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5500
   imr &= ~(1<<4); // IK_WOL
 8003160:	7bfb      	ldrb	r3, [r7, #15]
 8003162:	f023 0310 	bic.w	r3, r3, #16
 8003166:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);
#endif
   
#if _WIZCHIP_ < W5200
   simr &= 0x0F;
 8003168:	7bbb      	ldrb	r3, [r7, #14]
 800316a:	f003 030f 	and.w	r3, r3, #15
 800316e:	73bb      	strb	r3, [r7, #14]
   imr |= simr;
 8003170:	7bfa      	ldrb	r2, [r7, #15]
 8003172:	7bbb      	ldrb	r3, [r7, #14]
 8003174:	4313      	orrs	r3, r2
 8003176:	73fb      	strb	r3, [r7, #15]
   setIMR(imr);
 8003178:	7bfb      	ldrb	r3, [r7, #15]
 800317a:	4619      	mov	r1, r3
 800317c:	2016      	movs	r0, #22
 800317e:	f7fe fcfd 	bl	8001b7c <WIZCHIP_WRITE>
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
   setSIMR(simr);
#endif   
}
 8003182:	bf00      	nop
 8003184:	3710      	adds	r7, #16
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8003190:	2300      	movs	r3, #0
 8003192:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8003194:	2300      	movs	r3, #0
 8003196:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8003198:	2300      	movs	r3, #0
 800319a:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ < W5200
   imr  = getIMR();
 800319c:	2016      	movs	r0, #22
 800319e:	f7fe fd1b 	bl	8001bd8 <WIZCHIP_READ>
 80031a2:	4603      	mov	r3, r0
 80031a4:	71fb      	strb	r3, [r7, #7]
   simr = imr & 0x0F;
 80031a6:	79fb      	ldrb	r3, [r7, #7]
 80031a8:	f003 030f 	and.w	r3, r3, #15
 80031ac:	71bb      	strb	r3, [r7, #6]
   imr  = getIMR();
   simr = getSIMR();
#endif         

#if _WIZCHIP_ < W5500
   imr &= ~(1<<4); // IK_WOL
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	f023 0310 	bic.w	r3, r3, #16
 80031b4:	71fb      	strb	r3, [r7, #7]
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 80031b6:	79bb      	ldrb	r3, [r7, #6]
 80031b8:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 80031ba:	88bb      	ldrh	r3, [r7, #4]
 80031bc:	021b      	lsls	r3, r3, #8
 80031be:	b29a      	uxth	r2, r3
 80031c0:	79fb      	ldrb	r3, [r7, #7]
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	4413      	add	r3, r2
 80031c6:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80031c8:	88bb      	ldrh	r3, [r7, #4]
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
	...

080031d4 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2206      	movs	r2, #6
 80031e0:	4619      	mov	r1, r3
 80031e2:	2009      	movs	r0, #9
 80031e4:	f7fe fd26 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	330e      	adds	r3, #14
 80031ec:	2204      	movs	r2, #4
 80031ee:	4619      	mov	r1, r3
 80031f0:	2001      	movs	r0, #1
 80031f2:	f7fe fd1f 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	330a      	adds	r3, #10
 80031fa:	2204      	movs	r2, #4
 80031fc:	4619      	mov	r1, r3
 80031fe:	2005      	movs	r0, #5
 8003200:	f7fe fd18 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3306      	adds	r3, #6
 8003208:	2204      	movs	r2, #4
 800320a:	4619      	mov	r1, r3
 800320c:	200f      	movs	r0, #15
 800320e:	f7fe fd11 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	7c9a      	ldrb	r2, [r3, #18]
 8003216:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <wizchip_setnetinfo+0x70>)
 8003218:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	7cda      	ldrb	r2, [r3, #19]
 800321e:	4b09      	ldr	r3, [pc, #36]	; (8003244 <wizchip_setnetinfo+0x70>)
 8003220:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	7d1a      	ldrb	r2, [r3, #20]
 8003226:	4b07      	ldr	r3, [pc, #28]	; (8003244 <wizchip_setnetinfo+0x70>)
 8003228:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	7d5a      	ldrb	r2, [r3, #21]
 800322e:	4b05      	ldr	r3, [pc, #20]	; (8003244 <wizchip_setnetinfo+0x70>)
 8003230:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	7d9a      	ldrb	r2, [r3, #22]
 8003236:	4b04      	ldr	r3, [pc, #16]	; (8003248 <wizchip_setnetinfo+0x74>)
 8003238:	701a      	strb	r2, [r3, #0]
}
 800323a:	bf00      	nop
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	200010b0 	.word	0x200010b0
 8003248:	200010b4 	.word	0x200010b4

0800324c <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2206      	movs	r2, #6
 8003258:	4619      	mov	r1, r3
 800325a:	2009      	movs	r0, #9
 800325c:	f7fe fd38 	bl	8001cd0 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	330e      	adds	r3, #14
 8003264:	2204      	movs	r2, #4
 8003266:	4619      	mov	r1, r3
 8003268:	2001      	movs	r0, #1
 800326a:	f7fe fd31 	bl	8001cd0 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	330a      	adds	r3, #10
 8003272:	2204      	movs	r2, #4
 8003274:	4619      	mov	r1, r3
 8003276:	2005      	movs	r0, #5
 8003278:	f7fe fd2a 	bl	8001cd0 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3306      	adds	r3, #6
 8003280:	2204      	movs	r2, #4
 8003282:	4619      	mov	r1, r3
 8003284:	200f      	movs	r0, #15
 8003286:	f7fe fd23 	bl	8001cd0 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800328a:	4b0c      	ldr	r3, [pc, #48]	; (80032bc <wizchip_getnetinfo+0x70>)
 800328c:	781a      	ldrb	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8003292:	4b0a      	ldr	r3, [pc, #40]	; (80032bc <wizchip_getnetinfo+0x70>)
 8003294:	785a      	ldrb	r2, [r3, #1]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800329a:	4b08      	ldr	r3, [pc, #32]	; (80032bc <wizchip_getnetinfo+0x70>)
 800329c:	789a      	ldrb	r2, [r3, #2]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 80032a2:	4b06      	ldr	r3, [pc, #24]	; (80032bc <wizchip_getnetinfo+0x70>)
 80032a4:	78da      	ldrb	r2, [r3, #3]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 80032aa:	4b05      	ldr	r3, [pc, #20]	; (80032c0 <wizchip_getnetinfo+0x74>)
 80032ac:	781a      	ldrb	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	759a      	strb	r2, [r3, #22]
}
 80032b2:	bf00      	nop
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	200010b0 	.word	0x200010b0
 80032c0:	200010b4 	.word	0x200010b4

080032c4 <default_ip_assign>:
/* Parse message as OFFER and ACK and NACK from DHCP server.*/
int8_t   parseDHCPCMSG(void);

/* The default handler of ip assign first */
void default_ip_assign(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
   setSIPR(DHCP_allocated_ip);
 80032c8:	2204      	movs	r2, #4
 80032ca:	4908      	ldr	r1, [pc, #32]	; (80032ec <default_ip_assign+0x28>)
 80032cc:	200f      	movs	r0, #15
 80032ce:	f7fe fcb1 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setSUBR(DHCP_allocated_sn);
 80032d2:	2204      	movs	r2, #4
 80032d4:	4906      	ldr	r1, [pc, #24]	; (80032f0 <default_ip_assign+0x2c>)
 80032d6:	2005      	movs	r0, #5
 80032d8:	f7fe fcac 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   setGAR (DHCP_allocated_gw);
 80032dc:	2204      	movs	r2, #4
 80032de:	4905      	ldr	r1, [pc, #20]	; (80032f4 <default_ip_assign+0x30>)
 80032e0:	2001      	movs	r0, #1
 80032e2:	f7fe fca7 	bl	8001c34 <WIZCHIP_WRITE_BUF>
}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	200010c4 	.word	0x200010c4
 80032f0:	200010cc 	.word	0x200010cc
 80032f4:	200010c8 	.word	0x200010c8

080032f8 <default_ip_update>:

/* The default handler of ip changed */
void default_ip_update(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	af00      	add	r7, sp, #0
	/* WIZchip Software Reset */
   setMR(MR_RST);
 80032fc:	2180      	movs	r1, #128	; 0x80
 80032fe:	2000      	movs	r0, #0
 8003300:	f7fe fc3c 	bl	8001b7c <WIZCHIP_WRITE>
   getMR(); // for delay
 8003304:	2000      	movs	r0, #0
 8003306:	f7fe fc67 	bl	8001bd8 <WIZCHIP_READ>
   default_ip_assign();
 800330a:	f7ff ffdb 	bl	80032c4 <default_ip_assign>
   setSHAR(DHCP_CHADDR);
 800330e:	2206      	movs	r2, #6
 8003310:	4902      	ldr	r1, [pc, #8]	; (800331c <default_ip_update+0x24>)
 8003312:	2009      	movs	r0, #9
 8003314:	f7fe fc8e 	bl	8001c34 <WIZCHIP_WRITE_BUF>
}
 8003318:	bf00      	nop
 800331a:	bd80      	pop	{r7, pc}
 800331c:	200010e4 	.word	0x200010e4

08003320 <default_ip_conflict>:

/* The default handler of ip changed */
void default_ip_conflict(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
	// WIZchip Software Reset
	setMR(MR_RST);
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	2000      	movs	r0, #0
 8003328:	f7fe fc28 	bl	8001b7c <WIZCHIP_WRITE>
	getMR(); // for delay
 800332c:	2000      	movs	r0, #0
 800332e:	f7fe fc53 	bl	8001bd8 <WIZCHIP_READ>
	setSHAR(DHCP_CHADDR);
 8003332:	2206      	movs	r2, #6
 8003334:	4902      	ldr	r1, [pc, #8]	; (8003340 <default_ip_conflict+0x20>)
 8003336:	2009      	movs	r0, #9
 8003338:	f7fe fc7c 	bl	8001c34 <WIZCHIP_WRITE_BUF>
}
 800333c:	bf00      	nop
 800333e:	bd80      	pop	{r7, pc}
 8003340:	200010e4 	.word	0x200010e4

08003344 <makeDHCPMSG>:
   if(ip_conflict) dhcp_ip_conflict = ip_conflict;
}

/* make the common DHCP message */
void makeDHCPMSG(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
   uint8_t  bk_mac[6];
   uint8_t* ptmp;
   uint8_t  i;
   getSHAR(bk_mac);
 800334a:	463b      	mov	r3, r7
 800334c:	2206      	movs	r2, #6
 800334e:	4619      	mov	r1, r3
 8003350:	2009      	movs	r0, #9
 8003352:	f7fe fcbd 	bl	8001cd0 <WIZCHIP_READ_BUF>
	pDHCPMSG->op      = DHCP_BOOTREQUEST;
 8003356:	4b72      	ldr	r3, [pc, #456]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2201      	movs	r2, #1
 800335c:	701a      	strb	r2, [r3, #0]
	pDHCPMSG->htype   = DHCP_HTYPE10MB;
 800335e:	4b70      	ldr	r3, [pc, #448]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2201      	movs	r2, #1
 8003364:	705a      	strb	r2, [r3, #1]
	pDHCPMSG->hlen    = DHCP_HLENETHERNET;
 8003366:	4b6e      	ldr	r3, [pc, #440]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2206      	movs	r2, #6
 800336c:	709a      	strb	r2, [r3, #2]
	pDHCPMSG->hops    = DHCP_HOPS;
 800336e:	4b6c      	ldr	r3, [pc, #432]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2200      	movs	r2, #0
 8003374:	70da      	strb	r2, [r3, #3]
	ptmp              = (uint8_t*)(&pDHCPMSG->xid);
 8003376:	4b6a      	ldr	r3, [pc, #424]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	3304      	adds	r3, #4
 800337c:	60bb      	str	r3, [r7, #8]
	*(ptmp+0)         = (uint8_t)((DHCP_XID & 0xFF000000) >> 24);
 800337e:	4b69      	ldr	r3, [pc, #420]	; (8003524 <makeDHCPMSG+0x1e0>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	0e1b      	lsrs	r3, r3, #24
 8003384:	b2da      	uxtb	r2, r3
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	701a      	strb	r2, [r3, #0]
	*(ptmp+1)         = (uint8_t)((DHCP_XID & 0x00FF0000) >> 16);
 800338a:	4b66      	ldr	r3, [pc, #408]	; (8003524 <makeDHCPMSG+0x1e0>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	0c1a      	lsrs	r2, r3, #16
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	3301      	adds	r3, #1
 8003394:	b2d2      	uxtb	r2, r2
 8003396:	701a      	strb	r2, [r3, #0]
   *(ptmp+2)         = (uint8_t)((DHCP_XID & 0x0000FF00) >>  8);
 8003398:	4b62      	ldr	r3, [pc, #392]	; (8003524 <makeDHCPMSG+0x1e0>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	0a1a      	lsrs	r2, r3, #8
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	3302      	adds	r3, #2
 80033a2:	b2d2      	uxtb	r2, r2
 80033a4:	701a      	strb	r2, [r3, #0]
	*(ptmp+3)         = (uint8_t)((DHCP_XID & 0x000000FF) >>  0);   
 80033a6:	4b5f      	ldr	r3, [pc, #380]	; (8003524 <makeDHCPMSG+0x1e0>)
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	3303      	adds	r3, #3
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	701a      	strb	r2, [r3, #0]
	pDHCPMSG->secs    = DHCP_SECS;
 80033b2:	4b5b      	ldr	r3, [pc, #364]	; (8003520 <makeDHCPMSG+0x1dc>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2200      	movs	r2, #0
 80033b8:	811a      	strh	r2, [r3, #8]
	ptmp              = (uint8_t*)(&pDHCPMSG->flags);	
 80033ba:	4b59      	ldr	r3, [pc, #356]	; (8003520 <makeDHCPMSG+0x1dc>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	330a      	adds	r3, #10
 80033c0:	60bb      	str	r3, [r7, #8]
	*(ptmp+0)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0xFF00) >> 8);
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	2280      	movs	r2, #128	; 0x80
 80033c6:	701a      	strb	r2, [r3, #0]
	*(ptmp+1)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0x00FF) >> 0);
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	3301      	adds	r3, #1
 80033cc:	2200      	movs	r2, #0
 80033ce:	701a      	strb	r2, [r3, #0]

	pDHCPMSG->ciaddr[0] = 0;
 80033d0:	4b53      	ldr	r3, [pc, #332]	; (8003520 <makeDHCPMSG+0x1dc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2200      	movs	r2, #0
 80033d6:	731a      	strb	r2, [r3, #12]
	pDHCPMSG->ciaddr[1] = 0;
 80033d8:	4b51      	ldr	r3, [pc, #324]	; (8003520 <makeDHCPMSG+0x1dc>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2200      	movs	r2, #0
 80033de:	735a      	strb	r2, [r3, #13]
	pDHCPMSG->ciaddr[2] = 0;
 80033e0:	4b4f      	ldr	r3, [pc, #316]	; (8003520 <makeDHCPMSG+0x1dc>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2200      	movs	r2, #0
 80033e6:	739a      	strb	r2, [r3, #14]
	pDHCPMSG->ciaddr[3] = 0;
 80033e8:	4b4d      	ldr	r3, [pc, #308]	; (8003520 <makeDHCPMSG+0x1dc>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2200      	movs	r2, #0
 80033ee:	73da      	strb	r2, [r3, #15]

	pDHCPMSG->yiaddr[0] = 0;
 80033f0:	4b4b      	ldr	r3, [pc, #300]	; (8003520 <makeDHCPMSG+0x1dc>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2200      	movs	r2, #0
 80033f6:	741a      	strb	r2, [r3, #16]
	pDHCPMSG->yiaddr[1] = 0;
 80033f8:	4b49      	ldr	r3, [pc, #292]	; (8003520 <makeDHCPMSG+0x1dc>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2200      	movs	r2, #0
 80033fe:	745a      	strb	r2, [r3, #17]
	pDHCPMSG->yiaddr[2] = 0;
 8003400:	4b47      	ldr	r3, [pc, #284]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2200      	movs	r2, #0
 8003406:	749a      	strb	r2, [r3, #18]
	pDHCPMSG->yiaddr[3] = 0;
 8003408:	4b45      	ldr	r3, [pc, #276]	; (8003520 <makeDHCPMSG+0x1dc>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2200      	movs	r2, #0
 800340e:	74da      	strb	r2, [r3, #19]

	pDHCPMSG->siaddr[0] = 0;
 8003410:	4b43      	ldr	r3, [pc, #268]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2200      	movs	r2, #0
 8003416:	751a      	strb	r2, [r3, #20]
	pDHCPMSG->siaddr[1] = 0;
 8003418:	4b41      	ldr	r3, [pc, #260]	; (8003520 <makeDHCPMSG+0x1dc>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2200      	movs	r2, #0
 800341e:	755a      	strb	r2, [r3, #21]
	pDHCPMSG->siaddr[2] = 0;
 8003420:	4b3f      	ldr	r3, [pc, #252]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2200      	movs	r2, #0
 8003426:	759a      	strb	r2, [r3, #22]
	pDHCPMSG->siaddr[3] = 0;
 8003428:	4b3d      	ldr	r3, [pc, #244]	; (8003520 <makeDHCPMSG+0x1dc>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2200      	movs	r2, #0
 800342e:	75da      	strb	r2, [r3, #23]

	pDHCPMSG->giaddr[0] = 0;
 8003430:	4b3b      	ldr	r3, [pc, #236]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2200      	movs	r2, #0
 8003436:	761a      	strb	r2, [r3, #24]
	pDHCPMSG->giaddr[1] = 0;
 8003438:	4b39      	ldr	r3, [pc, #228]	; (8003520 <makeDHCPMSG+0x1dc>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2200      	movs	r2, #0
 800343e:	765a      	strb	r2, [r3, #25]
	pDHCPMSG->giaddr[2] = 0;
 8003440:	4b37      	ldr	r3, [pc, #220]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2200      	movs	r2, #0
 8003446:	769a      	strb	r2, [r3, #26]
	pDHCPMSG->giaddr[3] = 0;
 8003448:	4b35      	ldr	r3, [pc, #212]	; (8003520 <makeDHCPMSG+0x1dc>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2200      	movs	r2, #0
 800344e:	76da      	strb	r2, [r3, #27]

	pDHCPMSG->chaddr[0] = DHCP_CHADDR[0];
 8003450:	4b33      	ldr	r3, [pc, #204]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a34      	ldr	r2, [pc, #208]	; (8003528 <makeDHCPMSG+0x1e4>)
 8003456:	7812      	ldrb	r2, [r2, #0]
 8003458:	771a      	strb	r2, [r3, #28]
	pDHCPMSG->chaddr[1] = DHCP_CHADDR[1];
 800345a:	4b31      	ldr	r3, [pc, #196]	; (8003520 <makeDHCPMSG+0x1dc>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a32      	ldr	r2, [pc, #200]	; (8003528 <makeDHCPMSG+0x1e4>)
 8003460:	7852      	ldrb	r2, [r2, #1]
 8003462:	775a      	strb	r2, [r3, #29]
	pDHCPMSG->chaddr[2] = DHCP_CHADDR[2];
 8003464:	4b2e      	ldr	r3, [pc, #184]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a2f      	ldr	r2, [pc, #188]	; (8003528 <makeDHCPMSG+0x1e4>)
 800346a:	7892      	ldrb	r2, [r2, #2]
 800346c:	779a      	strb	r2, [r3, #30]
	pDHCPMSG->chaddr[3] = DHCP_CHADDR[3];
 800346e:	4b2c      	ldr	r3, [pc, #176]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a2d      	ldr	r2, [pc, #180]	; (8003528 <makeDHCPMSG+0x1e4>)
 8003474:	78d2      	ldrb	r2, [r2, #3]
 8003476:	77da      	strb	r2, [r3, #31]
	pDHCPMSG->chaddr[4] = DHCP_CHADDR[4];
 8003478:	4b29      	ldr	r3, [pc, #164]	; (8003520 <makeDHCPMSG+0x1dc>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a2a      	ldr	r2, [pc, #168]	; (8003528 <makeDHCPMSG+0x1e4>)
 800347e:	7912      	ldrb	r2, [r2, #4]
 8003480:	f883 2020 	strb.w	r2, [r3, #32]
	pDHCPMSG->chaddr[5] = DHCP_CHADDR[5];
 8003484:	4b26      	ldr	r3, [pc, #152]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a27      	ldr	r2, [pc, #156]	; (8003528 <makeDHCPMSG+0x1e4>)
 800348a:	7952      	ldrb	r2, [r2, #5]
 800348c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	for (i = 6; i < 16; i++)  pDHCPMSG->chaddr[i] = 0;
 8003490:	2306      	movs	r3, #6
 8003492:	73fb      	strb	r3, [r7, #15]
 8003494:	e008      	b.n	80034a8 <makeDHCPMSG+0x164>
 8003496:	4b22      	ldr	r3, [pc, #136]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	4413      	add	r3, r2
 800349e:	2200      	movs	r2, #0
 80034a0:	771a      	strb	r2, [r3, #28]
 80034a2:	7bfb      	ldrb	r3, [r7, #15]
 80034a4:	3301      	adds	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
 80034a8:	7bfb      	ldrb	r3, [r7, #15]
 80034aa:	2b0f      	cmp	r3, #15
 80034ac:	d9f3      	bls.n	8003496 <makeDHCPMSG+0x152>
	for (i = 0; i < 64; i++)  pDHCPMSG->sname[i]  = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	73fb      	strb	r3, [r7, #15]
 80034b2:	e009      	b.n	80034c8 <makeDHCPMSG+0x184>
 80034b4:	4b1a      	ldr	r3, [pc, #104]	; (8003520 <makeDHCPMSG+0x1dc>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
 80034ba:	4413      	add	r3, r2
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80034c2:	7bfb      	ldrb	r3, [r7, #15]
 80034c4:	3301      	adds	r3, #1
 80034c6:	73fb      	strb	r3, [r7, #15]
 80034c8:	7bfb      	ldrb	r3, [r7, #15]
 80034ca:	2b3f      	cmp	r3, #63	; 0x3f
 80034cc:	d9f2      	bls.n	80034b4 <makeDHCPMSG+0x170>
	for (i = 0; i < 128; i++) pDHCPMSG->file[i]   = 0;
 80034ce:	2300      	movs	r3, #0
 80034d0:	73fb      	strb	r3, [r7, #15]
 80034d2:	e009      	b.n	80034e8 <makeDHCPMSG+0x1a4>
 80034d4:	4b12      	ldr	r3, [pc, #72]	; (8003520 <makeDHCPMSG+0x1dc>)
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	4413      	add	r3, r2
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80034e2:	7bfb      	ldrb	r3, [r7, #15]
 80034e4:	3301      	adds	r3, #1
 80034e6:	73fb      	strb	r3, [r7, #15]
 80034e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	daf1      	bge.n	80034d4 <makeDHCPMSG+0x190>

	// MAGIC_COOKIE
	pDHCPMSG->OPT[0] = (uint8_t)((MAGIC_COOKIE & 0xFF000000) >> 24);
 80034f0:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <makeDHCPMSG+0x1dc>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2263      	movs	r2, #99	; 0x63
 80034f6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[1] = (uint8_t)((MAGIC_COOKIE & 0x00FF0000) >> 16);
 80034fa:	4b09      	ldr	r3, [pc, #36]	; (8003520 <makeDHCPMSG+0x1dc>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2282      	movs	r2, #130	; 0x82
 8003500:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
	pDHCPMSG->OPT[2] = (uint8_t)((MAGIC_COOKIE & 0x0000FF00) >>  8);
 8003504:	4b06      	ldr	r3, [pc, #24]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2253      	movs	r2, #83	; 0x53
 800350a:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
	pDHCPMSG->OPT[3] = (uint8_t) (MAGIC_COOKIE & 0x000000FF) >>  0;
 800350e:	4b04      	ldr	r3, [pc, #16]	; (8003520 <makeDHCPMSG+0x1dc>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2263      	movs	r2, #99	; 0x63
 8003514:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
}
 8003518:	bf00      	nop
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	200010e0 	.word	0x200010e0
 8003524:	200010dc 	.word	0x200010dc
 8003528:	200010e4 	.word	0x200010e4

0800352c <send_DHCP_DISCOVER>:

/* SEND DHCP DISCOVER */
void send_DHCP_DISCOVER(void)
{
 800352c:	b5b0      	push	{r4, r5, r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af02      	add	r7, sp, #8
	uint16_t i;
	uint8_t ip[4];
	uint16_t k = 0;
 8003532:	2300      	movs	r3, #0
 8003534:	80bb      	strh	r3, [r7, #4]
   
   makeDHCPMSG();
 8003536:	f7ff ff05 	bl	8003344 <makeDHCPMSG>
   DHCP_SIP[0]=0;
 800353a:	4b56      	ldr	r3, [pc, #344]	; (8003694 <send_DHCP_DISCOVER+0x168>)
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]
   DHCP_SIP[1]=0;
 8003540:	4b54      	ldr	r3, [pc, #336]	; (8003694 <send_DHCP_DISCOVER+0x168>)
 8003542:	2200      	movs	r2, #0
 8003544:	705a      	strb	r2, [r3, #1]
   DHCP_SIP[2]=0;
 8003546:	4b53      	ldr	r3, [pc, #332]	; (8003694 <send_DHCP_DISCOVER+0x168>)
 8003548:	2200      	movs	r2, #0
 800354a:	709a      	strb	r2, [r3, #2]
   DHCP_SIP[3]=0;
 800354c:	4b51      	ldr	r3, [pc, #324]	; (8003694 <send_DHCP_DISCOVER+0x168>)
 800354e:	2200      	movs	r2, #0
 8003550:	70da      	strb	r2, [r3, #3]
   DHCP_REAL_SIP[0]=0;
 8003552:	4b51      	ldr	r3, [pc, #324]	; (8003698 <send_DHCP_DISCOVER+0x16c>)
 8003554:	2200      	movs	r2, #0
 8003556:	701a      	strb	r2, [r3, #0]
   DHCP_REAL_SIP[1]=0;
 8003558:	4b4f      	ldr	r3, [pc, #316]	; (8003698 <send_DHCP_DISCOVER+0x16c>)
 800355a:	2200      	movs	r2, #0
 800355c:	705a      	strb	r2, [r3, #1]
   DHCP_REAL_SIP[2]=0;
 800355e:	4b4e      	ldr	r3, [pc, #312]	; (8003698 <send_DHCP_DISCOVER+0x16c>)
 8003560:	2200      	movs	r2, #0
 8003562:	709a      	strb	r2, [r3, #2]
   DHCP_REAL_SIP[3]=0;
 8003564:	4b4c      	ldr	r3, [pc, #304]	; (8003698 <send_DHCP_DISCOVER+0x16c>)
 8003566:	2200      	movs	r2, #0
 8003568:	70da      	strb	r2, [r3, #3]

   k = 4;     // because MAGIC_COOKIE already made by makeDHCPMSG()
 800356a:	2304      	movs	r3, #4
 800356c:	80bb      	strh	r3, [r7, #4]
   
	// Option Request Param
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 800356e:	4b4b      	ldr	r3, [pc, #300]	; (800369c <send_DHCP_DISCOVER+0x170>)
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	88bb      	ldrh	r3, [r7, #4]
 8003574:	1c59      	adds	r1, r3, #1
 8003576:	80b9      	strh	r1, [r7, #4]
 8003578:	4413      	add	r3, r2
 800357a:	2235      	movs	r2, #53	; 0x35
 800357c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8003580:	4b46      	ldr	r3, [pc, #280]	; (800369c <send_DHCP_DISCOVER+0x170>)
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	88bb      	ldrh	r3, [r7, #4]
 8003586:	1c59      	adds	r1, r3, #1
 8003588:	80b9      	strh	r1, [r7, #4]
 800358a:	4413      	add	r3, r2
 800358c:	2201      	movs	r2, #1
 800358e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_DISCOVER;
 8003592:	4b42      	ldr	r3, [pc, #264]	; (800369c <send_DHCP_DISCOVER+0x170>)
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	88bb      	ldrh	r3, [r7, #4]
 8003598:	1c59      	adds	r1, r3, #1
 800359a:	80b9      	strh	r1, [r7, #4]
 800359c:	4413      	add	r3, r2
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	
	// Client identifier
	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 80035a4:	4b3d      	ldr	r3, [pc, #244]	; (800369c <send_DHCP_DISCOVER+0x170>)
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	88bb      	ldrh	r3, [r7, #4]
 80035aa:	1c59      	adds	r1, r3, #1
 80035ac:	80b9      	strh	r1, [r7, #4]
 80035ae:	4413      	add	r3, r2
 80035b0:	223d      	movs	r2, #61	; 0x3d
 80035b2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 80035b6:	4b39      	ldr	r3, [pc, #228]	; (800369c <send_DHCP_DISCOVER+0x170>)
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	88bb      	ldrh	r3, [r7, #4]
 80035bc:	1c59      	adds	r1, r3, #1
 80035be:	80b9      	strh	r1, [r7, #4]
 80035c0:	4413      	add	r3, r2
 80035c2:	2207      	movs	r2, #7
 80035c4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 80035c8:	4b34      	ldr	r3, [pc, #208]	; (800369c <send_DHCP_DISCOVER+0x170>)
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	88bb      	ldrh	r3, [r7, #4]
 80035ce:	1c59      	adds	r1, r3, #1
 80035d0:	80b9      	strh	r1, [r7, #4]
 80035d2:	4413      	add	r3, r2
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 80035da:	4b30      	ldr	r3, [pc, #192]	; (800369c <send_DHCP_DISCOVER+0x170>)
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	88bb      	ldrh	r3, [r7, #4]
 80035e0:	1c59      	adds	r1, r3, #1
 80035e2:	80b9      	strh	r1, [r7, #4]
 80035e4:	4618      	mov	r0, r3
 80035e6:	4b2e      	ldr	r3, [pc, #184]	; (80036a0 <send_DHCP_DISCOVER+0x174>)
 80035e8:	7819      	ldrb	r1, [r3, #0]
 80035ea:	1813      	adds	r3, r2, r0
 80035ec:	460a      	mov	r2, r1
 80035ee:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 80035f2:	4b2a      	ldr	r3, [pc, #168]	; (800369c <send_DHCP_DISCOVER+0x170>)
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	88bb      	ldrh	r3, [r7, #4]
 80035f8:	1c59      	adds	r1, r3, #1
 80035fa:	80b9      	strh	r1, [r7, #4]
 80035fc:	4618      	mov	r0, r3
 80035fe:	4b28      	ldr	r3, [pc, #160]	; (80036a0 <send_DHCP_DISCOVER+0x174>)
 8003600:	7859      	ldrb	r1, [r3, #1]
 8003602:	1813      	adds	r3, r2, r0
 8003604:	460a      	mov	r2, r1
 8003606:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 800360a:	4b24      	ldr	r3, [pc, #144]	; (800369c <send_DHCP_DISCOVER+0x170>)
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	88bb      	ldrh	r3, [r7, #4]
 8003610:	1c59      	adds	r1, r3, #1
 8003612:	80b9      	strh	r1, [r7, #4]
 8003614:	4618      	mov	r0, r3
 8003616:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <send_DHCP_DISCOVER+0x174>)
 8003618:	7899      	ldrb	r1, [r3, #2]
 800361a:	1813      	adds	r3, r2, r0
 800361c:	460a      	mov	r2, r1
 800361e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8003622:	4b1e      	ldr	r3, [pc, #120]	; (800369c <send_DHCP_DISCOVER+0x170>)
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	88bb      	ldrh	r3, [r7, #4]
 8003628:	1c59      	adds	r1, r3, #1
 800362a:	80b9      	strh	r1, [r7, #4]
 800362c:	4618      	mov	r0, r3
 800362e:	4b1c      	ldr	r3, [pc, #112]	; (80036a0 <send_DHCP_DISCOVER+0x174>)
 8003630:	78d9      	ldrb	r1, [r3, #3]
 8003632:	1813      	adds	r3, r2, r0
 8003634:	460a      	mov	r2, r1
 8003636:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 800363a:	4b18      	ldr	r3, [pc, #96]	; (800369c <send_DHCP_DISCOVER+0x170>)
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	88bb      	ldrh	r3, [r7, #4]
 8003640:	1c59      	adds	r1, r3, #1
 8003642:	80b9      	strh	r1, [r7, #4]
 8003644:	4618      	mov	r0, r3
 8003646:	4b16      	ldr	r3, [pc, #88]	; (80036a0 <send_DHCP_DISCOVER+0x174>)
 8003648:	7919      	ldrb	r1, [r3, #4]
 800364a:	1813      	adds	r3, r2, r0
 800364c:	460a      	mov	r2, r1
 800364e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8003652:	4b12      	ldr	r3, [pc, #72]	; (800369c <send_DHCP_DISCOVER+0x170>)
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	88bb      	ldrh	r3, [r7, #4]
 8003658:	1c59      	adds	r1, r3, #1
 800365a:	80b9      	strh	r1, [r7, #4]
 800365c:	4618      	mov	r0, r3
 800365e:	4b10      	ldr	r3, [pc, #64]	; (80036a0 <send_DHCP_DISCOVER+0x174>)
 8003660:	7959      	ldrb	r1, [r3, #5]
 8003662:	1813      	adds	r3, r2, r0
 8003664:	460a      	mov	r2, r1
 8003666:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	
	// host name
	pDHCPMSG->OPT[k++] = hostName;
 800366a:	4b0c      	ldr	r3, [pc, #48]	; (800369c <send_DHCP_DISCOVER+0x170>)
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	88bb      	ldrh	r3, [r7, #4]
 8003670:	1c59      	adds	r1, r3, #1
 8003672:	80b9      	strh	r1, [r7, #4]
 8003674:	4413      	add	r3, r2
 8003676:	220c      	movs	r2, #12
 8003678:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0;          // fill zero length of hostname 
 800367c:	4b07      	ldr	r3, [pc, #28]	; (800369c <send_DHCP_DISCOVER+0x170>)
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	88bb      	ldrh	r3, [r7, #4]
 8003682:	1c59      	adds	r1, r3, #1
 8003684:	80b9      	strh	r1, [r7, #4]
 8003686:	4413      	add	r3, r2
 8003688:	2200      	movs	r2, #0
 800368a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 800368e:	2300      	movs	r3, #0
 8003690:	80fb      	strh	r3, [r7, #6]
 8003692:	e017      	b.n	80036c4 <send_DHCP_DISCOVER+0x198>
 8003694:	200010b8 	.word	0x200010b8
 8003698:	200010bc 	.word	0x200010bc
 800369c:	200010e0 	.word	0x200010e0
 80036a0:	200010e4 	.word	0x200010e4
   	pDHCPMSG->OPT[k++] = HOST_NAME[i];
 80036a4:	88f9      	ldrh	r1, [r7, #6]
 80036a6:	4b80      	ldr	r3, [pc, #512]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	88bb      	ldrh	r3, [r7, #4]
 80036ac:	1c58      	adds	r0, r3, #1
 80036ae:	80b8      	strh	r0, [r7, #4]
 80036b0:	4618      	mov	r0, r3
 80036b2:	4b7e      	ldr	r3, [pc, #504]	; (80038ac <send_DHCP_DISCOVER+0x380>)
 80036b4:	5c59      	ldrb	r1, [r3, r1]
 80036b6:	1813      	adds	r3, r2, r0
 80036b8:	460a      	mov	r2, r1
 80036ba:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 80036be:	88fb      	ldrh	r3, [r7, #6]
 80036c0:	3301      	adds	r3, #1
 80036c2:	80fb      	strh	r3, [r7, #6]
 80036c4:	88fb      	ldrh	r3, [r7, #6]
 80036c6:	4a79      	ldr	r2, [pc, #484]	; (80038ac <send_DHCP_DISCOVER+0x380>)
 80036c8:	5cd3      	ldrb	r3, [r2, r3]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1ea      	bne.n	80036a4 <send_DHCP_DISCOVER+0x178>
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4); 
 80036ce:	4b78      	ldr	r3, [pc, #480]	; (80038b0 <send_DHCP_DISCOVER+0x384>)
 80036d0:	78db      	ldrb	r3, [r3, #3]
 80036d2:	091b      	lsrs	r3, r3, #4
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	4b74      	ldr	r3, [pc, #464]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 80036d8:	681c      	ldr	r4, [r3, #0]
 80036da:	88bb      	ldrh	r3, [r7, #4]
 80036dc:	1c59      	adds	r1, r3, #1
 80036de:	80b9      	strh	r1, [r7, #4]
 80036e0:	461d      	mov	r5, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f001 f94c 	bl	8004980 <NibbleToHex>
 80036e8:	4603      	mov	r3, r0
 80036ea:	461a      	mov	r2, r3
 80036ec:	1963      	adds	r3, r4, r5
 80036ee:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 80036f2:	4b6f      	ldr	r3, [pc, #444]	; (80038b0 <send_DHCP_DISCOVER+0x384>)
 80036f4:	78da      	ldrb	r2, [r3, #3]
 80036f6:	4b6c      	ldr	r3, [pc, #432]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 80036f8:	681c      	ldr	r4, [r3, #0]
 80036fa:	88bb      	ldrh	r3, [r7, #4]
 80036fc:	1c59      	adds	r1, r3, #1
 80036fe:	80b9      	strh	r1, [r7, #4]
 8003700:	461d      	mov	r5, r3
 8003702:	4610      	mov	r0, r2
 8003704:	f001 f93c 	bl	8004980 <NibbleToHex>
 8003708:	4603      	mov	r3, r0
 800370a:	461a      	mov	r2, r3
 800370c:	1963      	adds	r3, r4, r5
 800370e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4); 
 8003712:	4b67      	ldr	r3, [pc, #412]	; (80038b0 <send_DHCP_DISCOVER+0x384>)
 8003714:	791b      	ldrb	r3, [r3, #4]
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	b2da      	uxtb	r2, r3
 800371a:	4b63      	ldr	r3, [pc, #396]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 800371c:	681c      	ldr	r4, [r3, #0]
 800371e:	88bb      	ldrh	r3, [r7, #4]
 8003720:	1c59      	adds	r1, r3, #1
 8003722:	80b9      	strh	r1, [r7, #4]
 8003724:	461d      	mov	r5, r3
 8003726:	4610      	mov	r0, r2
 8003728:	f001 f92a 	bl	8004980 <NibbleToHex>
 800372c:	4603      	mov	r3, r0
 800372e:	461a      	mov	r2, r3
 8003730:	1963      	adds	r3, r4, r5
 8003732:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 8003736:	4b5e      	ldr	r3, [pc, #376]	; (80038b0 <send_DHCP_DISCOVER+0x384>)
 8003738:	791a      	ldrb	r2, [r3, #4]
 800373a:	4b5b      	ldr	r3, [pc, #364]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 800373c:	681c      	ldr	r4, [r3, #0]
 800373e:	88bb      	ldrh	r3, [r7, #4]
 8003740:	1c59      	adds	r1, r3, #1
 8003742:	80b9      	strh	r1, [r7, #4]
 8003744:	461d      	mov	r5, r3
 8003746:	4610      	mov	r0, r2
 8003748:	f001 f91a 	bl	8004980 <NibbleToHex>
 800374c:	4603      	mov	r3, r0
 800374e:	461a      	mov	r2, r3
 8003750:	1963      	adds	r3, r4, r5
 8003752:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4); 
 8003756:	4b56      	ldr	r3, [pc, #344]	; (80038b0 <send_DHCP_DISCOVER+0x384>)
 8003758:	795b      	ldrb	r3, [r3, #5]
 800375a:	091b      	lsrs	r3, r3, #4
 800375c:	b2da      	uxtb	r2, r3
 800375e:	4b52      	ldr	r3, [pc, #328]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003760:	681c      	ldr	r4, [r3, #0]
 8003762:	88bb      	ldrh	r3, [r7, #4]
 8003764:	1c59      	adds	r1, r3, #1
 8003766:	80b9      	strh	r1, [r7, #4]
 8003768:	461d      	mov	r5, r3
 800376a:	4610      	mov	r0, r2
 800376c:	f001 f908 	bl	8004980 <NibbleToHex>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	1963      	adds	r3, r4, r5
 8003776:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 800377a:	4b4d      	ldr	r3, [pc, #308]	; (80038b0 <send_DHCP_DISCOVER+0x384>)
 800377c:	795a      	ldrb	r2, [r3, #5]
 800377e:	4b4a      	ldr	r3, [pc, #296]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003780:	681c      	ldr	r4, [r3, #0]
 8003782:	88bb      	ldrh	r3, [r7, #4]
 8003784:	1c59      	adds	r1, r3, #1
 8003786:	80b9      	strh	r1, [r7, #4]
 8003788:	461d      	mov	r5, r3
 800378a:	4610      	mov	r0, r2
 800378c:	f001 f8f8 	bl	8004980 <NibbleToHex>
 8003790:	4603      	mov	r3, r0
 8003792:	461a      	mov	r2, r3
 8003794:	1963      	adds	r3, r4, r5
 8003796:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k - (i+6+1)] = i+6; // length of hostname
 800379a:	88fb      	ldrh	r3, [r7, #6]
 800379c:	b2d9      	uxtb	r1, r3
 800379e:	4b42      	ldr	r3, [pc, #264]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	88b8      	ldrh	r0, [r7, #4]
 80037a4:	88fb      	ldrh	r3, [r7, #6]
 80037a6:	3307      	adds	r3, #7
 80037a8:	1ac3      	subs	r3, r0, r3
 80037aa:	3106      	adds	r1, #6
 80037ac:	b2c9      	uxtb	r1, r1
 80037ae:	4413      	add	r3, r2
 80037b0:	460a      	mov	r2, r1
 80037b2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpParamRequest;
 80037b6:	4b3c      	ldr	r3, [pc, #240]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	88bb      	ldrh	r3, [r7, #4]
 80037bc:	1c59      	adds	r1, r3, #1
 80037be:	80b9      	strh	r1, [r7, #4]
 80037c0:	4413      	add	r3, r2
 80037c2:	2237      	movs	r2, #55	; 0x37
 80037c4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x06;	// length of request
 80037c8:	4b37      	ldr	r3, [pc, #220]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	88bb      	ldrh	r3, [r7, #4]
 80037ce:	1c59      	adds	r1, r3, #1
 80037d0:	80b9      	strh	r1, [r7, #4]
 80037d2:	4413      	add	r3, r2
 80037d4:	2206      	movs	r2, #6
 80037d6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = subnetMask;
 80037da:	4b33      	ldr	r3, [pc, #204]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	88bb      	ldrh	r3, [r7, #4]
 80037e0:	1c59      	adds	r1, r3, #1
 80037e2:	80b9      	strh	r1, [r7, #4]
 80037e4:	4413      	add	r3, r2
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = routersOnSubnet;
 80037ec:	4b2e      	ldr	r3, [pc, #184]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	88bb      	ldrh	r3, [r7, #4]
 80037f2:	1c59      	adds	r1, r3, #1
 80037f4:	80b9      	strh	r1, [r7, #4]
 80037f6:	4413      	add	r3, r2
 80037f8:	2203      	movs	r2, #3
 80037fa:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dns;
 80037fe:	4b2a      	ldr	r3, [pc, #168]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	88bb      	ldrh	r3, [r7, #4]
 8003804:	1c59      	adds	r1, r3, #1
 8003806:	80b9      	strh	r1, [r7, #4]
 8003808:	4413      	add	r3, r2
 800380a:	2206      	movs	r2, #6
 800380c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = domainName;
 8003810:	4b25      	ldr	r3, [pc, #148]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	88bb      	ldrh	r3, [r7, #4]
 8003816:	1c59      	adds	r1, r3, #1
 8003818:	80b9      	strh	r1, [r7, #4]
 800381a:	4413      	add	r3, r2
 800381c:	220f      	movs	r2, #15
 800381e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpT1value;
 8003822:	4b21      	ldr	r3, [pc, #132]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	88bb      	ldrh	r3, [r7, #4]
 8003828:	1c59      	adds	r1, r3, #1
 800382a:	80b9      	strh	r1, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	223a      	movs	r2, #58	; 0x3a
 8003830:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpT2value;
 8003834:	4b1c      	ldr	r3, [pc, #112]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	88bb      	ldrh	r3, [r7, #4]
 800383a:	1c59      	adds	r1, r3, #1
 800383c:	80b9      	strh	r1, [r7, #4]
 800383e:	4413      	add	r3, r2
 8003840:	223b      	movs	r2, #59	; 0x3b
 8003842:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = endOption;
 8003846:	4b18      	ldr	r3, [pc, #96]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	88bb      	ldrh	r3, [r7, #4]
 800384c:	1c59      	adds	r1, r3, #1
 800384e:	80b9      	strh	r1, [r7, #4]
 8003850:	4413      	add	r3, r2
 8003852:	22ff      	movs	r2, #255	; 0xff
 8003854:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 8003858:	88bb      	ldrh	r3, [r7, #4]
 800385a:	80fb      	strh	r3, [r7, #6]
 800385c:	e009      	b.n	8003872 <send_DHCP_DISCOVER+0x346>
 800385e:	4b12      	ldr	r3, [pc, #72]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	88fb      	ldrh	r3, [r7, #6]
 8003864:	4413      	add	r3, r2
 8003866:	2200      	movs	r2, #0
 8003868:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 800386c:	88fb      	ldrh	r3, [r7, #6]
 800386e:	3301      	adds	r3, #1
 8003870:	80fb      	strh	r3, [r7, #6]
 8003872:	88fb      	ldrh	r3, [r7, #6]
 8003874:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8003878:	d3f1      	bcc.n	800385e <send_DHCP_DISCOVER+0x332>

	// send broadcasting packet
	ip[0] = 255;
 800387a:	23ff      	movs	r3, #255	; 0xff
 800387c:	703b      	strb	r3, [r7, #0]
	ip[1] = 255;
 800387e:	23ff      	movs	r3, #255	; 0xff
 8003880:	707b      	strb	r3, [r7, #1]
	ip[2] = 255;
 8003882:	23ff      	movs	r3, #255	; 0xff
 8003884:	70bb      	strb	r3, [r7, #2]
	ip[3] = 255;
 8003886:	23ff      	movs	r3, #255	; 0xff
 8003888:	70fb      	strb	r3, [r7, #3]

#ifdef _DHCP_DEBUG_
	printf("> Send DHCP_DISCOVER\r\n");
#endif

	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 800388a:	4b0a      	ldr	r3, [pc, #40]	; (80038b4 <send_DHCP_DISCOVER+0x388>)
 800388c:	7818      	ldrb	r0, [r3, #0]
 800388e:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <send_DHCP_DISCOVER+0x37c>)
 8003890:	6819      	ldr	r1, [r3, #0]
 8003892:	463b      	mov	r3, r7
 8003894:	2243      	movs	r2, #67	; 0x43
 8003896:	9200      	str	r2, [sp, #0]
 8003898:	f44f 7209 	mov.w	r2, #548	; 0x224
 800389c:	f7fe fe70 	bl	8002580 <sendto>
}
 80038a0:	bf00      	nop
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bdb0      	pop	{r4, r5, r7, pc}
 80038a8:	200010e0 	.word	0x200010e0
 80038ac:	2000006c 	.word	0x2000006c
 80038b0:	200010e4 	.word	0x200010e4
 80038b4:	200010b5 	.word	0x200010b5

080038b8 <send_DHCP_REQUEST>:

/* SEND DHCP REQUEST */
void send_DHCP_REQUEST(void)
{
 80038b8:	b5b0      	push	{r4, r5, r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af02      	add	r7, sp, #8
	int i;
	uint8_t ip[4];
	uint16_t k = 0;
 80038be:	2300      	movs	r3, #0
 80038c0:	817b      	strh	r3, [r7, #10]

   makeDHCPMSG();
 80038c2:	f7ff fd3f 	bl	8003344 <makeDHCPMSG>

   if(dhcp_state == STATE_DHCP_LEASED || dhcp_state == STATE_DHCP_REREQUEST)
 80038c6:	4b1b      	ldr	r3, [pc, #108]	; (8003934 <send_DHCP_REQUEST+0x7c>)
 80038c8:	f993 3000 	ldrsb.w	r3, [r3]
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	d004      	beq.n	80038da <send_DHCP_REQUEST+0x22>
 80038d0:	4b18      	ldr	r3, [pc, #96]	; (8003934 <send_DHCP_REQUEST+0x7c>)
 80038d2:	f993 3000 	ldrsb.w	r3, [r3]
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d134      	bne.n	8003944 <send_DHCP_REQUEST+0x8c>
   {
   	*((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00)>> 8);
 80038da:	4b17      	ldr	r3, [pc, #92]	; (8003938 <send_DHCP_REQUEST+0x80>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	330a      	adds	r3, #10
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]
   	*((uint8_t*)(&pDHCPMSG->flags)+1) = (DHCP_FLAGSUNICAST & 0x00FF);
 80038e4:	4b14      	ldr	r3, [pc, #80]	; (8003938 <send_DHCP_REQUEST+0x80>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	330a      	adds	r3, #10
 80038ea:	3301      	adds	r3, #1
 80038ec:	2200      	movs	r2, #0
 80038ee:	701a      	strb	r2, [r3, #0]
   	pDHCPMSG->ciaddr[0] = DHCP_allocated_ip[0];
 80038f0:	4b11      	ldr	r3, [pc, #68]	; (8003938 <send_DHCP_REQUEST+0x80>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a11      	ldr	r2, [pc, #68]	; (800393c <send_DHCP_REQUEST+0x84>)
 80038f6:	7812      	ldrb	r2, [r2, #0]
 80038f8:	731a      	strb	r2, [r3, #12]
   	pDHCPMSG->ciaddr[1] = DHCP_allocated_ip[1];
 80038fa:	4b0f      	ldr	r3, [pc, #60]	; (8003938 <send_DHCP_REQUEST+0x80>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a0f      	ldr	r2, [pc, #60]	; (800393c <send_DHCP_REQUEST+0x84>)
 8003900:	7852      	ldrb	r2, [r2, #1]
 8003902:	735a      	strb	r2, [r3, #13]
   	pDHCPMSG->ciaddr[2] = DHCP_allocated_ip[2];
 8003904:	4b0c      	ldr	r3, [pc, #48]	; (8003938 <send_DHCP_REQUEST+0x80>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a0c      	ldr	r2, [pc, #48]	; (800393c <send_DHCP_REQUEST+0x84>)
 800390a:	7892      	ldrb	r2, [r2, #2]
 800390c:	739a      	strb	r2, [r3, #14]
   	pDHCPMSG->ciaddr[3] = DHCP_allocated_ip[3];
 800390e:	4b0a      	ldr	r3, [pc, #40]	; (8003938 <send_DHCP_REQUEST+0x80>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a0a      	ldr	r2, [pc, #40]	; (800393c <send_DHCP_REQUEST+0x84>)
 8003914:	78d2      	ldrb	r2, [r2, #3]
 8003916:	73da      	strb	r2, [r3, #15]
   	ip[0] = DHCP_SIP[0];
 8003918:	4b09      	ldr	r3, [pc, #36]	; (8003940 <send_DHCP_REQUEST+0x88>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	713b      	strb	r3, [r7, #4]
   	ip[1] = DHCP_SIP[1];
 800391e:	4b08      	ldr	r3, [pc, #32]	; (8003940 <send_DHCP_REQUEST+0x88>)
 8003920:	785b      	ldrb	r3, [r3, #1]
 8003922:	717b      	strb	r3, [r7, #5]
   	ip[2] = DHCP_SIP[2];
 8003924:	4b06      	ldr	r3, [pc, #24]	; (8003940 <send_DHCP_REQUEST+0x88>)
 8003926:	789b      	ldrb	r3, [r3, #2]
 8003928:	71bb      	strb	r3, [r7, #6]
   	ip[3] = DHCP_SIP[3];   	   	   	
 800392a:	4b05      	ldr	r3, [pc, #20]	; (8003940 <send_DHCP_REQUEST+0x88>)
 800392c:	78db      	ldrb	r3, [r3, #3]
 800392e:	71fb      	strb	r3, [r7, #7]
 8003930:	e010      	b.n	8003954 <send_DHCP_REQUEST+0x9c>
 8003932:	bf00      	nop
 8003934:	200010d4 	.word	0x200010d4
 8003938:	200010e0 	.word	0x200010e0
 800393c:	200010c4 	.word	0x200010c4
 8003940:	200010b8 	.word	0x200010b8
   }
   else
   {
   	ip[0] = 255;
 8003944:	23ff      	movs	r3, #255	; 0xff
 8003946:	713b      	strb	r3, [r7, #4]
   	ip[1] = 255;
 8003948:	23ff      	movs	r3, #255	; 0xff
 800394a:	717b      	strb	r3, [r7, #5]
   	ip[2] = 255;
 800394c:	23ff      	movs	r3, #255	; 0xff
 800394e:	71bb      	strb	r3, [r7, #6]
   	ip[3] = 255;   	   	   	
 8003950:	23ff      	movs	r3, #255	; 0xff
 8003952:	71fb      	strb	r3, [r7, #7]
   }
   
   k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()
 8003954:	2304      	movs	r3, #4
 8003956:	817b      	strh	r3, [r7, #10]
	
	// Option Request Param.
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 8003958:	4b8d      	ldr	r3, [pc, #564]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	897b      	ldrh	r3, [r7, #10]
 800395e:	1c59      	adds	r1, r3, #1
 8003960:	8179      	strh	r1, [r7, #10]
 8003962:	4413      	add	r3, r2
 8003964:	2235      	movs	r2, #53	; 0x35
 8003966:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 800396a:	4b89      	ldr	r3, [pc, #548]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	897b      	ldrh	r3, [r7, #10]
 8003970:	1c59      	adds	r1, r3, #1
 8003972:	8179      	strh	r1, [r7, #10]
 8003974:	4413      	add	r3, r2
 8003976:	2201      	movs	r2, #1
 8003978:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_REQUEST;
 800397c:	4b84      	ldr	r3, [pc, #528]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	897b      	ldrh	r3, [r7, #10]
 8003982:	1c59      	adds	r1, r3, #1
 8003984:	8179      	strh	r1, [r7, #10]
 8003986:	4413      	add	r3, r2
 8003988:	2203      	movs	r2, #3
 800398a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 800398e:	4b80      	ldr	r3, [pc, #512]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	897b      	ldrh	r3, [r7, #10]
 8003994:	1c59      	adds	r1, r3, #1
 8003996:	8179      	strh	r1, [r7, #10]
 8003998:	4413      	add	r3, r2
 800399a:	223d      	movs	r2, #61	; 0x3d
 800399c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 80039a0:	4b7b      	ldr	r3, [pc, #492]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	897b      	ldrh	r3, [r7, #10]
 80039a6:	1c59      	adds	r1, r3, #1
 80039a8:	8179      	strh	r1, [r7, #10]
 80039aa:	4413      	add	r3, r2
 80039ac:	2207      	movs	r2, #7
 80039ae:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 80039b2:	4b77      	ldr	r3, [pc, #476]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	897b      	ldrh	r3, [r7, #10]
 80039b8:	1c59      	adds	r1, r3, #1
 80039ba:	8179      	strh	r1, [r7, #10]
 80039bc:	4413      	add	r3, r2
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 80039c4:	4b72      	ldr	r3, [pc, #456]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	897b      	ldrh	r3, [r7, #10]
 80039ca:	1c59      	adds	r1, r3, #1
 80039cc:	8179      	strh	r1, [r7, #10]
 80039ce:	4618      	mov	r0, r3
 80039d0:	4b70      	ldr	r3, [pc, #448]	; (8003b94 <send_DHCP_REQUEST+0x2dc>)
 80039d2:	7819      	ldrb	r1, [r3, #0]
 80039d4:	1813      	adds	r3, r2, r0
 80039d6:	460a      	mov	r2, r1
 80039d8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 80039dc:	4b6c      	ldr	r3, [pc, #432]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	897b      	ldrh	r3, [r7, #10]
 80039e2:	1c59      	adds	r1, r3, #1
 80039e4:	8179      	strh	r1, [r7, #10]
 80039e6:	4618      	mov	r0, r3
 80039e8:	4b6a      	ldr	r3, [pc, #424]	; (8003b94 <send_DHCP_REQUEST+0x2dc>)
 80039ea:	7859      	ldrb	r1, [r3, #1]
 80039ec:	1813      	adds	r3, r2, r0
 80039ee:	460a      	mov	r2, r1
 80039f0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 80039f4:	4b66      	ldr	r3, [pc, #408]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	897b      	ldrh	r3, [r7, #10]
 80039fa:	1c59      	adds	r1, r3, #1
 80039fc:	8179      	strh	r1, [r7, #10]
 80039fe:	4618      	mov	r0, r3
 8003a00:	4b64      	ldr	r3, [pc, #400]	; (8003b94 <send_DHCP_REQUEST+0x2dc>)
 8003a02:	7899      	ldrb	r1, [r3, #2]
 8003a04:	1813      	adds	r3, r2, r0
 8003a06:	460a      	mov	r2, r1
 8003a08:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8003a0c:	4b60      	ldr	r3, [pc, #384]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	897b      	ldrh	r3, [r7, #10]
 8003a12:	1c59      	adds	r1, r3, #1
 8003a14:	8179      	strh	r1, [r7, #10]
 8003a16:	4618      	mov	r0, r3
 8003a18:	4b5e      	ldr	r3, [pc, #376]	; (8003b94 <send_DHCP_REQUEST+0x2dc>)
 8003a1a:	78d9      	ldrb	r1, [r3, #3]
 8003a1c:	1813      	adds	r3, r2, r0
 8003a1e:	460a      	mov	r2, r1
 8003a20:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8003a24:	4b5a      	ldr	r3, [pc, #360]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	897b      	ldrh	r3, [r7, #10]
 8003a2a:	1c59      	adds	r1, r3, #1
 8003a2c:	8179      	strh	r1, [r7, #10]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	4b58      	ldr	r3, [pc, #352]	; (8003b94 <send_DHCP_REQUEST+0x2dc>)
 8003a32:	7919      	ldrb	r1, [r3, #4]
 8003a34:	1813      	adds	r3, r2, r0
 8003a36:	460a      	mov	r2, r1
 8003a38:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8003a3c:	4b54      	ldr	r3, [pc, #336]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	897b      	ldrh	r3, [r7, #10]
 8003a42:	1c59      	adds	r1, r3, #1
 8003a44:	8179      	strh	r1, [r7, #10]
 8003a46:	4618      	mov	r0, r3
 8003a48:	4b52      	ldr	r3, [pc, #328]	; (8003b94 <send_DHCP_REQUEST+0x2dc>)
 8003a4a:	7959      	ldrb	r1, [r3, #5]
 8003a4c:	1813      	adds	r3, r2, r0
 8003a4e:	460a      	mov	r2, r1
 8003a50:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

   if(ip[3] == 255)  // if(dchp_state == STATE_DHCP_LEASED || dchp_state == DHCP_REREQUEST_STATE)
 8003a54:	79fb      	ldrb	r3, [r7, #7]
 8003a56:	2bff      	cmp	r3, #255	; 0xff
 8003a58:	f040 8084 	bne.w	8003b64 <send_DHCP_REQUEST+0x2ac>
   {
		pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 8003a5c:	4b4c      	ldr	r3, [pc, #304]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	897b      	ldrh	r3, [r7, #10]
 8003a62:	1c59      	adds	r1, r3, #1
 8003a64:	8179      	strh	r1, [r7, #10]
 8003a66:	4413      	add	r3, r2
 8003a68:	2232      	movs	r2, #50	; 0x32
 8003a6a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = 0x04;
 8003a6e:	4b48      	ldr	r3, [pc, #288]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	897b      	ldrh	r3, [r7, #10]
 8003a74:	1c59      	adds	r1, r3, #1
 8003a76:	8179      	strh	r1, [r7, #10]
 8003a78:	4413      	add	r3, r2
 8003a7a:	2204      	movs	r2, #4
 8003a7c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 8003a80:	4b43      	ldr	r3, [pc, #268]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	897b      	ldrh	r3, [r7, #10]
 8003a86:	1c59      	adds	r1, r3, #1
 8003a88:	8179      	strh	r1, [r7, #10]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	4b42      	ldr	r3, [pc, #264]	; (8003b98 <send_DHCP_REQUEST+0x2e0>)
 8003a8e:	7819      	ldrb	r1, [r3, #0]
 8003a90:	1813      	adds	r3, r2, r0
 8003a92:	460a      	mov	r2, r1
 8003a94:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8003a98:	4b3d      	ldr	r3, [pc, #244]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	897b      	ldrh	r3, [r7, #10]
 8003a9e:	1c59      	adds	r1, r3, #1
 8003aa0:	8179      	strh	r1, [r7, #10]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	4b3c      	ldr	r3, [pc, #240]	; (8003b98 <send_DHCP_REQUEST+0x2e0>)
 8003aa6:	7859      	ldrb	r1, [r3, #1]
 8003aa8:	1813      	adds	r3, r2, r0
 8003aaa:	460a      	mov	r2, r1
 8003aac:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8003ab0:	4b37      	ldr	r3, [pc, #220]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	897b      	ldrh	r3, [r7, #10]
 8003ab6:	1c59      	adds	r1, r3, #1
 8003ab8:	8179      	strh	r1, [r7, #10]
 8003aba:	4618      	mov	r0, r3
 8003abc:	4b36      	ldr	r3, [pc, #216]	; (8003b98 <send_DHCP_REQUEST+0x2e0>)
 8003abe:	7899      	ldrb	r1, [r3, #2]
 8003ac0:	1813      	adds	r3, r2, r0
 8003ac2:	460a      	mov	r2, r1
 8003ac4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8003ac8:	4b31      	ldr	r3, [pc, #196]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	897b      	ldrh	r3, [r7, #10]
 8003ace:	1c59      	adds	r1, r3, #1
 8003ad0:	8179      	strh	r1, [r7, #10]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	4b30      	ldr	r3, [pc, #192]	; (8003b98 <send_DHCP_REQUEST+0x2e0>)
 8003ad6:	78d9      	ldrb	r1, [r3, #3]
 8003ad8:	1813      	adds	r3, r2, r0
 8003ada:	460a      	mov	r2, r1
 8003adc:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	
		pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8003ae0:	4b2b      	ldr	r3, [pc, #172]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	897b      	ldrh	r3, [r7, #10]
 8003ae6:	1c59      	adds	r1, r3, #1
 8003ae8:	8179      	strh	r1, [r7, #10]
 8003aea:	4413      	add	r3, r2
 8003aec:	2236      	movs	r2, #54	; 0x36
 8003aee:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = 0x04;
 8003af2:	4b27      	ldr	r3, [pc, #156]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	897b      	ldrh	r3, [r7, #10]
 8003af8:	1c59      	adds	r1, r3, #1
 8003afa:	8179      	strh	r1, [r7, #10]
 8003afc:	4413      	add	r3, r2
 8003afe:	2204      	movs	r2, #4
 8003b00:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 8003b04:	4b22      	ldr	r3, [pc, #136]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	897b      	ldrh	r3, [r7, #10]
 8003b0a:	1c59      	adds	r1, r3, #1
 8003b0c:	8179      	strh	r1, [r7, #10]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	4b22      	ldr	r3, [pc, #136]	; (8003b9c <send_DHCP_REQUEST+0x2e4>)
 8003b12:	7819      	ldrb	r1, [r3, #0]
 8003b14:	1813      	adds	r3, r2, r0
 8003b16:	460a      	mov	r2, r1
 8003b18:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 8003b1c:	4b1c      	ldr	r3, [pc, #112]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	897b      	ldrh	r3, [r7, #10]
 8003b22:	1c59      	adds	r1, r3, #1
 8003b24:	8179      	strh	r1, [r7, #10]
 8003b26:	4618      	mov	r0, r3
 8003b28:	4b1c      	ldr	r3, [pc, #112]	; (8003b9c <send_DHCP_REQUEST+0x2e4>)
 8003b2a:	7859      	ldrb	r1, [r3, #1]
 8003b2c:	1813      	adds	r3, r2, r0
 8003b2e:	460a      	mov	r2, r1
 8003b30:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 8003b34:	4b16      	ldr	r3, [pc, #88]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	897b      	ldrh	r3, [r7, #10]
 8003b3a:	1c59      	adds	r1, r3, #1
 8003b3c:	8179      	strh	r1, [r7, #10]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	4b16      	ldr	r3, [pc, #88]	; (8003b9c <send_DHCP_REQUEST+0x2e4>)
 8003b42:	7899      	ldrb	r1, [r3, #2]
 8003b44:	1813      	adds	r3, r2, r0
 8003b46:	460a      	mov	r2, r1
 8003b48:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8003b4c:	4b10      	ldr	r3, [pc, #64]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	897b      	ldrh	r3, [r7, #10]
 8003b52:	1c59      	adds	r1, r3, #1
 8003b54:	8179      	strh	r1, [r7, #10]
 8003b56:	4618      	mov	r0, r3
 8003b58:	4b10      	ldr	r3, [pc, #64]	; (8003b9c <send_DHCP_REQUEST+0x2e4>)
 8003b5a:	78d9      	ldrb	r1, [r3, #3]
 8003b5c:	1813      	adds	r3, r2, r0
 8003b5e:	460a      	mov	r2, r1
 8003b60:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	}

	// host name
	pDHCPMSG->OPT[k++] = hostName;
 8003b64:	4b0a      	ldr	r3, [pc, #40]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	897b      	ldrh	r3, [r7, #10]
 8003b6a:	1c59      	adds	r1, r3, #1
 8003b6c:	8179      	strh	r1, [r7, #10]
 8003b6e:	4413      	add	r3, r2
 8003b70:	220c      	movs	r2, #12
 8003b72:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0; // length of hostname
 8003b76:	4b06      	ldr	r3, [pc, #24]	; (8003b90 <send_DHCP_REQUEST+0x2d8>)
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	897b      	ldrh	r3, [r7, #10]
 8003b7c:	1c59      	adds	r1, r3, #1
 8003b7e:	8179      	strh	r1, [r7, #10]
 8003b80:	4413      	add	r3, r2
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 8003b88:	2300      	movs	r3, #0
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	e019      	b.n	8003bc2 <send_DHCP_REQUEST+0x30a>
 8003b8e:	bf00      	nop
 8003b90:	200010e0 	.word	0x200010e0
 8003b94:	200010e4 	.word	0x200010e4
 8003b98:	200010c4 	.word	0x200010c4
 8003b9c:	200010b8 	.word	0x200010b8
   	pDHCPMSG->OPT[k++] = HOST_NAME[i];
 8003ba0:	4b86      	ldr	r3, [pc, #536]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	897b      	ldrh	r3, [r7, #10]
 8003ba6:	1c59      	adds	r1, r3, #1
 8003ba8:	8179      	strh	r1, [r7, #10]
 8003baa:	4618      	mov	r0, r3
 8003bac:	4984      	ldr	r1, [pc, #528]	; (8003dc0 <send_DHCP_REQUEST+0x508>)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	440b      	add	r3, r1
 8003bb2:	7819      	ldrb	r1, [r3, #0]
 8003bb4:	1813      	adds	r3, r2, r0
 8003bb6:	460a      	mov	r2, r1
 8003bb8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	4a7f      	ldr	r2, [pc, #508]	; (8003dc0 <send_DHCP_REQUEST+0x508>)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1e8      	bne.n	8003ba0 <send_DHCP_REQUEST+0x2e8>
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4); 
 8003bce:	4b7d      	ldr	r3, [pc, #500]	; (8003dc4 <send_DHCP_REQUEST+0x50c>)
 8003bd0:	78db      	ldrb	r3, [r3, #3]
 8003bd2:	091b      	lsrs	r3, r3, #4
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	4b79      	ldr	r3, [pc, #484]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003bd8:	681c      	ldr	r4, [r3, #0]
 8003bda:	897b      	ldrh	r3, [r7, #10]
 8003bdc:	1c59      	adds	r1, r3, #1
 8003bde:	8179      	strh	r1, [r7, #10]
 8003be0:	461d      	mov	r5, r3
 8003be2:	4610      	mov	r0, r2
 8003be4:	f000 fecc 	bl	8004980 <NibbleToHex>
 8003be8:	4603      	mov	r3, r0
 8003bea:	461a      	mov	r2, r3
 8003bec:	1963      	adds	r3, r4, r5
 8003bee:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 8003bf2:	4b74      	ldr	r3, [pc, #464]	; (8003dc4 <send_DHCP_REQUEST+0x50c>)
 8003bf4:	78da      	ldrb	r2, [r3, #3]
 8003bf6:	4b71      	ldr	r3, [pc, #452]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003bf8:	681c      	ldr	r4, [r3, #0]
 8003bfa:	897b      	ldrh	r3, [r7, #10]
 8003bfc:	1c59      	adds	r1, r3, #1
 8003bfe:	8179      	strh	r1, [r7, #10]
 8003c00:	461d      	mov	r5, r3
 8003c02:	4610      	mov	r0, r2
 8003c04:	f000 febc 	bl	8004980 <NibbleToHex>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	1963      	adds	r3, r4, r5
 8003c0e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4); 
 8003c12:	4b6c      	ldr	r3, [pc, #432]	; (8003dc4 <send_DHCP_REQUEST+0x50c>)
 8003c14:	791b      	ldrb	r3, [r3, #4]
 8003c16:	091b      	lsrs	r3, r3, #4
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	4b68      	ldr	r3, [pc, #416]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003c1c:	681c      	ldr	r4, [r3, #0]
 8003c1e:	897b      	ldrh	r3, [r7, #10]
 8003c20:	1c59      	adds	r1, r3, #1
 8003c22:	8179      	strh	r1, [r7, #10]
 8003c24:	461d      	mov	r5, r3
 8003c26:	4610      	mov	r0, r2
 8003c28:	f000 feaa 	bl	8004980 <NibbleToHex>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	461a      	mov	r2, r3
 8003c30:	1963      	adds	r3, r4, r5
 8003c32:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 8003c36:	4b63      	ldr	r3, [pc, #396]	; (8003dc4 <send_DHCP_REQUEST+0x50c>)
 8003c38:	791a      	ldrb	r2, [r3, #4]
 8003c3a:	4b60      	ldr	r3, [pc, #384]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003c3c:	681c      	ldr	r4, [r3, #0]
 8003c3e:	897b      	ldrh	r3, [r7, #10]
 8003c40:	1c59      	adds	r1, r3, #1
 8003c42:	8179      	strh	r1, [r7, #10]
 8003c44:	461d      	mov	r5, r3
 8003c46:	4610      	mov	r0, r2
 8003c48:	f000 fe9a 	bl	8004980 <NibbleToHex>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	461a      	mov	r2, r3
 8003c50:	1963      	adds	r3, r4, r5
 8003c52:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4); 
 8003c56:	4b5b      	ldr	r3, [pc, #364]	; (8003dc4 <send_DHCP_REQUEST+0x50c>)
 8003c58:	795b      	ldrb	r3, [r3, #5]
 8003c5a:	091b      	lsrs	r3, r3, #4
 8003c5c:	b2da      	uxtb	r2, r3
 8003c5e:	4b57      	ldr	r3, [pc, #348]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003c60:	681c      	ldr	r4, [r3, #0]
 8003c62:	897b      	ldrh	r3, [r7, #10]
 8003c64:	1c59      	adds	r1, r3, #1
 8003c66:	8179      	strh	r1, [r7, #10]
 8003c68:	461d      	mov	r5, r3
 8003c6a:	4610      	mov	r0, r2
 8003c6c:	f000 fe88 	bl	8004980 <NibbleToHex>
 8003c70:	4603      	mov	r3, r0
 8003c72:	461a      	mov	r2, r3
 8003c74:	1963      	adds	r3, r4, r5
 8003c76:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 8003c7a:	4b52      	ldr	r3, [pc, #328]	; (8003dc4 <send_DHCP_REQUEST+0x50c>)
 8003c7c:	795a      	ldrb	r2, [r3, #5]
 8003c7e:	4b4f      	ldr	r3, [pc, #316]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003c80:	681c      	ldr	r4, [r3, #0]
 8003c82:	897b      	ldrh	r3, [r7, #10]
 8003c84:	1c59      	adds	r1, r3, #1
 8003c86:	8179      	strh	r1, [r7, #10]
 8003c88:	461d      	mov	r5, r3
 8003c8a:	4610      	mov	r0, r2
 8003c8c:	f000 fe78 	bl	8004980 <NibbleToHex>
 8003c90:	4603      	mov	r3, r0
 8003c92:	461a      	mov	r2, r3
 8003c94:	1963      	adds	r3, r4, r5
 8003c96:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k - (i+6+1)] = i+6; // length of hostname
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	b2d9      	uxtb	r1, r3
 8003c9e:	4b47      	ldr	r3, [pc, #284]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	8978      	ldrh	r0, [r7, #10]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	3307      	adds	r3, #7
 8003ca8:	1ac3      	subs	r3, r0, r3
 8003caa:	3106      	adds	r1, #6
 8003cac:	b2c9      	uxtb	r1, r1
 8003cae:	4413      	add	r3, r2
 8003cb0:	460a      	mov	r2, r1
 8003cb2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	
	pDHCPMSG->OPT[k++] = dhcpParamRequest;
 8003cb6:	4b41      	ldr	r3, [pc, #260]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	897b      	ldrh	r3, [r7, #10]
 8003cbc:	1c59      	adds	r1, r3, #1
 8003cbe:	8179      	strh	r1, [r7, #10]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	2237      	movs	r2, #55	; 0x37
 8003cc4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x08;
 8003cc8:	4b3c      	ldr	r3, [pc, #240]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	897b      	ldrh	r3, [r7, #10]
 8003cce:	1c59      	adds	r1, r3, #1
 8003cd0:	8179      	strh	r1, [r7, #10]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	2208      	movs	r2, #8
 8003cd6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = subnetMask;
 8003cda:	4b38      	ldr	r3, [pc, #224]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	897b      	ldrh	r3, [r7, #10]
 8003ce0:	1c59      	adds	r1, r3, #1
 8003ce2:	8179      	strh	r1, [r7, #10]
 8003ce4:	4413      	add	r3, r2
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = routersOnSubnet;
 8003cec:	4b33      	ldr	r3, [pc, #204]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	897b      	ldrh	r3, [r7, #10]
 8003cf2:	1c59      	adds	r1, r3, #1
 8003cf4:	8179      	strh	r1, [r7, #10]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	2203      	movs	r2, #3
 8003cfa:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dns;
 8003cfe:	4b2f      	ldr	r3, [pc, #188]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	897b      	ldrh	r3, [r7, #10]
 8003d04:	1c59      	adds	r1, r3, #1
 8003d06:	8179      	strh	r1, [r7, #10]
 8003d08:	4413      	add	r3, r2
 8003d0a:	2206      	movs	r2, #6
 8003d0c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = domainName;
 8003d10:	4b2a      	ldr	r3, [pc, #168]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	897b      	ldrh	r3, [r7, #10]
 8003d16:	1c59      	adds	r1, r3, #1
 8003d18:	8179      	strh	r1, [r7, #10]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	220f      	movs	r2, #15
 8003d1e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpT1value;
 8003d22:	4b26      	ldr	r3, [pc, #152]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	897b      	ldrh	r3, [r7, #10]
 8003d28:	1c59      	adds	r1, r3, #1
 8003d2a:	8179      	strh	r1, [r7, #10]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	223a      	movs	r2, #58	; 0x3a
 8003d30:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpT2value;
 8003d34:	4b21      	ldr	r3, [pc, #132]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	897b      	ldrh	r3, [r7, #10]
 8003d3a:	1c59      	adds	r1, r3, #1
 8003d3c:	8179      	strh	r1, [r7, #10]
 8003d3e:	4413      	add	r3, r2
 8003d40:	223b      	movs	r2, #59	; 0x3b
 8003d42:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = performRouterDiscovery;
 8003d46:	4b1d      	ldr	r3, [pc, #116]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	897b      	ldrh	r3, [r7, #10]
 8003d4c:	1c59      	adds	r1, r3, #1
 8003d4e:	8179      	strh	r1, [r7, #10]
 8003d50:	4413      	add	r3, r2
 8003d52:	221f      	movs	r2, #31
 8003d54:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = staticRoute;
 8003d58:	4b18      	ldr	r3, [pc, #96]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	897b      	ldrh	r3, [r7, #10]
 8003d5e:	1c59      	adds	r1, r3, #1
 8003d60:	8179      	strh	r1, [r7, #10]
 8003d62:	4413      	add	r3, r2
 8003d64:	2221      	movs	r2, #33	; 0x21
 8003d66:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = endOption;
 8003d6a:	4b14      	ldr	r3, [pc, #80]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	897b      	ldrh	r3, [r7, #10]
 8003d70:	1c59      	adds	r1, r3, #1
 8003d72:	8179      	strh	r1, [r7, #10]
 8003d74:	4413      	add	r3, r2
 8003d76:	22ff      	movs	r2, #255	; 0xff
 8003d78:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 8003d7c:	897b      	ldrh	r3, [r7, #10]
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	e009      	b.n	8003d96 <send_DHCP_REQUEST+0x4de>
 8003d82:	4b0e      	ldr	r3, [pc, #56]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4413      	add	r3, r2
 8003d8a:	33ec      	adds	r3, #236	; 0xec
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	701a      	strb	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	3301      	adds	r3, #1
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8003d9c:	dbf1      	blt.n	8003d82 <send_DHCP_REQUEST+0x4ca>

#ifdef _DHCP_DEBUG_
	printf("> Send DHCP_REQUEST\r\n");
#endif
	
	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8003d9e:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <send_DHCP_REQUEST+0x510>)
 8003da0:	7818      	ldrb	r0, [r3, #0]
 8003da2:	4b06      	ldr	r3, [pc, #24]	; (8003dbc <send_DHCP_REQUEST+0x504>)
 8003da4:	6819      	ldr	r1, [r3, #0]
 8003da6:	1d3b      	adds	r3, r7, #4
 8003da8:	2243      	movs	r2, #67	; 0x43
 8003daa:	9200      	str	r2, [sp, #0]
 8003dac:	f44f 7209 	mov.w	r2, #548	; 0x224
 8003db0:	f7fe fbe6 	bl	8002580 <sendto>

}
 8003db4:	bf00      	nop
 8003db6:	3710      	adds	r7, #16
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bdb0      	pop	{r4, r5, r7, pc}
 8003dbc:	200010e0 	.word	0x200010e0
 8003dc0:	2000006c 	.word	0x2000006c
 8003dc4:	200010e4 	.word	0x200010e4
 8003dc8:	200010b5 	.word	0x200010b5

08003dcc <send_DHCP_DECLINE>:

/* SEND DHCP DHCPDECLINE */
void send_DHCP_DECLINE(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af02      	add	r7, sp, #8
	int i;
	uint8_t ip[4];
	uint16_t k = 0;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	817b      	strh	r3, [r7, #10]
	
	makeDHCPMSG();
 8003dd6:	f7ff fab5 	bl	8003344 <makeDHCPMSG>

   k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()
 8003dda:	2304      	movs	r3, #4
 8003ddc:	817b      	strh	r3, [r7, #10]
   
	*((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00)>> 8);
 8003dde:	4b9f      	ldr	r3, [pc, #636]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	330a      	adds	r3, #10
 8003de4:	2200      	movs	r2, #0
 8003de6:	701a      	strb	r2, [r3, #0]
	*((uint8_t*)(&pDHCPMSG->flags)+1) = (DHCP_FLAGSUNICAST & 0x00FF);
 8003de8:	4b9c      	ldr	r3, [pc, #624]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	330a      	adds	r3, #10
 8003dee:	3301      	adds	r3, #1
 8003df0:	2200      	movs	r2, #0
 8003df2:	701a      	strb	r2, [r3, #0]

	// Option Request Param.
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 8003df4:	4b99      	ldr	r3, [pc, #612]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	897b      	ldrh	r3, [r7, #10]
 8003dfa:	1c59      	adds	r1, r3, #1
 8003dfc:	8179      	strh	r1, [r7, #10]
 8003dfe:	4413      	add	r3, r2
 8003e00:	2235      	movs	r2, #53	; 0x35
 8003e02:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8003e06:	4b95      	ldr	r3, [pc, #596]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	897b      	ldrh	r3, [r7, #10]
 8003e0c:	1c59      	adds	r1, r3, #1
 8003e0e:	8179      	strh	r1, [r7, #10]
 8003e10:	4413      	add	r3, r2
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_DECLINE;
 8003e18:	4b90      	ldr	r3, [pc, #576]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	897b      	ldrh	r3, [r7, #10]
 8003e1e:	1c59      	adds	r1, r3, #1
 8003e20:	8179      	strh	r1, [r7, #10]
 8003e22:	4413      	add	r3, r2
 8003e24:	2204      	movs	r2, #4
 8003e26:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 8003e2a:	4b8c      	ldr	r3, [pc, #560]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	897b      	ldrh	r3, [r7, #10]
 8003e30:	1c59      	adds	r1, r3, #1
 8003e32:	8179      	strh	r1, [r7, #10]
 8003e34:	4413      	add	r3, r2
 8003e36:	223d      	movs	r2, #61	; 0x3d
 8003e38:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 8003e3c:	4b87      	ldr	r3, [pc, #540]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	897b      	ldrh	r3, [r7, #10]
 8003e42:	1c59      	adds	r1, r3, #1
 8003e44:	8179      	strh	r1, [r7, #10]
 8003e46:	4413      	add	r3, r2
 8003e48:	2207      	movs	r2, #7
 8003e4a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8003e4e:	4b83      	ldr	r3, [pc, #524]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	897b      	ldrh	r3, [r7, #10]
 8003e54:	1c59      	adds	r1, r3, #1
 8003e56:	8179      	strh	r1, [r7, #10]
 8003e58:	4413      	add	r3, r2
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8003e60:	4b7e      	ldr	r3, [pc, #504]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	897b      	ldrh	r3, [r7, #10]
 8003e66:	1c59      	adds	r1, r3, #1
 8003e68:	8179      	strh	r1, [r7, #10]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	4b7c      	ldr	r3, [pc, #496]	; (8004060 <send_DHCP_DECLINE+0x294>)
 8003e6e:	7819      	ldrb	r1, [r3, #0]
 8003e70:	1813      	adds	r3, r2, r0
 8003e72:	460a      	mov	r2, r1
 8003e74:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8003e78:	4b78      	ldr	r3, [pc, #480]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	897b      	ldrh	r3, [r7, #10]
 8003e7e:	1c59      	adds	r1, r3, #1
 8003e80:	8179      	strh	r1, [r7, #10]
 8003e82:	4618      	mov	r0, r3
 8003e84:	4b76      	ldr	r3, [pc, #472]	; (8004060 <send_DHCP_DECLINE+0x294>)
 8003e86:	7859      	ldrb	r1, [r3, #1]
 8003e88:	1813      	adds	r3, r2, r0
 8003e8a:	460a      	mov	r2, r1
 8003e8c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8003e90:	4b72      	ldr	r3, [pc, #456]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	897b      	ldrh	r3, [r7, #10]
 8003e96:	1c59      	adds	r1, r3, #1
 8003e98:	8179      	strh	r1, [r7, #10]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	4b70      	ldr	r3, [pc, #448]	; (8004060 <send_DHCP_DECLINE+0x294>)
 8003e9e:	7899      	ldrb	r1, [r3, #2]
 8003ea0:	1813      	adds	r3, r2, r0
 8003ea2:	460a      	mov	r2, r1
 8003ea4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8003ea8:	4b6c      	ldr	r3, [pc, #432]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	897b      	ldrh	r3, [r7, #10]
 8003eae:	1c59      	adds	r1, r3, #1
 8003eb0:	8179      	strh	r1, [r7, #10]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	4b6a      	ldr	r3, [pc, #424]	; (8004060 <send_DHCP_DECLINE+0x294>)
 8003eb6:	78d9      	ldrb	r1, [r3, #3]
 8003eb8:	1813      	adds	r3, r2, r0
 8003eba:	460a      	mov	r2, r1
 8003ebc:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8003ec0:	4b66      	ldr	r3, [pc, #408]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	897b      	ldrh	r3, [r7, #10]
 8003ec6:	1c59      	adds	r1, r3, #1
 8003ec8:	8179      	strh	r1, [r7, #10]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	4b64      	ldr	r3, [pc, #400]	; (8004060 <send_DHCP_DECLINE+0x294>)
 8003ece:	7919      	ldrb	r1, [r3, #4]
 8003ed0:	1813      	adds	r3, r2, r0
 8003ed2:	460a      	mov	r2, r1
 8003ed4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8003ed8:	4b60      	ldr	r3, [pc, #384]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	897b      	ldrh	r3, [r7, #10]
 8003ede:	1c59      	adds	r1, r3, #1
 8003ee0:	8179      	strh	r1, [r7, #10]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	4b5e      	ldr	r3, [pc, #376]	; (8004060 <send_DHCP_DECLINE+0x294>)
 8003ee6:	7959      	ldrb	r1, [r3, #5]
 8003ee8:	1813      	adds	r3, r2, r0
 8003eea:	460a      	mov	r2, r1
 8003eec:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 8003ef0:	4b5a      	ldr	r3, [pc, #360]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	897b      	ldrh	r3, [r7, #10]
 8003ef6:	1c59      	adds	r1, r3, #1
 8003ef8:	8179      	strh	r1, [r7, #10]
 8003efa:	4413      	add	r3, r2
 8003efc:	2232      	movs	r2, #50	; 0x32
 8003efe:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x04;
 8003f02:	4b56      	ldr	r3, [pc, #344]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	897b      	ldrh	r3, [r7, #10]
 8003f08:	1c59      	adds	r1, r3, #1
 8003f0a:	8179      	strh	r1, [r7, #10]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	2204      	movs	r2, #4
 8003f10:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 8003f14:	4b51      	ldr	r3, [pc, #324]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	897b      	ldrh	r3, [r7, #10]
 8003f1a:	1c59      	adds	r1, r3, #1
 8003f1c:	8179      	strh	r1, [r7, #10]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	4b50      	ldr	r3, [pc, #320]	; (8004064 <send_DHCP_DECLINE+0x298>)
 8003f22:	7819      	ldrb	r1, [r3, #0]
 8003f24:	1813      	adds	r3, r2, r0
 8003f26:	460a      	mov	r2, r1
 8003f28:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8003f2c:	4b4b      	ldr	r3, [pc, #300]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	897b      	ldrh	r3, [r7, #10]
 8003f32:	1c59      	adds	r1, r3, #1
 8003f34:	8179      	strh	r1, [r7, #10]
 8003f36:	4618      	mov	r0, r3
 8003f38:	4b4a      	ldr	r3, [pc, #296]	; (8004064 <send_DHCP_DECLINE+0x298>)
 8003f3a:	7859      	ldrb	r1, [r3, #1]
 8003f3c:	1813      	adds	r3, r2, r0
 8003f3e:	460a      	mov	r2, r1
 8003f40:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8003f44:	4b45      	ldr	r3, [pc, #276]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	897b      	ldrh	r3, [r7, #10]
 8003f4a:	1c59      	adds	r1, r3, #1
 8003f4c:	8179      	strh	r1, [r7, #10]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	4b44      	ldr	r3, [pc, #272]	; (8004064 <send_DHCP_DECLINE+0x298>)
 8003f52:	7899      	ldrb	r1, [r3, #2]
 8003f54:	1813      	adds	r3, r2, r0
 8003f56:	460a      	mov	r2, r1
 8003f58:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8003f5c:	4b3f      	ldr	r3, [pc, #252]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	897b      	ldrh	r3, [r7, #10]
 8003f62:	1c59      	adds	r1, r3, #1
 8003f64:	8179      	strh	r1, [r7, #10]
 8003f66:	4618      	mov	r0, r3
 8003f68:	4b3e      	ldr	r3, [pc, #248]	; (8004064 <send_DHCP_DECLINE+0x298>)
 8003f6a:	78d9      	ldrb	r1, [r3, #3]
 8003f6c:	1813      	adds	r3, r2, r0
 8003f6e:	460a      	mov	r2, r1
 8003f70:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8003f74:	4b39      	ldr	r3, [pc, #228]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	897b      	ldrh	r3, [r7, #10]
 8003f7a:	1c59      	adds	r1, r3, #1
 8003f7c:	8179      	strh	r1, [r7, #10]
 8003f7e:	4413      	add	r3, r2
 8003f80:	2236      	movs	r2, #54	; 0x36
 8003f82:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x04;
 8003f86:	4b35      	ldr	r3, [pc, #212]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	897b      	ldrh	r3, [r7, #10]
 8003f8c:	1c59      	adds	r1, r3, #1
 8003f8e:	8179      	strh	r1, [r7, #10]
 8003f90:	4413      	add	r3, r2
 8003f92:	2204      	movs	r2, #4
 8003f94:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 8003f98:	4b30      	ldr	r3, [pc, #192]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	897b      	ldrh	r3, [r7, #10]
 8003f9e:	1c59      	adds	r1, r3, #1
 8003fa0:	8179      	strh	r1, [r7, #10]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	4b30      	ldr	r3, [pc, #192]	; (8004068 <send_DHCP_DECLINE+0x29c>)
 8003fa6:	7819      	ldrb	r1, [r3, #0]
 8003fa8:	1813      	adds	r3, r2, r0
 8003faa:	460a      	mov	r2, r1
 8003fac:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 8003fb0:	4b2a      	ldr	r3, [pc, #168]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	897b      	ldrh	r3, [r7, #10]
 8003fb6:	1c59      	adds	r1, r3, #1
 8003fb8:	8179      	strh	r1, [r7, #10]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	4b2a      	ldr	r3, [pc, #168]	; (8004068 <send_DHCP_DECLINE+0x29c>)
 8003fbe:	7859      	ldrb	r1, [r3, #1]
 8003fc0:	1813      	adds	r3, r2, r0
 8003fc2:	460a      	mov	r2, r1
 8003fc4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 8003fc8:	4b24      	ldr	r3, [pc, #144]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	897b      	ldrh	r3, [r7, #10]
 8003fce:	1c59      	adds	r1, r3, #1
 8003fd0:	8179      	strh	r1, [r7, #10]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	4b24      	ldr	r3, [pc, #144]	; (8004068 <send_DHCP_DECLINE+0x29c>)
 8003fd6:	7899      	ldrb	r1, [r3, #2]
 8003fd8:	1813      	adds	r3, r2, r0
 8003fda:	460a      	mov	r2, r1
 8003fdc:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8003fe0:	4b1e      	ldr	r3, [pc, #120]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	897b      	ldrh	r3, [r7, #10]
 8003fe6:	1c59      	adds	r1, r3, #1
 8003fe8:	8179      	strh	r1, [r7, #10]
 8003fea:	4618      	mov	r0, r3
 8003fec:	4b1e      	ldr	r3, [pc, #120]	; (8004068 <send_DHCP_DECLINE+0x29c>)
 8003fee:	78d9      	ldrb	r1, [r3, #3]
 8003ff0:	1813      	adds	r3, r2, r0
 8003ff2:	460a      	mov	r2, r1
 8003ff4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = endOption;
 8003ff8:	4b18      	ldr	r3, [pc, #96]	; (800405c <send_DHCP_DECLINE+0x290>)
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	897b      	ldrh	r3, [r7, #10]
 8003ffe:	1c59      	adds	r1, r3, #1
 8004000:	8179      	strh	r1, [r7, #10]
 8004002:	4413      	add	r3, r2
 8004004:	22ff      	movs	r2, #255	; 0xff
 8004006:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 800400a:	897b      	ldrh	r3, [r7, #10]
 800400c:	60fb      	str	r3, [r7, #12]
 800400e:	e009      	b.n	8004024 <send_DHCP_DECLINE+0x258>
 8004010:	4b12      	ldr	r3, [pc, #72]	; (800405c <send_DHCP_DECLINE+0x290>)
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	4413      	add	r3, r2
 8004018:	33ec      	adds	r3, #236	; 0xec
 800401a:	2200      	movs	r2, #0
 800401c:	701a      	strb	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	3301      	adds	r3, #1
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 800402a:	dbf1      	blt.n	8004010 <send_DHCP_DECLINE+0x244>

	//send broadcasting packet
	ip[0] = 0xFF;
 800402c:	23ff      	movs	r3, #255	; 0xff
 800402e:	713b      	strb	r3, [r7, #4]
	ip[1] = 0xFF;
 8004030:	23ff      	movs	r3, #255	; 0xff
 8004032:	717b      	strb	r3, [r7, #5]
	ip[2] = 0xFF;
 8004034:	23ff      	movs	r3, #255	; 0xff
 8004036:	71bb      	strb	r3, [r7, #6]
	ip[3] = 0xFF;
 8004038:	23ff      	movs	r3, #255	; 0xff
 800403a:	71fb      	strb	r3, [r7, #7]

#ifdef _DHCP_DEBUG_
	printf("\r\n> Send DHCP_DECLINE\r\n");
#endif

	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 800403c:	4b0b      	ldr	r3, [pc, #44]	; (800406c <send_DHCP_DECLINE+0x2a0>)
 800403e:	7818      	ldrb	r0, [r3, #0]
 8004040:	4b06      	ldr	r3, [pc, #24]	; (800405c <send_DHCP_DECLINE+0x290>)
 8004042:	6819      	ldr	r1, [r3, #0]
 8004044:	1d3b      	adds	r3, r7, #4
 8004046:	2243      	movs	r2, #67	; 0x43
 8004048:	9200      	str	r2, [sp, #0]
 800404a:	f44f 7209 	mov.w	r2, #548	; 0x224
 800404e:	f7fe fa97 	bl	8002580 <sendto>
}
 8004052:	bf00      	nop
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	200010e0 	.word	0x200010e0
 8004060:	200010e4 	.word	0x200010e4
 8004064:	200010c4 	.word	0x200010c4
 8004068:	200010b8 	.word	0x200010b8
 800406c:	200010b5 	.word	0x200010b5

08004070 <parseDHCPMSG>:

/* PARSE REPLY pDHCPMSG */
int8_t parseDHCPMSG(void)
{
 8004070:	b590      	push	{r4, r7, lr}
 8004072:	b089      	sub	sp, #36	; 0x24
 8004074:	af02      	add	r7, sp, #8
	uint16_t  svr_port;
	uint16_t len;

	uint8_t * p;
	uint8_t * e;
	uint8_t type = 0;
 8004076:	2300      	movs	r3, #0
 8004078:	74fb      	strb	r3, [r7, #19]
	uint8_t opt_len;
   
   if((len = getSn_RX_RSR(DHCP_SOCKET)) > 0)
 800407a:	4ba1      	ldr	r3, [pc, #644]	; (8004300 <parseDHCPMSG+0x290>)
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	4618      	mov	r0, r3
 8004080:	f7fd feb7 	bl	8001df2 <getSn_RX_RSR>
 8004084:	4603      	mov	r3, r0
 8004086:	823b      	strh	r3, [r7, #16]
 8004088:	8a3b      	ldrh	r3, [r7, #16]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d011      	beq.n	80040b2 <parseDHCPMSG+0x42>
   {
   	len = recvfrom(DHCP_SOCKET, (uint8_t *)pDHCPMSG, len, svr_addr, &svr_port);
 800408e:	4b9c      	ldr	r3, [pc, #624]	; (8004300 <parseDHCPMSG+0x290>)
 8004090:	7818      	ldrb	r0, [r3, #0]
 8004092:	4b9c      	ldr	r3, [pc, #624]	; (8004304 <parseDHCPMSG+0x294>)
 8004094:	6819      	ldr	r1, [r3, #0]
 8004096:	1d3c      	adds	r4, r7, #4
 8004098:	8a3a      	ldrh	r2, [r7, #16]
 800409a:	1cbb      	adds	r3, r7, #2
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	4623      	mov	r3, r4
 80040a0:	f7fe fbc4 	bl	800282c <recvfrom>
 80040a4:	4603      	mov	r3, r0
 80040a6:	823b      	strh	r3, [r7, #16]
   #ifdef _DHCP_DEBUG_   
      printf("DHCP message : %d.%d.%d.%d(%d) %d received. \r\n",svr_addr[0],svr_addr[1],svr_addr[2], svr_addr[3],svr_port, len);
   #endif   
   }
   else {return 0;}
   if (svr_port == DHCP_SERVER_PORT) {
 80040a8:	887b      	ldrh	r3, [r7, #2]
 80040aa:	2b43      	cmp	r3, #67	; 0x43
 80040ac:	f040 81ed 	bne.w	800448a <parseDHCPMSG+0x41a>
 80040b0:	e001      	b.n	80040b6 <parseDHCPMSG+0x46>
   else {return 0;}
 80040b2:	2300      	movs	r3, #0
 80040b4:	e1eb      	b.n	800448e <parseDHCPMSG+0x41e>
      // compare mac address
		if ( (pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 80040b6:	4b93      	ldr	r3, [pc, #588]	; (8004304 <parseDHCPMSG+0x294>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	7f1a      	ldrb	r2, [r3, #28]
 80040bc:	4b92      	ldr	r3, [pc, #584]	; (8004308 <parseDHCPMSG+0x298>)
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d124      	bne.n	800410e <parseDHCPMSG+0x9e>
 80040c4:	4b8f      	ldr	r3, [pc, #572]	; (8004304 <parseDHCPMSG+0x294>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	7f5a      	ldrb	r2, [r3, #29]
 80040ca:	4b8f      	ldr	r3, [pc, #572]	; (8004308 <parseDHCPMSG+0x298>)
 80040cc:	785b      	ldrb	r3, [r3, #1]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d11d      	bne.n	800410e <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 80040d2:	4b8c      	ldr	r3, [pc, #560]	; (8004304 <parseDHCPMSG+0x294>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	7f9a      	ldrb	r2, [r3, #30]
 80040d8:	4b8b      	ldr	r3, [pc, #556]	; (8004308 <parseDHCPMSG+0x298>)
 80040da:	789b      	ldrb	r3, [r3, #2]
		if ( (pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 80040dc:	429a      	cmp	r2, r3
 80040de:	d116      	bne.n	800410e <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 80040e0:	4b88      	ldr	r3, [pc, #544]	; (8004304 <parseDHCPMSG+0x294>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	7fda      	ldrb	r2, [r3, #31]
 80040e6:	4b88      	ldr	r3, [pc, #544]	; (8004308 <parseDHCPMSG+0x298>)
 80040e8:	78db      	ldrb	r3, [r3, #3]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d10f      	bne.n	800410e <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])   )
 80040ee:	4b85      	ldr	r3, [pc, #532]	; (8004304 <parseDHCPMSG+0x294>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f893 2020 	ldrb.w	r2, [r3, #32]
 80040f6:	4b84      	ldr	r3, [pc, #528]	; (8004308 <parseDHCPMSG+0x298>)
 80040f8:	791b      	ldrb	r3, [r3, #4]
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d107      	bne.n	800410e <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])   )
 80040fe:	4b81      	ldr	r3, [pc, #516]	; (8004304 <parseDHCPMSG+0x294>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8004106:	4b80      	ldr	r3, [pc, #512]	; (8004308 <parseDHCPMSG+0x298>)
 8004108:	795b      	ldrb	r3, [r3, #5]
 800410a:	429a      	cmp	r2, r3
 800410c:	d001      	beq.n	8004112 <parseDHCPMSG+0xa2>
		{
#ifdef _DHCP_DEBUG_
            printf("No My DHCP Message. This message is ignored.\r\n");
#endif
         return 0;
 800410e:	2300      	movs	r3, #0
 8004110:	e1bd      	b.n	800448e <parseDHCPMSG+0x41e>
		}
        //compare DHCP server ip address
        if((DHCP_SIP[0]!=0) || (DHCP_SIP[1]!=0) || (DHCP_SIP[2]!=0) || (DHCP_SIP[3]!=0)){
 8004112:	4b7e      	ldr	r3, [pc, #504]	; (800430c <parseDHCPMSG+0x29c>)
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10b      	bne.n	8004132 <parseDHCPMSG+0xc2>
 800411a:	4b7c      	ldr	r3, [pc, #496]	; (800430c <parseDHCPMSG+0x29c>)
 800411c:	785b      	ldrb	r3, [r3, #1]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d107      	bne.n	8004132 <parseDHCPMSG+0xc2>
 8004122:	4b7a      	ldr	r3, [pc, #488]	; (800430c <parseDHCPMSG+0x29c>)
 8004124:	789b      	ldrb	r3, [r3, #2]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d103      	bne.n	8004132 <parseDHCPMSG+0xc2>
 800412a:	4b78      	ldr	r3, [pc, #480]	; (800430c <parseDHCPMSG+0x29c>)
 800412c:	78db      	ldrb	r3, [r3, #3]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d029      	beq.n	8004186 <parseDHCPMSG+0x116>
            if( ((svr_addr[0]!=DHCP_SIP[0])|| (svr_addr[1]!=DHCP_SIP[1])|| (svr_addr[2]!=DHCP_SIP[2])|| (svr_addr[3]!=DHCP_SIP[3])) &&
 8004132:	793a      	ldrb	r2, [r7, #4]
 8004134:	4b75      	ldr	r3, [pc, #468]	; (800430c <parseDHCPMSG+0x29c>)
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	429a      	cmp	r2, r3
 800413a:	d10e      	bne.n	800415a <parseDHCPMSG+0xea>
 800413c:	797a      	ldrb	r2, [r7, #5]
 800413e:	4b73      	ldr	r3, [pc, #460]	; (800430c <parseDHCPMSG+0x29c>)
 8004140:	785b      	ldrb	r3, [r3, #1]
 8004142:	429a      	cmp	r2, r3
 8004144:	d109      	bne.n	800415a <parseDHCPMSG+0xea>
 8004146:	79ba      	ldrb	r2, [r7, #6]
 8004148:	4b70      	ldr	r3, [pc, #448]	; (800430c <parseDHCPMSG+0x29c>)
 800414a:	789b      	ldrb	r3, [r3, #2]
 800414c:	429a      	cmp	r2, r3
 800414e:	d104      	bne.n	800415a <parseDHCPMSG+0xea>
 8004150:	79fa      	ldrb	r2, [r7, #7]
 8004152:	4b6e      	ldr	r3, [pc, #440]	; (800430c <parseDHCPMSG+0x29c>)
 8004154:	78db      	ldrb	r3, [r3, #3]
 8004156:	429a      	cmp	r2, r3
 8004158:	d015      	beq.n	8004186 <parseDHCPMSG+0x116>
                ((svr_addr[0]!=DHCP_REAL_SIP[0])|| (svr_addr[1]!=DHCP_REAL_SIP[1])|| (svr_addr[2]!=DHCP_REAL_SIP[2])|| (svr_addr[3]!=DHCP_REAL_SIP[3]))  )
 800415a:	793a      	ldrb	r2, [r7, #4]
 800415c:	4b6c      	ldr	r3, [pc, #432]	; (8004310 <parseDHCPMSG+0x2a0>)
 800415e:	781b      	ldrb	r3, [r3, #0]
            if( ((svr_addr[0]!=DHCP_SIP[0])|| (svr_addr[1]!=DHCP_SIP[1])|| (svr_addr[2]!=DHCP_SIP[2])|| (svr_addr[3]!=DHCP_SIP[3])) &&
 8004160:	429a      	cmp	r2, r3
 8004162:	d10e      	bne.n	8004182 <parseDHCPMSG+0x112>
                ((svr_addr[0]!=DHCP_REAL_SIP[0])|| (svr_addr[1]!=DHCP_REAL_SIP[1])|| (svr_addr[2]!=DHCP_REAL_SIP[2])|| (svr_addr[3]!=DHCP_REAL_SIP[3]))  )
 8004164:	797a      	ldrb	r2, [r7, #5]
 8004166:	4b6a      	ldr	r3, [pc, #424]	; (8004310 <parseDHCPMSG+0x2a0>)
 8004168:	785b      	ldrb	r3, [r3, #1]
 800416a:	429a      	cmp	r2, r3
 800416c:	d109      	bne.n	8004182 <parseDHCPMSG+0x112>
 800416e:	79ba      	ldrb	r2, [r7, #6]
 8004170:	4b67      	ldr	r3, [pc, #412]	; (8004310 <parseDHCPMSG+0x2a0>)
 8004172:	789b      	ldrb	r3, [r3, #2]
 8004174:	429a      	cmp	r2, r3
 8004176:	d104      	bne.n	8004182 <parseDHCPMSG+0x112>
 8004178:	79fa      	ldrb	r2, [r7, #7]
 800417a:	4b65      	ldr	r3, [pc, #404]	; (8004310 <parseDHCPMSG+0x2a0>)
 800417c:	78db      	ldrb	r3, [r3, #3]
 800417e:	429a      	cmp	r2, r3
 8004180:	d001      	beq.n	8004186 <parseDHCPMSG+0x116>
            {
#ifdef _DHCP_DEBUG_
                printf("Another DHCP sever send a response message. This is ignored.\r\n");
#endif
                return 0;
 8004182:	2300      	movs	r3, #0
 8004184:	e183      	b.n	800448e <parseDHCPMSG+0x41e>
            }
        }
		p = (uint8_t *)(&pDHCPMSG->op);
 8004186:	4b5f      	ldr	r3, [pc, #380]	; (8004304 <parseDHCPMSG+0x294>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	617b      	str	r3, [r7, #20]
		p = p + 240;      // 240 = sizeof(RIP_MSG) + MAGIC_COOKIE size in RIP_MSG.opt - sizeof(RIP_MSG.opt)
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	33f0      	adds	r3, #240	; 0xf0
 8004190:	617b      	str	r3, [r7, #20]
		e = p + (len - 240);
 8004192:	8a3b      	ldrh	r3, [r7, #16]
 8004194:	3bf0      	subs	r3, #240	; 0xf0
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	4413      	add	r3, r2
 800419a:	60fb      	str	r3, [r7, #12]

		while ( p < e ) {
 800419c:	e170      	b.n	8004480 <parseDHCPMSG+0x410>

			switch ( *p ) {
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b36      	cmp	r3, #54	; 0x36
 80041a4:	dc76      	bgt.n	8004294 <parseDHCPMSG+0x224>
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f2c0 815d 	blt.w	8004466 <parseDHCPMSG+0x3f6>
 80041ac:	2b36      	cmp	r3, #54	; 0x36
 80041ae:	f200 815a 	bhi.w	8004466 <parseDHCPMSG+0x3f6>
 80041b2:	a201      	add	r2, pc, #4	; (adr r2, 80041b8 <parseDHCPMSG+0x148>)
 80041b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b8:	080042a1 	.word	0x080042a1
 80041bc:	080042c1 	.word	0x080042c1
 80041c0:	08004467 	.word	0x08004467
 80041c4:	08004319 	.word	0x08004319
 80041c8:	08004467 	.word	0x08004467
 80041cc:	08004467 	.word	0x08004467
 80041d0:	08004365 	.word	0x08004365
 80041d4:	08004467 	.word	0x08004467
 80041d8:	08004467 	.word	0x08004467
 80041dc:	08004467 	.word	0x08004467
 80041e0:	08004467 	.word	0x08004467
 80041e4:	08004467 	.word	0x08004467
 80041e8:	08004467 	.word	0x08004467
 80041ec:	08004467 	.word	0x08004467
 80041f0:	08004467 	.word	0x08004467
 80041f4:	08004467 	.word	0x08004467
 80041f8:	08004467 	.word	0x08004467
 80041fc:	08004467 	.word	0x08004467
 8004200:	08004467 	.word	0x08004467
 8004204:	08004467 	.word	0x08004467
 8004208:	08004467 	.word	0x08004467
 800420c:	08004467 	.word	0x08004467
 8004210:	08004467 	.word	0x08004467
 8004214:	08004467 	.word	0x08004467
 8004218:	08004467 	.word	0x08004467
 800421c:	08004467 	.word	0x08004467
 8004220:	08004467 	.word	0x08004467
 8004224:	08004467 	.word	0x08004467
 8004228:	08004467 	.word	0x08004467
 800422c:	08004467 	.word	0x08004467
 8004230:	08004467 	.word	0x08004467
 8004234:	08004467 	.word	0x08004467
 8004238:	08004467 	.word	0x08004467
 800423c:	08004467 	.word	0x08004467
 8004240:	08004467 	.word	0x08004467
 8004244:	08004467 	.word	0x08004467
 8004248:	08004467 	.word	0x08004467
 800424c:	08004467 	.word	0x08004467
 8004250:	08004467 	.word	0x08004467
 8004254:	08004467 	.word	0x08004467
 8004258:	08004467 	.word	0x08004467
 800425c:	08004467 	.word	0x08004467
 8004260:	08004467 	.word	0x08004467
 8004264:	08004467 	.word	0x08004467
 8004268:	08004467 	.word	0x08004467
 800426c:	08004467 	.word	0x08004467
 8004270:	08004467 	.word	0x08004467
 8004274:	08004467 	.word	0x08004467
 8004278:	08004467 	.word	0x08004467
 800427c:	08004467 	.word	0x08004467
 8004280:	08004467 	.word	0x08004467
 8004284:	080043b1 	.word	0x080043b1
 8004288:	08004467 	.word	0x08004467
 800428c:	080042a9 	.word	0x080042a9
 8004290:	0800440d 	.word	0x0800440d
 8004294:	2bff      	cmp	r3, #255	; 0xff
 8004296:	f040 80e6 	bne.w	8004466 <parseDHCPMSG+0x3f6>

   			case endOption :
   			   p = e;   // for break while(p < e)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	617b      	str	r3, [r7, #20]
   				break;
 800429e:	e0ef      	b.n	8004480 <parseDHCPMSG+0x410>
            case padOption :
   				p++;
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	3301      	adds	r3, #1
 80042a4:	617b      	str	r3, [r7, #20]
   				break;
 80042a6:	e0eb      	b.n	8004480 <parseDHCPMSG+0x410>
   			case dhcpMessageType :
   				p++;
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	3301      	adds	r3, #1
 80042ac:	617b      	str	r3, [r7, #20]
   				p++;
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	3301      	adds	r3, #1
 80042b2:	617b      	str	r3, [r7, #20]
   				type = *p++;
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	1c5a      	adds	r2, r3, #1
 80042b8:	617a      	str	r2, [r7, #20]
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	74fb      	strb	r3, [r7, #19]
   				break;
 80042be:	e0df      	b.n	8004480 <parseDHCPMSG+0x410>
   			case subnetMask :
   				p++;
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	3301      	adds	r3, #1
 80042c4:	617b      	str	r3, [r7, #20]
   				p++;
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	3301      	adds	r3, #1
 80042ca:	617b      	str	r3, [r7, #20]
   				DHCP_allocated_sn[0] = *p++;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	1c5a      	adds	r2, r3, #1
 80042d0:	617a      	str	r2, [r7, #20]
 80042d2:	781a      	ldrb	r2, [r3, #0]
 80042d4:	4b0f      	ldr	r3, [pc, #60]	; (8004314 <parseDHCPMSG+0x2a4>)
 80042d6:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_sn[1] = *p++;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	617a      	str	r2, [r7, #20]
 80042de:	781a      	ldrb	r2, [r3, #0]
 80042e0:	4b0c      	ldr	r3, [pc, #48]	; (8004314 <parseDHCPMSG+0x2a4>)
 80042e2:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_sn[2] = *p++;
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	1c5a      	adds	r2, r3, #1
 80042e8:	617a      	str	r2, [r7, #20]
 80042ea:	781a      	ldrb	r2, [r3, #0]
 80042ec:	4b09      	ldr	r3, [pc, #36]	; (8004314 <parseDHCPMSG+0x2a4>)
 80042ee:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_sn[3] = *p++;
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	617a      	str	r2, [r7, #20]
 80042f6:	781a      	ldrb	r2, [r3, #0]
 80042f8:	4b06      	ldr	r3, [pc, #24]	; (8004314 <parseDHCPMSG+0x2a4>)
 80042fa:	70da      	strb	r2, [r3, #3]
   				break;
 80042fc:	e0c0      	b.n	8004480 <parseDHCPMSG+0x410>
 80042fe:	bf00      	nop
 8004300:	200010b5 	.word	0x200010b5
 8004304:	200010e0 	.word	0x200010e0
 8004308:	200010e4 	.word	0x200010e4
 800430c:	200010b8 	.word	0x200010b8
 8004310:	200010bc 	.word	0x200010bc
 8004314:	200010cc 	.word	0x200010cc
   			case routersOnSubnet :
   				p++;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	3301      	adds	r3, #1
 800431c:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;       
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	1c5a      	adds	r2, r3, #1
 8004322:	617a      	str	r2, [r7, #20]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	72fb      	strb	r3, [r7, #11]
   				DHCP_allocated_gw[0] = *p++;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	617a      	str	r2, [r7, #20]
 800432e:	781a      	ldrb	r2, [r3, #0]
 8004330:	4b59      	ldr	r3, [pc, #356]	; (8004498 <parseDHCPMSG+0x428>)
 8004332:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_gw[1] = *p++;
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	1c5a      	adds	r2, r3, #1
 8004338:	617a      	str	r2, [r7, #20]
 800433a:	781a      	ldrb	r2, [r3, #0]
 800433c:	4b56      	ldr	r3, [pc, #344]	; (8004498 <parseDHCPMSG+0x428>)
 800433e:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_gw[2] = *p++;
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	1c5a      	adds	r2, r3, #1
 8004344:	617a      	str	r2, [r7, #20]
 8004346:	781a      	ldrb	r2, [r3, #0]
 8004348:	4b53      	ldr	r3, [pc, #332]	; (8004498 <parseDHCPMSG+0x428>)
 800434a:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_gw[3] = *p++;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	1c5a      	adds	r2, r3, #1
 8004350:	617a      	str	r2, [r7, #20]
 8004352:	781a      	ldrb	r2, [r3, #0]
 8004354:	4b50      	ldr	r3, [pc, #320]	; (8004498 <parseDHCPMSG+0x428>)
 8004356:	70da      	strb	r2, [r3, #3]
   				p = p + (opt_len - 4);
 8004358:	7afb      	ldrb	r3, [r7, #11]
 800435a:	3b04      	subs	r3, #4
 800435c:	697a      	ldr	r2, [r7, #20]
 800435e:	4413      	add	r3, r2
 8004360:	617b      	str	r3, [r7, #20]
   				break;
 8004362:	e08d      	b.n	8004480 <parseDHCPMSG+0x410>
   			case dns :
   				p++;                  
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	3301      	adds	r3, #1
 8004368:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;       
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	1c5a      	adds	r2, r3, #1
 800436e:	617a      	str	r2, [r7, #20]
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	72fb      	strb	r3, [r7, #11]
   				DHCP_allocated_dns[0] = *p++;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	1c5a      	adds	r2, r3, #1
 8004378:	617a      	str	r2, [r7, #20]
 800437a:	781a      	ldrb	r2, [r3, #0]
 800437c:	4b47      	ldr	r3, [pc, #284]	; (800449c <parseDHCPMSG+0x42c>)
 800437e:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_dns[1] = *p++;
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	1c5a      	adds	r2, r3, #1
 8004384:	617a      	str	r2, [r7, #20]
 8004386:	781a      	ldrb	r2, [r3, #0]
 8004388:	4b44      	ldr	r3, [pc, #272]	; (800449c <parseDHCPMSG+0x42c>)
 800438a:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_dns[2] = *p++;
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	617a      	str	r2, [r7, #20]
 8004392:	781a      	ldrb	r2, [r3, #0]
 8004394:	4b41      	ldr	r3, [pc, #260]	; (800449c <parseDHCPMSG+0x42c>)
 8004396:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_dns[3] = *p++;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	1c5a      	adds	r2, r3, #1
 800439c:	617a      	str	r2, [r7, #20]
 800439e:	781a      	ldrb	r2, [r3, #0]
 80043a0:	4b3e      	ldr	r3, [pc, #248]	; (800449c <parseDHCPMSG+0x42c>)
 80043a2:	70da      	strb	r2, [r3, #3]
   				p = p + (opt_len - 4);
 80043a4:	7afb      	ldrb	r3, [r7, #11]
 80043a6:	3b04      	subs	r3, #4
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	4413      	add	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]
   				break;
 80043ae:	e067      	b.n	8004480 <parseDHCPMSG+0x410>
   			case dhcpIPaddrLeaseTime :
   				p++;
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	3301      	adds	r3, #1
 80043b4:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	1c5a      	adds	r2, r3, #1
 80043ba:	617a      	str	r2, [r7, #20]
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	72fb      	strb	r3, [r7, #11]
   				dhcp_lease_time  = *p++;
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	1c5a      	adds	r2, r3, #1
 80043c4:	617a      	str	r2, [r7, #20]
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	461a      	mov	r2, r3
 80043ca:	4b35      	ldr	r3, [pc, #212]	; (80044a0 <parseDHCPMSG+0x430>)
 80043cc:	601a      	str	r2, [r3, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 80043ce:	4b34      	ldr	r3, [pc, #208]	; (80044a0 <parseDHCPMSG+0x430>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	021a      	lsls	r2, r3, #8
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	1c59      	adds	r1, r3, #1
 80043d8:	6179      	str	r1, [r7, #20]
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	4413      	add	r3, r2
 80043de:	4a30      	ldr	r2, [pc, #192]	; (80044a0 <parseDHCPMSG+0x430>)
 80043e0:	6013      	str	r3, [r2, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 80043e2:	4b2f      	ldr	r3, [pc, #188]	; (80044a0 <parseDHCPMSG+0x430>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	021a      	lsls	r2, r3, #8
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	1c59      	adds	r1, r3, #1
 80043ec:	6179      	str	r1, [r7, #20]
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	4413      	add	r3, r2
 80043f2:	4a2b      	ldr	r2, [pc, #172]	; (80044a0 <parseDHCPMSG+0x430>)
 80043f4:	6013      	str	r3, [r2, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 80043f6:	4b2a      	ldr	r3, [pc, #168]	; (80044a0 <parseDHCPMSG+0x430>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	021a      	lsls	r2, r3, #8
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	1c59      	adds	r1, r3, #1
 8004400:	6179      	str	r1, [r7, #20]
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	4413      	add	r3, r2
 8004406:	4a26      	ldr	r2, [pc, #152]	; (80044a0 <parseDHCPMSG+0x430>)
 8004408:	6013      	str	r3, [r2, #0]
            #ifdef _DHCP_DEBUG_  
               dhcp_lease_time = 10;
 				#endif
   				break;
 800440a:	e039      	b.n	8004480 <parseDHCPMSG+0x410>
   			case dhcpServerIdentifier :
   				p++;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	3301      	adds	r3, #1
 8004410:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	1c5a      	adds	r2, r3, #1
 8004416:	617a      	str	r2, [r7, #20]
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	72fb      	strb	r3, [r7, #11]
   				DHCP_SIP[0] = *p++;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	1c5a      	adds	r2, r3, #1
 8004420:	617a      	str	r2, [r7, #20]
 8004422:	781a      	ldrb	r2, [r3, #0]
 8004424:	4b1f      	ldr	r3, [pc, #124]	; (80044a4 <parseDHCPMSG+0x434>)
 8004426:	701a      	strb	r2, [r3, #0]
   				DHCP_SIP[1] = *p++;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	617a      	str	r2, [r7, #20]
 800442e:	781a      	ldrb	r2, [r3, #0]
 8004430:	4b1c      	ldr	r3, [pc, #112]	; (80044a4 <parseDHCPMSG+0x434>)
 8004432:	705a      	strb	r2, [r3, #1]
   				DHCP_SIP[2] = *p++;
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	1c5a      	adds	r2, r3, #1
 8004438:	617a      	str	r2, [r7, #20]
 800443a:	781a      	ldrb	r2, [r3, #0]
 800443c:	4b19      	ldr	r3, [pc, #100]	; (80044a4 <parseDHCPMSG+0x434>)
 800443e:	709a      	strb	r2, [r3, #2]
   				DHCP_SIP[3] = *p++;
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	1c5a      	adds	r2, r3, #1
 8004444:	617a      	str	r2, [r7, #20]
 8004446:	781a      	ldrb	r2, [r3, #0]
 8004448:	4b16      	ldr	r3, [pc, #88]	; (80044a4 <parseDHCPMSG+0x434>)
 800444a:	70da      	strb	r2, [r3, #3]
                DHCP_REAL_SIP[0]=svr_addr[0];
 800444c:	793a      	ldrb	r2, [r7, #4]
 800444e:	4b16      	ldr	r3, [pc, #88]	; (80044a8 <parseDHCPMSG+0x438>)
 8004450:	701a      	strb	r2, [r3, #0]
                DHCP_REAL_SIP[1]=svr_addr[1];
 8004452:	797a      	ldrb	r2, [r7, #5]
 8004454:	4b14      	ldr	r3, [pc, #80]	; (80044a8 <parseDHCPMSG+0x438>)
 8004456:	705a      	strb	r2, [r3, #1]
                DHCP_REAL_SIP[2]=svr_addr[2];
 8004458:	79ba      	ldrb	r2, [r7, #6]
 800445a:	4b13      	ldr	r3, [pc, #76]	; (80044a8 <parseDHCPMSG+0x438>)
 800445c:	709a      	strb	r2, [r3, #2]
                DHCP_REAL_SIP[3]=svr_addr[3];
 800445e:	79fa      	ldrb	r2, [r7, #7]
 8004460:	4b11      	ldr	r3, [pc, #68]	; (80044a8 <parseDHCPMSG+0x438>)
 8004462:	70da      	strb	r2, [r3, #3]
   				break;
 8004464:	e00c      	b.n	8004480 <parseDHCPMSG+0x410>
   			default :
   				p++;
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	3301      	adds	r3, #1
 800446a:	617b      	str	r3, [r7, #20]
   				opt_len = *p++;
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	1c5a      	adds	r2, r3, #1
 8004470:	617a      	str	r2, [r7, #20]
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	72fb      	strb	r3, [r7, #11]
   				p += opt_len;
 8004476:	7afb      	ldrb	r3, [r7, #11]
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	4413      	add	r3, r2
 800447c:	617b      	str	r3, [r7, #20]
   				break;
 800447e:	bf00      	nop
		while ( p < e ) {
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	429a      	cmp	r2, r3
 8004486:	f4ff ae8a 	bcc.w	800419e <parseDHCPMSG+0x12e>
			} // switch
		} // while
	} // if
	return	type;
 800448a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800448e:	4618      	mov	r0, r3
 8004490:	371c      	adds	r7, #28
 8004492:	46bd      	mov	sp, r7
 8004494:	bd90      	pop	{r4, r7, pc}
 8004496:	bf00      	nop
 8004498:	200010c8 	.word	0x200010c8
 800449c:	200010d0 	.word	0x200010d0
 80044a0:	20000064 	.word	0x20000064
 80044a4:	200010b8 	.word	0x200010b8
 80044a8:	200010bc 	.word	0x200010bc

080044ac <DHCP_run>:

uint8_t DHCP_run(void)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
	uint8_t  type;
	uint8_t  ret;

	if(dhcp_state == STATE_DHCP_STOP) return DHCP_STOPPED;
 80044b2:	4b7e      	ldr	r3, [pc, #504]	; (80046ac <DHCP_run+0x200>)
 80044b4:	f993 3000 	ldrsb.w	r3, [r3]
 80044b8:	2b06      	cmp	r3, #6
 80044ba:	d101      	bne.n	80044c0 <DHCP_run+0x14>
 80044bc:	2305      	movs	r3, #5
 80044be:	e0f1      	b.n	80046a4 <DHCP_run+0x1f8>

	if(getSn_SR(DHCP_SOCKET) != SOCK_UDP)
 80044c0:	4b7b      	ldr	r3, [pc, #492]	; (80046b0 <DHCP_run+0x204>)
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	3304      	adds	r3, #4
 80044c6:	021b      	lsls	r3, r3, #8
 80044c8:	3303      	adds	r3, #3
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fd fb84 	bl	8001bd8 <WIZCHIP_READ>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b22      	cmp	r3, #34	; 0x22
 80044d4:	d006      	beq.n	80044e4 <DHCP_run+0x38>
	   socket(DHCP_SOCKET, Sn_MR_UDP, DHCP_CLIENT_PORT, 0x00);
 80044d6:	4b76      	ldr	r3, [pc, #472]	; (80046b0 <DHCP_run+0x204>)
 80044d8:	7818      	ldrb	r0, [r3, #0]
 80044da:	2300      	movs	r3, #0
 80044dc:	2244      	movs	r2, #68	; 0x44
 80044de:	2102      	movs	r1, #2
 80044e0:	f7fd fee4 	bl	80022ac <socket>

	ret = DHCP_RUNNING;
 80044e4:	2301      	movs	r3, #1
 80044e6:	71fb      	strb	r3, [r7, #7]
	type = parseDHCPMSG();
 80044e8:	f7ff fdc2 	bl	8004070 <parseDHCPMSG>
 80044ec:	4603      	mov	r3, r0
 80044ee:	71bb      	strb	r3, [r7, #6]

	switch ( dhcp_state ) {
 80044f0:	4b6e      	ldr	r3, [pc, #440]	; (80046ac <DHCP_run+0x200>)
 80044f2:	f993 3000 	ldrsb.w	r3, [r3]
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	f200 80d0 	bhi.w	800469c <DHCP_run+0x1f0>
 80044fc:	a201      	add	r2, pc, #4	; (adr r2, 8004504 <DHCP_run+0x58>)
 80044fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004502:	bf00      	nop
 8004504:	08004519 	.word	0x08004519
 8004508:	0800453d 	.word	0x0800453d
 800450c:	08004581 	.word	0x08004581
 8004510:	080045d1 	.word	0x080045d1
 8004514:	0800462b 	.word	0x0800462b
	   case STATE_DHCP_INIT     :
         DHCP_allocated_ip[0] = 0;
 8004518:	4b66      	ldr	r3, [pc, #408]	; (80046b4 <DHCP_run+0x208>)
 800451a:	2200      	movs	r2, #0
 800451c:	701a      	strb	r2, [r3, #0]
         DHCP_allocated_ip[1] = 0;
 800451e:	4b65      	ldr	r3, [pc, #404]	; (80046b4 <DHCP_run+0x208>)
 8004520:	2200      	movs	r2, #0
 8004522:	705a      	strb	r2, [r3, #1]
         DHCP_allocated_ip[2] = 0;
 8004524:	4b63      	ldr	r3, [pc, #396]	; (80046b4 <DHCP_run+0x208>)
 8004526:	2200      	movs	r2, #0
 8004528:	709a      	strb	r2, [r3, #2]
         DHCP_allocated_ip[3] = 0;
 800452a:	4b62      	ldr	r3, [pc, #392]	; (80046b4 <DHCP_run+0x208>)
 800452c:	2200      	movs	r2, #0
 800452e:	70da      	strb	r2, [r3, #3]
   		send_DHCP_DISCOVER();
 8004530:	f7fe fffc 	bl	800352c <send_DHCP_DISCOVER>
   		dhcp_state = STATE_DHCP_DISCOVER;
 8004534:	4b5d      	ldr	r3, [pc, #372]	; (80046ac <DHCP_run+0x200>)
 8004536:	2201      	movs	r2, #1
 8004538:	701a      	strb	r2, [r3, #0]
   		break;
 800453a:	e0b2      	b.n	80046a2 <DHCP_run+0x1f6>
		case STATE_DHCP_DISCOVER :
			if (type == DHCP_OFFER){
 800453c:	79bb      	ldrb	r3, [r7, #6]
 800453e:	2b02      	cmp	r3, #2
 8004540:	d119      	bne.n	8004576 <DHCP_run+0xca>
#ifdef _DHCP_DEBUG_
				printf("> Receive DHCP_OFFER\r\n");
#endif
            DHCP_allocated_ip[0] = pDHCPMSG->yiaddr[0];
 8004542:	4b5d      	ldr	r3, [pc, #372]	; (80046b8 <DHCP_run+0x20c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	7c1a      	ldrb	r2, [r3, #16]
 8004548:	4b5a      	ldr	r3, [pc, #360]	; (80046b4 <DHCP_run+0x208>)
 800454a:	701a      	strb	r2, [r3, #0]
            DHCP_allocated_ip[1] = pDHCPMSG->yiaddr[1];
 800454c:	4b5a      	ldr	r3, [pc, #360]	; (80046b8 <DHCP_run+0x20c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	7c5a      	ldrb	r2, [r3, #17]
 8004552:	4b58      	ldr	r3, [pc, #352]	; (80046b4 <DHCP_run+0x208>)
 8004554:	705a      	strb	r2, [r3, #1]
            DHCP_allocated_ip[2] = pDHCPMSG->yiaddr[2];
 8004556:	4b58      	ldr	r3, [pc, #352]	; (80046b8 <DHCP_run+0x20c>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	7c9a      	ldrb	r2, [r3, #18]
 800455c:	4b55      	ldr	r3, [pc, #340]	; (80046b4 <DHCP_run+0x208>)
 800455e:	709a      	strb	r2, [r3, #2]
            DHCP_allocated_ip[3] = pDHCPMSG->yiaddr[3];
 8004560:	4b55      	ldr	r3, [pc, #340]	; (80046b8 <DHCP_run+0x20c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	7cda      	ldrb	r2, [r3, #19]
 8004566:	4b53      	ldr	r3, [pc, #332]	; (80046b4 <DHCP_run+0x208>)
 8004568:	70da      	strb	r2, [r3, #3]

				send_DHCP_REQUEST();
 800456a:	f7ff f9a5 	bl	80038b8 <send_DHCP_REQUEST>
				dhcp_state = STATE_DHCP_REQUEST;
 800456e:	4b4f      	ldr	r3, [pc, #316]	; (80046ac <DHCP_run+0x200>)
 8004570:	2202      	movs	r2, #2
 8004572:	701a      	strb	r2, [r3, #0]
			} else ret = check_DHCP_timeout();
         break;
 8004574:	e095      	b.n	80046a2 <DHCP_run+0x1f6>
			} else ret = check_DHCP_timeout();
 8004576:	f000 f8c1 	bl	80046fc <check_DHCP_timeout>
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]
         break;
 800457e:	e090      	b.n	80046a2 <DHCP_run+0x1f6>

		case STATE_DHCP_REQUEST :
			if (type == DHCP_ACK) {
 8004580:	79bb      	ldrb	r3, [r7, #6]
 8004582:	2b05      	cmp	r3, #5
 8004584:	d116      	bne.n	80045b4 <DHCP_run+0x108>

#ifdef _DHCP_DEBUG_
				printf("> Receive DHCP_ACK\r\n");
#endif
				if (check_DHCP_leasedIP()) {
 8004586:	f000 f919 	bl	80047bc <check_DHCP_leasedIP>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d008      	beq.n	80045a2 <DHCP_run+0xf6>
					// Network info assignment from DHCP
					dhcp_ip_assign();
 8004590:	4b4a      	ldr	r3, [pc, #296]	; (80046bc <DHCP_run+0x210>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4798      	blx	r3
					reset_DHCP_timeout();
 8004596:	f000 f9dd 	bl	8004954 <reset_DHCP_timeout>

					dhcp_state = STATE_DHCP_LEASED;
 800459a:	4b44      	ldr	r3, [pc, #272]	; (80046ac <DHCP_run+0x200>)
 800459c:	2203      	movs	r2, #3
 800459e:	701a      	strb	r2, [r3, #0]

				reset_DHCP_timeout();

				dhcp_state = STATE_DHCP_DISCOVER;
			} else ret = check_DHCP_timeout();
		break;
 80045a0:	e07f      	b.n	80046a2 <DHCP_run+0x1f6>
					reset_DHCP_timeout();
 80045a2:	f000 f9d7 	bl	8004954 <reset_DHCP_timeout>
					dhcp_ip_conflict();
 80045a6:	4b46      	ldr	r3, [pc, #280]	; (80046c0 <DHCP_run+0x214>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4798      	blx	r3
				    dhcp_state = STATE_DHCP_INIT;
 80045ac:	4b3f      	ldr	r3, [pc, #252]	; (80046ac <DHCP_run+0x200>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	701a      	strb	r2, [r3, #0]
		break;
 80045b2:	e076      	b.n	80046a2 <DHCP_run+0x1f6>
			} else if (type == DHCP_NAK) {
 80045b4:	79bb      	ldrb	r3, [r7, #6]
 80045b6:	2b06      	cmp	r3, #6
 80045b8:	d105      	bne.n	80045c6 <DHCP_run+0x11a>
				reset_DHCP_timeout();
 80045ba:	f000 f9cb 	bl	8004954 <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_DISCOVER;
 80045be:	4b3b      	ldr	r3, [pc, #236]	; (80046ac <DHCP_run+0x200>)
 80045c0:	2201      	movs	r2, #1
 80045c2:	701a      	strb	r2, [r3, #0]
		break;
 80045c4:	e06d      	b.n	80046a2 <DHCP_run+0x1f6>
			} else ret = check_DHCP_timeout();
 80045c6:	f000 f899 	bl	80046fc <check_DHCP_timeout>
 80045ca:	4603      	mov	r3, r0
 80045cc:	71fb      	strb	r3, [r7, #7]
		break;
 80045ce:	e068      	b.n	80046a2 <DHCP_run+0x1f6>

		case STATE_DHCP_LEASED :
		   ret = DHCP_IP_LEASED;
 80045d0:	2304      	movs	r3, #4
 80045d2:	71fb      	strb	r3, [r7, #7]
			if ((dhcp_lease_time != INFINITE_LEASETIME) && ((dhcp_lease_time/2) < dhcp_tick_1s)) {
 80045d4:	4b3b      	ldr	r3, [pc, #236]	; (80046c4 <DHCP_run+0x218>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045dc:	d060      	beq.n	80046a0 <DHCP_run+0x1f4>
 80045de:	4b39      	ldr	r3, [pc, #228]	; (80046c4 <DHCP_run+0x218>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	085a      	lsrs	r2, r3, #1
 80045e4:	4b38      	ldr	r3, [pc, #224]	; (80046c8 <DHCP_run+0x21c>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d259      	bcs.n	80046a0 <DHCP_run+0x1f4>
				
#ifdef _DHCP_DEBUG_
 				printf("> Maintains the IP address \r\n");
#endif

				type = 0;
 80045ec:	2300      	movs	r3, #0
 80045ee:	71bb      	strb	r3, [r7, #6]
				OLD_allocated_ip[0] = DHCP_allocated_ip[0];
 80045f0:	4b30      	ldr	r3, [pc, #192]	; (80046b4 <DHCP_run+0x208>)
 80045f2:	781a      	ldrb	r2, [r3, #0]
 80045f4:	4b35      	ldr	r3, [pc, #212]	; (80046cc <DHCP_run+0x220>)
 80045f6:	701a      	strb	r2, [r3, #0]
				OLD_allocated_ip[1] = DHCP_allocated_ip[1];
 80045f8:	4b2e      	ldr	r3, [pc, #184]	; (80046b4 <DHCP_run+0x208>)
 80045fa:	785a      	ldrb	r2, [r3, #1]
 80045fc:	4b33      	ldr	r3, [pc, #204]	; (80046cc <DHCP_run+0x220>)
 80045fe:	705a      	strb	r2, [r3, #1]
				OLD_allocated_ip[2] = DHCP_allocated_ip[2];
 8004600:	4b2c      	ldr	r3, [pc, #176]	; (80046b4 <DHCP_run+0x208>)
 8004602:	789a      	ldrb	r2, [r3, #2]
 8004604:	4b31      	ldr	r3, [pc, #196]	; (80046cc <DHCP_run+0x220>)
 8004606:	709a      	strb	r2, [r3, #2]
				OLD_allocated_ip[3] = DHCP_allocated_ip[3];
 8004608:	4b2a      	ldr	r3, [pc, #168]	; (80046b4 <DHCP_run+0x208>)
 800460a:	78da      	ldrb	r2, [r3, #3]
 800460c:	4b2f      	ldr	r3, [pc, #188]	; (80046cc <DHCP_run+0x220>)
 800460e:	70da      	strb	r2, [r3, #3]
				
				DHCP_XID++;
 8004610:	4b2f      	ldr	r3, [pc, #188]	; (80046d0 <DHCP_run+0x224>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	3301      	adds	r3, #1
 8004616:	4a2e      	ldr	r2, [pc, #184]	; (80046d0 <DHCP_run+0x224>)
 8004618:	6013      	str	r3, [r2, #0]

				send_DHCP_REQUEST();
 800461a:	f7ff f94d 	bl	80038b8 <send_DHCP_REQUEST>

				reset_DHCP_timeout();
 800461e:	f000 f999 	bl	8004954 <reset_DHCP_timeout>

				dhcp_state = STATE_DHCP_REREQUEST;
 8004622:	4b22      	ldr	r3, [pc, #136]	; (80046ac <DHCP_run+0x200>)
 8004624:	2204      	movs	r2, #4
 8004626:	701a      	strb	r2, [r3, #0]
			}
		break;
 8004628:	e03a      	b.n	80046a0 <DHCP_run+0x1f4>

		case STATE_DHCP_REREQUEST :
		   ret = DHCP_IP_LEASED;
 800462a:	2304      	movs	r3, #4
 800462c:	71fb      	strb	r3, [r7, #7]
			if (type == DHCP_ACK) {
 800462e:	79bb      	ldrb	r3, [r7, #6]
 8004630:	2b05      	cmp	r3, #5
 8004632:	d125      	bne.n	8004680 <DHCP_run+0x1d4>
				dhcp_retry_count = 0;
 8004634:	4b27      	ldr	r3, [pc, #156]	; (80046d4 <DHCP_run+0x228>)
 8004636:	2200      	movs	r2, #0
 8004638:	701a      	strb	r2, [r3, #0]
				if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] || 
 800463a:	4b24      	ldr	r3, [pc, #144]	; (80046cc <DHCP_run+0x220>)
 800463c:	781a      	ldrb	r2, [r3, #0]
 800463e:	4b1d      	ldr	r3, [pc, #116]	; (80046b4 <DHCP_run+0x208>)
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	429a      	cmp	r2, r3
 8004644:	d111      	bne.n	800466a <DHCP_run+0x1be>
				    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 8004646:	4b21      	ldr	r3, [pc, #132]	; (80046cc <DHCP_run+0x220>)
 8004648:	785a      	ldrb	r2, [r3, #1]
 800464a:	4b1a      	ldr	r3, [pc, #104]	; (80046b4 <DHCP_run+0x208>)
 800464c:	785b      	ldrb	r3, [r3, #1]
				if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] || 
 800464e:	429a      	cmp	r2, r3
 8004650:	d10b      	bne.n	800466a <DHCP_run+0x1be>
				    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 8004652:	4b1e      	ldr	r3, [pc, #120]	; (80046cc <DHCP_run+0x220>)
 8004654:	789a      	ldrb	r2, [r3, #2]
 8004656:	4b17      	ldr	r3, [pc, #92]	; (80046b4 <DHCP_run+0x208>)
 8004658:	789b      	ldrb	r3, [r3, #2]
				    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 800465a:	429a      	cmp	r2, r3
 800465c:	d105      	bne.n	800466a <DHCP_run+0x1be>
				    OLD_allocated_ip[3] != DHCP_allocated_ip[3]) 
 800465e:	4b1b      	ldr	r3, [pc, #108]	; (80046cc <DHCP_run+0x220>)
 8004660:	78da      	ldrb	r2, [r3, #3]
 8004662:	4b14      	ldr	r3, [pc, #80]	; (80046b4 <DHCP_run+0x208>)
 8004664:	78db      	ldrb	r3, [r3, #3]
				    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 8004666:	429a      	cmp	r2, r3
 8004668:	d004      	beq.n	8004674 <DHCP_run+0x1c8>
				{
					ret = DHCP_IP_CHANGED;
 800466a:	2303      	movs	r3, #3
 800466c:	71fb      	strb	r3, [r7, #7]
					dhcp_ip_update();
 800466e:	4b1a      	ldr	r3, [pc, #104]	; (80046d8 <DHCP_run+0x22c>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4798      	blx	r3
					
				}
         #ifdef _DHCP_DEBUG_
            else printf(">IP is continued.\r\n");
         #endif            				
				reset_DHCP_timeout();
 8004674:	f000 f96e 	bl	8004954 <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_LEASED;
 8004678:	4b0c      	ldr	r3, [pc, #48]	; (80046ac <DHCP_run+0x200>)
 800467a:	2203      	movs	r2, #3
 800467c:	701a      	strb	r2, [r3, #0]

				reset_DHCP_timeout();

				dhcp_state = STATE_DHCP_DISCOVER;
			} else ret = check_DHCP_timeout();
	   	break;
 800467e:	e010      	b.n	80046a2 <DHCP_run+0x1f6>
			} else if (type == DHCP_NAK) {
 8004680:	79bb      	ldrb	r3, [r7, #6]
 8004682:	2b06      	cmp	r3, #6
 8004684:	d105      	bne.n	8004692 <DHCP_run+0x1e6>
				reset_DHCP_timeout();
 8004686:	f000 f965 	bl	8004954 <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_DISCOVER;
 800468a:	4b08      	ldr	r3, [pc, #32]	; (80046ac <DHCP_run+0x200>)
 800468c:	2201      	movs	r2, #1
 800468e:	701a      	strb	r2, [r3, #0]
	   	break;
 8004690:	e007      	b.n	80046a2 <DHCP_run+0x1f6>
			} else ret = check_DHCP_timeout();
 8004692:	f000 f833 	bl	80046fc <check_DHCP_timeout>
 8004696:	4603      	mov	r3, r0
 8004698:	71fb      	strb	r3, [r7, #7]
	   	break;
 800469a:	e002      	b.n	80046a2 <DHCP_run+0x1f6>
		default :
   		break;
 800469c:	bf00      	nop
 800469e:	e000      	b.n	80046a2 <DHCP_run+0x1f6>
		break;
 80046a0:	bf00      	nop
	}

	return ret;
 80046a2:	79fb      	ldrb	r3, [r7, #7]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	200010d4 	.word	0x200010d4
 80046b0:	200010b5 	.word	0x200010b5
 80046b4:	200010c4 	.word	0x200010c4
 80046b8:	200010e0 	.word	0x200010e0
 80046bc:	20000074 	.word	0x20000074
 80046c0:	2000007c 	.word	0x2000007c
 80046c4:	20000064 	.word	0x20000064
 80046c8:	200010d8 	.word	0x200010d8
 80046cc:	200010c0 	.word	0x200010c0
 80046d0:	200010dc 	.word	0x200010dc
 80046d4:	200010d5 	.word	0x200010d5
 80046d8:	20000078 	.word	0x20000078

080046dc <DHCP_stop>:

void    DHCP_stop(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
   close(DHCP_SOCKET);
 80046e0:	4b04      	ldr	r3, [pc, #16]	; (80046f4 <DHCP_stop+0x18>)
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7fd fee5 	bl	80024b4 <close>
   dhcp_state = STATE_DHCP_STOP;
 80046ea:	4b03      	ldr	r3, [pc, #12]	; (80046f8 <DHCP_stop+0x1c>)
 80046ec:	2206      	movs	r2, #6
 80046ee:	701a      	strb	r2, [r3, #0]
}
 80046f0:	bf00      	nop
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	200010b5 	.word	0x200010b5
 80046f8:	200010d4 	.word	0x200010d4

080046fc <check_DHCP_timeout>:

uint8_t check_DHCP_timeout(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
	uint8_t ret = DHCP_RUNNING;
 8004702:	2301      	movs	r3, #1
 8004704:	71fb      	strb	r3, [r7, #7]
	
	if (dhcp_retry_count < MAX_DHCP_RETRY) {
 8004706:	4b29      	ldr	r3, [pc, #164]	; (80047ac <check_DHCP_timeout+0xb0>)
 8004708:	f993 3000 	ldrsb.w	r3, [r3]
 800470c:	2b01      	cmp	r3, #1
 800470e:	dc2d      	bgt.n	800476c <check_DHCP_timeout+0x70>
		if (dhcp_tick_next < dhcp_tick_1s) {
 8004710:	4b27      	ldr	r3, [pc, #156]	; (80047b0 <check_DHCP_timeout+0xb4>)
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	4b27      	ldr	r3, [pc, #156]	; (80047b4 <check_DHCP_timeout+0xb8>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	429a      	cmp	r2, r3
 800471a:	d242      	bcs.n	80047a2 <check_DHCP_timeout+0xa6>

			switch ( dhcp_state ) {
 800471c:	4b26      	ldr	r3, [pc, #152]	; (80047b8 <check_DHCP_timeout+0xbc>)
 800471e:	f993 3000 	ldrsb.w	r3, [r3]
 8004722:	2b04      	cmp	r3, #4
 8004724:	d00c      	beq.n	8004740 <check_DHCP_timeout+0x44>
 8004726:	2b04      	cmp	r3, #4
 8004728:	dc0d      	bgt.n	8004746 <check_DHCP_timeout+0x4a>
 800472a:	2b01      	cmp	r3, #1
 800472c:	d002      	beq.n	8004734 <check_DHCP_timeout+0x38>
 800472e:	2b02      	cmp	r3, #2
 8004730:	d003      	beq.n	800473a <check_DHCP_timeout+0x3e>
					
					send_DHCP_REQUEST();
				break;
		
				default :
				break;
 8004732:	e008      	b.n	8004746 <check_DHCP_timeout+0x4a>
					send_DHCP_DISCOVER();
 8004734:	f7fe fefa 	bl	800352c <send_DHCP_DISCOVER>
				break;
 8004738:	e006      	b.n	8004748 <check_DHCP_timeout+0x4c>
					send_DHCP_REQUEST();
 800473a:	f7ff f8bd 	bl	80038b8 <send_DHCP_REQUEST>
				break;
 800473e:	e003      	b.n	8004748 <check_DHCP_timeout+0x4c>
					send_DHCP_REQUEST();
 8004740:	f7ff f8ba 	bl	80038b8 <send_DHCP_REQUEST>
				break;
 8004744:	e000      	b.n	8004748 <check_DHCP_timeout+0x4c>
				break;
 8004746:	bf00      	nop
			}

			dhcp_tick_1s = 0;
 8004748:	4b1a      	ldr	r3, [pc, #104]	; (80047b4 <check_DHCP_timeout+0xb8>)
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]
			dhcp_tick_next = dhcp_tick_1s + DHCP_WAIT_TIME;
 800474e:	4b19      	ldr	r3, [pc, #100]	; (80047b4 <check_DHCP_timeout+0xb8>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	330a      	adds	r3, #10
 8004754:	4a16      	ldr	r2, [pc, #88]	; (80047b0 <check_DHCP_timeout+0xb4>)
 8004756:	6013      	str	r3, [r2, #0]
			dhcp_retry_count++;
 8004758:	4b14      	ldr	r3, [pc, #80]	; (80047ac <check_DHCP_timeout+0xb0>)
 800475a:	f993 3000 	ldrsb.w	r3, [r3]
 800475e:	b2db      	uxtb	r3, r3
 8004760:	3301      	adds	r3, #1
 8004762:	b2db      	uxtb	r3, r3
 8004764:	b25a      	sxtb	r2, r3
 8004766:	4b11      	ldr	r3, [pc, #68]	; (80047ac <check_DHCP_timeout+0xb0>)
 8004768:	701a      	strb	r2, [r3, #0]
 800476a:	e01a      	b.n	80047a2 <check_DHCP_timeout+0xa6>
		}
	} else { // timeout occurred

		switch(dhcp_state) {
 800476c:	4b12      	ldr	r3, [pc, #72]	; (80047b8 <check_DHCP_timeout+0xbc>)
 800476e:	f993 3000 	ldrsb.w	r3, [r3]
 8004772:	2b04      	cmp	r3, #4
 8004774:	d00c      	beq.n	8004790 <check_DHCP_timeout+0x94>
 8004776:	2b04      	cmp	r3, #4
 8004778:	dc10      	bgt.n	800479c <check_DHCP_timeout+0xa0>
 800477a:	2b01      	cmp	r3, #1
 800477c:	d002      	beq.n	8004784 <check_DHCP_timeout+0x88>
 800477e:	2b02      	cmp	r3, #2
 8004780:	d006      	beq.n	8004790 <check_DHCP_timeout+0x94>
			case STATE_DHCP_REREQUEST:
				send_DHCP_DISCOVER();
				dhcp_state = STATE_DHCP_DISCOVER;
				break;
			default :
				break;
 8004782:	e00b      	b.n	800479c <check_DHCP_timeout+0xa0>
				dhcp_state = STATE_DHCP_INIT;
 8004784:	4b0c      	ldr	r3, [pc, #48]	; (80047b8 <check_DHCP_timeout+0xbc>)
 8004786:	2200      	movs	r2, #0
 8004788:	701a      	strb	r2, [r3, #0]
				ret = DHCP_FAILED;
 800478a:	2300      	movs	r3, #0
 800478c:	71fb      	strb	r3, [r7, #7]
				break;
 800478e:	e006      	b.n	800479e <check_DHCP_timeout+0xa2>
				send_DHCP_DISCOVER();
 8004790:	f7fe fecc 	bl	800352c <send_DHCP_DISCOVER>
				dhcp_state = STATE_DHCP_DISCOVER;
 8004794:	4b08      	ldr	r3, [pc, #32]	; (80047b8 <check_DHCP_timeout+0xbc>)
 8004796:	2201      	movs	r2, #1
 8004798:	701a      	strb	r2, [r3, #0]
				break;
 800479a:	e000      	b.n	800479e <check_DHCP_timeout+0xa2>
				break;
 800479c:	bf00      	nop
		}
		reset_DHCP_timeout();
 800479e:	f000 f8d9 	bl	8004954 <reset_DHCP_timeout>
	}
	return ret;
 80047a2:	79fb      	ldrb	r3, [r7, #7]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3708      	adds	r7, #8
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	200010d5 	.word	0x200010d5
 80047b0:	20000068 	.word	0x20000068
 80047b4:	200010d8 	.word	0x200010d8
 80047b8:	200010d4 	.word	0x200010d4

080047bc <check_DHCP_leasedIP>:

int8_t check_DHCP_leasedIP(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af02      	add	r7, sp, #8
	uint8_t tmp;
	int32_t ret;

	//WIZchip RCR value changed for ARP Timeout count control
	tmp = getRCR();
 80047c2:	2019      	movs	r0, #25
 80047c4:	f7fd fa08 	bl	8001bd8 <WIZCHIP_READ>
 80047c8:	4603      	mov	r3, r0
 80047ca:	71fb      	strb	r3, [r7, #7]
	setRCR(0x03);
 80047cc:	2103      	movs	r1, #3
 80047ce:	2019      	movs	r0, #25
 80047d0:	f7fd f9d4 	bl	8001b7c <WIZCHIP_WRITE>

	// IP conflict detection : ARP request - ARP reply
	// Broadcasting ARP Request for check the IP conflict using UDP sendto() function
	ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000);
 80047d4:	4b13      	ldr	r3, [pc, #76]	; (8004824 <check_DHCP_leasedIP+0x68>)
 80047d6:	7818      	ldrb	r0, [r3, #0]
 80047d8:	f241 3388 	movw	r3, #5000	; 0x1388
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	4b12      	ldr	r3, [pc, #72]	; (8004828 <check_DHCP_leasedIP+0x6c>)
 80047e0:	2211      	movs	r2, #17
 80047e2:	4912      	ldr	r1, [pc, #72]	; (800482c <check_DHCP_leasedIP+0x70>)
 80047e4:	f7fd fecc 	bl	8002580 <sendto>
 80047e8:	6038      	str	r0, [r7, #0]

	// RCR value restore
	setRCR(tmp);
 80047ea:	79fb      	ldrb	r3, [r7, #7]
 80047ec:	4619      	mov	r1, r3
 80047ee:	2019      	movs	r0, #25
 80047f0:	f7fd f9c4 	bl	8001b7c <WIZCHIP_WRITE>

	if(ret == SOCKERR_TIMEOUT) {
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	f113 0f0d 	cmn.w	r3, #13
 80047fa:	d101      	bne.n	8004800 <check_DHCP_leasedIP+0x44>

#ifdef _DHCP_DEBUG_
		printf("\r\n> Check leased IP - OK\r\n");
#endif

		return 1;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e00c      	b.n	800481a <check_DHCP_leasedIP+0x5e>
	} else {
		// Received ARP reply or etc : IP address conflict occur, DHCP Failed
		send_DHCP_DECLINE();
 8004800:	f7ff fae4 	bl	8003dcc <send_DHCP_DECLINE>

		ret = dhcp_tick_1s;
 8004804:	4b0a      	ldr	r3, [pc, #40]	; (8004830 <check_DHCP_leasedIP+0x74>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	603b      	str	r3, [r7, #0]
		while((dhcp_tick_1s - ret) < 2) ;   // wait for 1s over; wait to complete to send DECLINE message;
 800480a:	bf00      	nop
 800480c:	4b08      	ldr	r3, [pc, #32]	; (8004830 <check_DHCP_leasedIP+0x74>)
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b01      	cmp	r3, #1
 8004816:	d9f9      	bls.n	800480c <check_DHCP_leasedIP+0x50>

		return 0;
 8004818:	2300      	movs	r3, #0
	}
}	
 800481a:	4618      	mov	r0, r3
 800481c:	3708      	adds	r7, #8
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	200010b5 	.word	0x200010b5
 8004828:	200010c4 	.word	0x200010c4
 800482c:	080052cc 	.word	0x080052cc
 8004830:	200010d8 	.word	0x200010d8

08004834 <DHCP_init>:

void DHCP_init(uint8_t s, uint8_t * buf)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	4603      	mov	r3, r0
 800483c:	6039      	str	r1, [r7, #0]
 800483e:	71fb      	strb	r3, [r7, #7]
   uint8_t zeroip[4] = {0,0,0,0};
 8004840:	2300      	movs	r3, #0
 8004842:	60fb      	str	r3, [r7, #12]
   getSHAR(DHCP_CHADDR);
 8004844:	2206      	movs	r2, #6
 8004846:	493d      	ldr	r1, [pc, #244]	; (800493c <DHCP_init+0x108>)
 8004848:	2009      	movs	r0, #9
 800484a:	f7fd fa41 	bl	8001cd0 <WIZCHIP_READ_BUF>
   if((DHCP_CHADDR[0] | DHCP_CHADDR[1]  | DHCP_CHADDR[2] | DHCP_CHADDR[3] | DHCP_CHADDR[4] | DHCP_CHADDR[5]) == 0x00)
 800484e:	4b3b      	ldr	r3, [pc, #236]	; (800493c <DHCP_init+0x108>)
 8004850:	781a      	ldrb	r2, [r3, #0]
 8004852:	4b3a      	ldr	r3, [pc, #232]	; (800493c <DHCP_init+0x108>)
 8004854:	785b      	ldrb	r3, [r3, #1]
 8004856:	4313      	orrs	r3, r2
 8004858:	b2da      	uxtb	r2, r3
 800485a:	4b38      	ldr	r3, [pc, #224]	; (800493c <DHCP_init+0x108>)
 800485c:	789b      	ldrb	r3, [r3, #2]
 800485e:	4313      	orrs	r3, r2
 8004860:	b2da      	uxtb	r2, r3
 8004862:	4b36      	ldr	r3, [pc, #216]	; (800493c <DHCP_init+0x108>)
 8004864:	78db      	ldrb	r3, [r3, #3]
 8004866:	4313      	orrs	r3, r2
 8004868:	b2da      	uxtb	r2, r3
 800486a:	4b34      	ldr	r3, [pc, #208]	; (800493c <DHCP_init+0x108>)
 800486c:	791b      	ldrb	r3, [r3, #4]
 800486e:	4313      	orrs	r3, r2
 8004870:	b2da      	uxtb	r2, r3
 8004872:	4b32      	ldr	r3, [pc, #200]	; (800493c <DHCP_init+0x108>)
 8004874:	795b      	ldrb	r3, [r3, #5]
 8004876:	4313      	orrs	r3, r2
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d116      	bne.n	80048ac <DHCP_init+0x78>
   {
      // assigning temporary mac address, you should be set SHAR before call this function. 
      DHCP_CHADDR[0] = 0x00;
 800487e:	4b2f      	ldr	r3, [pc, #188]	; (800493c <DHCP_init+0x108>)
 8004880:	2200      	movs	r2, #0
 8004882:	701a      	strb	r2, [r3, #0]
      DHCP_CHADDR[1] = 0x08;
 8004884:	4b2d      	ldr	r3, [pc, #180]	; (800493c <DHCP_init+0x108>)
 8004886:	2208      	movs	r2, #8
 8004888:	705a      	strb	r2, [r3, #1]
      DHCP_CHADDR[2] = 0xdc;      
 800488a:	4b2c      	ldr	r3, [pc, #176]	; (800493c <DHCP_init+0x108>)
 800488c:	22dc      	movs	r2, #220	; 0xdc
 800488e:	709a      	strb	r2, [r3, #2]
      DHCP_CHADDR[3] = 0x00;
 8004890:	4b2a      	ldr	r3, [pc, #168]	; (800493c <DHCP_init+0x108>)
 8004892:	2200      	movs	r2, #0
 8004894:	70da      	strb	r2, [r3, #3]
      DHCP_CHADDR[4] = 0x00;
 8004896:	4b29      	ldr	r3, [pc, #164]	; (800493c <DHCP_init+0x108>)
 8004898:	2200      	movs	r2, #0
 800489a:	711a      	strb	r2, [r3, #4]
      DHCP_CHADDR[5] = 0x00; 
 800489c:	4b27      	ldr	r3, [pc, #156]	; (800493c <DHCP_init+0x108>)
 800489e:	2200      	movs	r2, #0
 80048a0:	715a      	strb	r2, [r3, #5]
      setSHAR(DHCP_CHADDR);     
 80048a2:	2206      	movs	r2, #6
 80048a4:	4925      	ldr	r1, [pc, #148]	; (800493c <DHCP_init+0x108>)
 80048a6:	2009      	movs	r0, #9
 80048a8:	f7fd f9c4 	bl	8001c34 <WIZCHIP_WRITE_BUF>
   }

	DHCP_SOCKET = s; // SOCK_DHCP
 80048ac:	4a24      	ldr	r2, [pc, #144]	; (8004940 <DHCP_init+0x10c>)
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	7013      	strb	r3, [r2, #0]
	pDHCPMSG = (RIP_MSG*)buf;
 80048b2:	4a24      	ldr	r2, [pc, #144]	; (8004944 <DHCP_init+0x110>)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	6013      	str	r3, [r2, #0]
	DHCP_XID = 0x12345678;
 80048b8:	4b23      	ldr	r3, [pc, #140]	; (8004948 <DHCP_init+0x114>)
 80048ba:	4a24      	ldr	r2, [pc, #144]	; (800494c <DHCP_init+0x118>)
 80048bc:	601a      	str	r2, [r3, #0]
	{
		DHCP_XID += DHCP_CHADDR[3];
 80048be:	4b1f      	ldr	r3, [pc, #124]	; (800493c <DHCP_init+0x108>)
 80048c0:	78db      	ldrb	r3, [r3, #3]
 80048c2:	461a      	mov	r2, r3
 80048c4:	4b20      	ldr	r3, [pc, #128]	; (8004948 <DHCP_init+0x114>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4413      	add	r3, r2
 80048ca:	4a1f      	ldr	r2, [pc, #124]	; (8004948 <DHCP_init+0x114>)
 80048cc:	6013      	str	r3, [r2, #0]
		DHCP_XID += DHCP_CHADDR[4];
 80048ce:	4b1b      	ldr	r3, [pc, #108]	; (800493c <DHCP_init+0x108>)
 80048d0:	791b      	ldrb	r3, [r3, #4]
 80048d2:	461a      	mov	r2, r3
 80048d4:	4b1c      	ldr	r3, [pc, #112]	; (8004948 <DHCP_init+0x114>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4413      	add	r3, r2
 80048da:	4a1b      	ldr	r2, [pc, #108]	; (8004948 <DHCP_init+0x114>)
 80048dc:	6013      	str	r3, [r2, #0]
		DHCP_XID += DHCP_CHADDR[5];
 80048de:	4b17      	ldr	r3, [pc, #92]	; (800493c <DHCP_init+0x108>)
 80048e0:	795b      	ldrb	r3, [r3, #5]
 80048e2:	461a      	mov	r2, r3
 80048e4:	4b18      	ldr	r3, [pc, #96]	; (8004948 <DHCP_init+0x114>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4413      	add	r3, r2
 80048ea:	4a17      	ldr	r2, [pc, #92]	; (8004948 <DHCP_init+0x114>)
 80048ec:	6013      	str	r3, [r2, #0]
		DHCP_XID += (DHCP_CHADDR[3] ^ DHCP_CHADDR[4] ^ DHCP_CHADDR[5]);
 80048ee:	4b13      	ldr	r3, [pc, #76]	; (800493c <DHCP_init+0x108>)
 80048f0:	78da      	ldrb	r2, [r3, #3]
 80048f2:	4b12      	ldr	r3, [pc, #72]	; (800493c <DHCP_init+0x108>)
 80048f4:	791b      	ldrb	r3, [r3, #4]
 80048f6:	4053      	eors	r3, r2
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	4b10      	ldr	r3, [pc, #64]	; (800493c <DHCP_init+0x108>)
 80048fc:	795b      	ldrb	r3, [r3, #5]
 80048fe:	4053      	eors	r3, r2
 8004900:	b2db      	uxtb	r3, r3
 8004902:	461a      	mov	r2, r3
 8004904:	4b10      	ldr	r3, [pc, #64]	; (8004948 <DHCP_init+0x114>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4413      	add	r3, r2
 800490a:	4a0f      	ldr	r2, [pc, #60]	; (8004948 <DHCP_init+0x114>)
 800490c:	6013      	str	r3, [r2, #0]
	}
	// WIZchip Netinfo Clear
	setSIPR(zeroip);
 800490e:	f107 030c 	add.w	r3, r7, #12
 8004912:	2204      	movs	r2, #4
 8004914:	4619      	mov	r1, r3
 8004916:	200f      	movs	r0, #15
 8004918:	f7fd f98c 	bl	8001c34 <WIZCHIP_WRITE_BUF>
	setGAR(zeroip);
 800491c:	f107 030c 	add.w	r3, r7, #12
 8004920:	2204      	movs	r2, #4
 8004922:	4619      	mov	r1, r3
 8004924:	2001      	movs	r0, #1
 8004926:	f7fd f985 	bl	8001c34 <WIZCHIP_WRITE_BUF>

	reset_DHCP_timeout();
 800492a:	f000 f813 	bl	8004954 <reset_DHCP_timeout>
	dhcp_state = STATE_DHCP_INIT;
 800492e:	4b08      	ldr	r3, [pc, #32]	; (8004950 <DHCP_init+0x11c>)
 8004930:	2200      	movs	r2, #0
 8004932:	701a      	strb	r2, [r3, #0]
}
 8004934:	bf00      	nop
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	200010e4 	.word	0x200010e4
 8004940:	200010b5 	.word	0x200010b5
 8004944:	200010e0 	.word	0x200010e0
 8004948:	200010dc 	.word	0x200010dc
 800494c:	12345678 	.word	0x12345678
 8004950:	200010d4 	.word	0x200010d4

08004954 <reset_DHCP_timeout>:


/* Reset the DHCP timeout count and retry count. */
void reset_DHCP_timeout(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0
	dhcp_tick_1s = 0;
 8004958:	4b06      	ldr	r3, [pc, #24]	; (8004974 <reset_DHCP_timeout+0x20>)
 800495a:	2200      	movs	r2, #0
 800495c:	601a      	str	r2, [r3, #0]
	dhcp_tick_next = DHCP_WAIT_TIME;
 800495e:	4b06      	ldr	r3, [pc, #24]	; (8004978 <reset_DHCP_timeout+0x24>)
 8004960:	220a      	movs	r2, #10
 8004962:	601a      	str	r2, [r3, #0]
	dhcp_retry_count = 0;
 8004964:	4b05      	ldr	r3, [pc, #20]	; (800497c <reset_DHCP_timeout+0x28>)
 8004966:	2200      	movs	r2, #0
 8004968:	701a      	strb	r2, [r3, #0]
}
 800496a:	bf00      	nop
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	200010d8 	.word	0x200010d8
 8004978:	20000068 	.word	0x20000068
 800497c:	200010d5 	.word	0x200010d5

08004980 <NibbleToHex>:
{
	return dhcp_lease_time;
}

char NibbleToHex(uint8_t nibble)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	4603      	mov	r3, r0
 8004988:	71fb      	strb	r3, [r7, #7]
  nibble &= 0x0F;
 800498a:	79fb      	ldrb	r3, [r7, #7]
 800498c:	f003 030f 	and.w	r3, r3, #15
 8004990:	71fb      	strb	r3, [r7, #7]
  if (nibble <= 9)
 8004992:	79fb      	ldrb	r3, [r7, #7]
 8004994:	2b09      	cmp	r3, #9
 8004996:	d803      	bhi.n	80049a0 <NibbleToHex+0x20>
    return nibble + '0';
 8004998:	79fb      	ldrb	r3, [r7, #7]
 800499a:	3330      	adds	r3, #48	; 0x30
 800499c:	b2db      	uxtb	r3, r3
 800499e:	e002      	b.n	80049a6 <NibbleToHex+0x26>
  else 
    return nibble + ('A'-0x0A);
 80049a0:	79fb      	ldrb	r3, [r7, #7]
 80049a2:	3337      	adds	r3, #55	; 0x37
 80049a4:	b2db      	uxtb	r3, r3
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr

080049b2 <get16>:
uint32_t dns_1s_tick;   // for timout of DNS processing
static uint8_t retry_count;

/* converts uint16_t from network buffer to a host byte order integer. */
uint16_t get16(uint8_t * s)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b085      	sub	sp, #20
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
	uint16_t i;
	i = *s++ << 8;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	607a      	str	r2, [r7, #4]
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	021b      	lsls	r3, r3, #8
 80049c6:	81fb      	strh	r3, [r7, #14]
	i = i + *s;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	89fb      	ldrh	r3, [r7, #14]
 80049d0:	4413      	add	r3, r2
 80049d2:	81fb      	strh	r3, [r7, #14]
	return i;
 80049d4:	89fb      	ldrh	r3, [r7, #14]
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3714      	adds	r7, #20
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <put16>:

/* copies uint16_t to the network buffer with network byte order. */
uint8_t * put16(uint8_t * s, uint16_t i)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
 80049ea:	460b      	mov	r3, r1
 80049ec:	807b      	strh	r3, [r7, #2]
	*s++ = i >> 8;
 80049ee:	887b      	ldrh	r3, [r7, #2]
 80049f0:	0a1b      	lsrs	r3, r3, #8
 80049f2:	b299      	uxth	r1, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	607a      	str	r2, [r7, #4]
 80049fa:	b2ca      	uxtb	r2, r1
 80049fc:	701a      	strb	r2, [r3, #0]
	*s++ = i;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	1c5a      	adds	r2, r3, #1
 8004a02:	607a      	str	r2, [r7, #4]
 8004a04:	887a      	ldrh	r2, [r7, #2]
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	701a      	strb	r2, [r3, #0]
	return s;
 8004a0a:	687b      	ldr	r3, [r7, #4]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <parse_name>:
 *               buf        - is a pointer to the buffer for the human-readable form name.
 *               len        - is the MAX. size of buffer.
 * Returns     : the length of compressed message
 */
int parse_name(uint8_t * msg, uint8_t * compressed, char * buf, int16_t len)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b08b      	sub	sp, #44	; 0x2c
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
 8004a24:	807b      	strh	r3, [r7, #2]
	uint16_t slen;		/* Length of current segment */
	uint8_t * cp;
	int clen = 0;		/* Total length of compressed name */
 8004a26:	2300      	movs	r3, #0
 8004a28:	61fb      	str	r3, [r7, #28]
	int indirect = 0;	/* Set if indirection encountered */
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	61bb      	str	r3, [r7, #24]
	int nseg = 0;		/* Total number of segments in name */
 8004a2e:	2300      	movs	r3, #0
 8004a30:	617b      	str	r3, [r7, #20]

	cp = compressed;
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	623b      	str	r3, [r7, #32]

	for (;;)
	{
		slen = *cp++;	/* Length of this segment */
 8004a36:	6a3b      	ldr	r3, [r7, #32]
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	623a      	str	r2, [r7, #32]
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (!indirect) clen++;
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d102      	bne.n	8004a4c <parse_name+0x34>
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	61fb      	str	r3, [r7, #28]

		if ((slen & 0xc0) == 0xc0)
 8004a4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004a4e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004a52:	2bc0      	cmp	r3, #192	; 0xc0
 8004a54:	d117      	bne.n	8004a86 <parse_name+0x6e>
		{
			if (!indirect)
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d102      	bne.n	8004a62 <parse_name+0x4a>
				clen++;
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	61fb      	str	r3, [r7, #28]
			indirect = 1;
 8004a62:	2301      	movs	r3, #1
 8004a64:	61bb      	str	r3, [r7, #24]
			/* Follow indirection */
			cp = &msg[((slen & 0x3f)<<8) + *cp];
 8004a66:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8004a6e:	6a3a      	ldr	r2, [r7, #32]
 8004a70:	7812      	ldrb	r2, [r2, #0]
 8004a72:	4413      	add	r3, r2
 8004a74:	461a      	mov	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	4413      	add	r3, r2
 8004a7a:	623b      	str	r3, [r7, #32]
			slen = *cp++;
 8004a7c:	6a3b      	ldr	r3, [r7, #32]
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	623a      	str	r2, [r7, #32]
 8004a82:	781b      	ldrb	r3, [r3, #0]
 8004a84:	84fb      	strh	r3, [r7, #38]	; 0x26
		}

		if (slen == 0)	/* zero length == all done */
 8004a86:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d02b      	beq.n	8004ae4 <parse_name+0xcc>
			break;

		len -= slen + 1;
 8004a8c:	887a      	ldrh	r2, [r7, #2]
 8004a8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	807b      	strh	r3, [r7, #2]

		if (len < 0) return -1;
 8004a9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	da02      	bge.n	8004aa8 <parse_name+0x90>
 8004aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa6:	e038      	b.n	8004b1a <parse_name+0x102>

		if (!indirect) clen += slen;
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10c      	bne.n	8004ac8 <parse_name+0xb0>
 8004aae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004ab0:	69fa      	ldr	r2, [r7, #28]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	61fb      	str	r3, [r7, #28]

		while (slen-- != 0) *buf++ = (char)*cp++;
 8004ab6:	e007      	b.n	8004ac8 <parse_name+0xb0>
 8004ab8:	6a3a      	ldr	r2, [r7, #32]
 8004aba:	1c53      	adds	r3, r2, #1
 8004abc:	623b      	str	r3, [r7, #32]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	1c59      	adds	r1, r3, #1
 8004ac2:	6079      	str	r1, [r7, #4]
 8004ac4:	7812      	ldrb	r2, [r2, #0]
 8004ac6:	701a      	strb	r2, [r3, #0]
 8004ac8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004aca:	1e5a      	subs	r2, r3, #1
 8004acc:	84fa      	strh	r2, [r7, #38]	; 0x26
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d1f2      	bne.n	8004ab8 <parse_name+0xa0>
		*buf++ = '.';
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	607a      	str	r2, [r7, #4]
 8004ad8:	222e      	movs	r2, #46	; 0x2e
 8004ada:	701a      	strb	r2, [r3, #0]
		nseg++;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	617b      	str	r3, [r7, #20]
		slen = *cp++;	/* Length of this segment */
 8004ae2:	e7a8      	b.n	8004a36 <parse_name+0x1e>
			break;
 8004ae4:	bf00      	nop
	}

	if (nseg == 0)
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10a      	bne.n	8004b02 <parse_name+0xea>
	{
		/* Root name; represent as single dot */
		*buf++ = '.';
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	1c5a      	adds	r2, r3, #1
 8004af0:	607a      	str	r2, [r7, #4]
 8004af2:	222e      	movs	r2, #46	; 0x2e
 8004af4:	701a      	strb	r2, [r3, #0]
		len--;
 8004af6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	3b01      	subs	r3, #1
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	807b      	strh	r3, [r7, #2]
	}

	*buf++ = '\0';
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	1c5a      	adds	r2, r3, #1
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]
	len--;
 8004b0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	807b      	strh	r3, [r7, #2]

	return clen;	/* Length of compressed message */
 8004b18:	69fb      	ldr	r3, [r7, #28]
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	372c      	adds	r7, #44	; 0x2c
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr

08004b26 <dns_question>:
 * Arguments   : msg - is a pointer to the reply message
 *               cp  - is a pointer to the qeustion record.
 * Returns     : a pointer the to next record.
 */
uint8_t * dns_question(uint8_t * msg, uint8_t * cp)
{
 8004b26:	b580      	push	{r7, lr}
 8004b28:	b0b4      	sub	sp, #208	; 0xd0
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
 8004b2e:	6039      	str	r1, [r7, #0]
	int len;
	char name[MAXCNAME];

	len = parse_name(msg, cp, name, MAXCNAME);
 8004b30:	f107 020c 	add.w	r2, r7, #12
 8004b34:	23c0      	movs	r3, #192	; 0xc0
 8004b36:	6839      	ldr	r1, [r7, #0]
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f7ff ff6d 	bl	8004a18 <parse_name>
 8004b3e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc


	if (len == -1) return 0;
 8004b42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4a:	d101      	bne.n	8004b50 <dns_question+0x2a>
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	e00b      	b.n	8004b68 <dns_question+0x42>

	cp += len;
 8004b50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	4413      	add	r3, r2
 8004b58:	603b      	str	r3, [r7, #0]
	cp += 2;		/* type */
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	3302      	adds	r3, #2
 8004b5e:	603b      	str	r3, [r7, #0]
	cp += 2;		/* class */
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	3302      	adds	r3, #2
 8004b64:	603b      	str	r3, [r7, #0]

	return cp;
 8004b66:	683b      	ldr	r3, [r7, #0]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	37d0      	adds	r7, #208	; 0xd0
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <dns_answer>:
 * Arguments   : msg - is a pointer to the reply message
 *               cp  - is a pointer to the answer record.
 * Returns     : a pointer the to next record.
 */
uint8_t * dns_answer(uint8_t * msg, uint8_t * cp, uint8_t * ip_from_dns)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b0b6      	sub	sp, #216	; 0xd8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
	int len, type;
	char name[MAXCNAME];

	len = parse_name(msg, cp, name, MAXCNAME);
 8004b7c:	f107 0210 	add.w	r2, r7, #16
 8004b80:	23c0      	movs	r3, #192	; 0xc0
 8004b82:	68b9      	ldr	r1, [r7, #8]
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f7ff ff47 	bl	8004a18 <parse_name>
 8004b8a:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4

	if (len == -1) return 0;
 8004b8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b96:	d101      	bne.n	8004b9c <dns_answer+0x2c>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	e0dd      	b.n	8004d58 <dns_answer+0x1e8>

	cp += len;
 8004b9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	60bb      	str	r3, [r7, #8]
	type = get16(cp);
 8004ba6:	68b8      	ldr	r0, [r7, #8]
 8004ba8:	f7ff ff03 	bl	80049b2 <get16>
 8004bac:	4603      	mov	r3, r0
 8004bae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	cp += 2;		/* type */
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	3302      	adds	r3, #2
 8004bb6:	60bb      	str	r3, [r7, #8]
	cp += 2;		/* class */
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	3302      	adds	r3, #2
 8004bbc:	60bb      	str	r3, [r7, #8]
	cp += 4;		/* ttl */
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	3304      	adds	r3, #4
 8004bc2:	60bb      	str	r3, [r7, #8]
	cp += 2;		/* len */
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	3302      	adds	r3, #2
 8004bc8:	60bb      	str	r3, [r7, #8]


	switch (type)
 8004bca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	2b0f      	cmp	r3, #15
 8004bd2:	f200 80bf 	bhi.w	8004d54 <dns_answer+0x1e4>
 8004bd6:	a201      	add	r2, pc, #4	; (adr r2, 8004bdc <dns_answer+0x6c>)
 8004bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bdc:	08004c1d 	.word	0x08004c1d
 8004be0:	08004c55 	.word	0x08004c55
 8004be4:	08004d55 	.word	0x08004d55
 8004be8:	08004d55 	.word	0x08004d55
 8004bec:	08004c55 	.word	0x08004c55
 8004bf0:	08004ce1 	.word	0x08004ce1
 8004bf4:	08004c55 	.word	0x08004c55
 8004bf8:	08004c55 	.word	0x08004c55
 8004bfc:	08004c55 	.word	0x08004c55
 8004c00:	08004d55 	.word	0x08004d55
 8004c04:	08004d55 	.word	0x08004d55
 8004c08:	08004c55 	.word	0x08004c55
 8004c0c:	08004c81 	.word	0x08004c81
 8004c10:	08004d55 	.word	0x08004d55
 8004c14:	08004caf 	.word	0x08004caf
 8004c18:	08004d55 	.word	0x08004d55
	{
	case TYPE_A:
		/* Just read the address directly into the structure */
		ip_from_dns[0] = *cp++;
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	1c5a      	adds	r2, r3, #1
 8004c20:	60ba      	str	r2, [r7, #8]
 8004c22:	781a      	ldrb	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	701a      	strb	r2, [r3, #0]
		ip_from_dns[1] = *cp++;
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	60ba      	str	r2, [r7, #8]
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	3201      	adds	r2, #1
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	7013      	strb	r3, [r2, #0]
		ip_from_dns[2] = *cp++;
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	1c5a      	adds	r2, r3, #1
 8004c3a:	60ba      	str	r2, [r7, #8]
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	3202      	adds	r2, #2
 8004c40:	781b      	ldrb	r3, [r3, #0]
 8004c42:	7013      	strb	r3, [r2, #0]
		ip_from_dns[3] = *cp++;
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	1c5a      	adds	r2, r3, #1
 8004c48:	60ba      	str	r2, [r7, #8]
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	3203      	adds	r2, #3
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	7013      	strb	r3, [r2, #0]
		break;
 8004c52:	e080      	b.n	8004d56 <dns_answer+0x1e6>
	case TYPE_MR:
	case TYPE_NS:
	case TYPE_PTR:
		/* These types all consist of a single domain name */
		/* convert it to ascii format */
		len = parse_name(msg, cp, name, MAXCNAME);
 8004c54:	f107 0210 	add.w	r2, r7, #16
 8004c58:	23c0      	movs	r3, #192	; 0xc0
 8004c5a:	68b9      	ldr	r1, [r7, #8]
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f7ff fedb 	bl	8004a18 <parse_name>
 8004c62:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		if (len == -1) return 0;
 8004c66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c6e:	d101      	bne.n	8004c74 <dns_answer+0x104>
 8004c70:	2300      	movs	r3, #0
 8004c72:	e071      	b.n	8004d58 <dns_answer+0x1e8>

		cp += len;
 8004c74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	60bb      	str	r3, [r7, #8]
		break;
 8004c7e:	e06a      	b.n	8004d56 <dns_answer+0x1e6>
	case TYPE_HINFO:
		len = *cp++;
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	1c5a      	adds	r2, r3, #1
 8004c84:	60ba      	str	r2, [r7, #8]
 8004c86:	781b      	ldrb	r3, [r3, #0]
 8004c88:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		cp += len;
 8004c8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	4413      	add	r3, r2
 8004c94:	60bb      	str	r3, [r7, #8]

		len = *cp++;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	1c5a      	adds	r2, r3, #1
 8004c9a:	60ba      	str	r2, [r7, #8]
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		cp += len;
 8004ca2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ca6:	68ba      	ldr	r2, [r7, #8]
 8004ca8:	4413      	add	r3, r2
 8004caa:	60bb      	str	r3, [r7, #8]
		break;
 8004cac:	e053      	b.n	8004d56 <dns_answer+0x1e6>
	case TYPE_MX:
		cp += 2;
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	3302      	adds	r3, #2
 8004cb2:	60bb      	str	r3, [r7, #8]
		/* Get domain name of exchanger */
		len = parse_name(msg, cp, name, MAXCNAME);
 8004cb4:	f107 0210 	add.w	r2, r7, #16
 8004cb8:	23c0      	movs	r3, #192	; 0xc0
 8004cba:	68b9      	ldr	r1, [r7, #8]
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f7ff feab 	bl	8004a18 <parse_name>
 8004cc2:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		if (len == -1) return 0;
 8004cc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cce:	d101      	bne.n	8004cd4 <dns_answer+0x164>
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e041      	b.n	8004d58 <dns_answer+0x1e8>

		cp += len;
 8004cd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	4413      	add	r3, r2
 8004cdc:	60bb      	str	r3, [r7, #8]
		break;
 8004cde:	e03a      	b.n	8004d56 <dns_answer+0x1e6>
	case TYPE_SOA:
		/* Get domain name of name server */
		len = parse_name(msg, cp, name, MAXCNAME);
 8004ce0:	f107 0210 	add.w	r2, r7, #16
 8004ce4:	23c0      	movs	r3, #192	; 0xc0
 8004ce6:	68b9      	ldr	r1, [r7, #8]
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f7ff fe95 	bl	8004a18 <parse_name>
 8004cee:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		if (len == -1) return 0;
 8004cf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cfa:	d101      	bne.n	8004d00 <dns_answer+0x190>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	e02b      	b.n	8004d58 <dns_answer+0x1e8>

		cp += len;
 8004d00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d04:	68ba      	ldr	r2, [r7, #8]
 8004d06:	4413      	add	r3, r2
 8004d08:	60bb      	str	r3, [r7, #8]

		/* Get domain name of responsible person */
		len = parse_name(msg, cp, name, MAXCNAME);
 8004d0a:	f107 0210 	add.w	r2, r7, #16
 8004d0e:	23c0      	movs	r3, #192	; 0xc0
 8004d10:	68b9      	ldr	r1, [r7, #8]
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f7ff fe80 	bl	8004a18 <parse_name>
 8004d18:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		if (len == -1) return 0;
 8004d1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d24:	d101      	bne.n	8004d2a <dns_answer+0x1ba>
 8004d26:	2300      	movs	r3, #0
 8004d28:	e016      	b.n	8004d58 <dns_answer+0x1e8>

		cp += len;
 8004d2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d2e:	68ba      	ldr	r2, [r7, #8]
 8004d30:	4413      	add	r3, r2
 8004d32:	60bb      	str	r3, [r7, #8]

		cp += 4;
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	3304      	adds	r3, #4
 8004d38:	60bb      	str	r3, [r7, #8]
		cp += 4;
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	3304      	adds	r3, #4
 8004d3e:	60bb      	str	r3, [r7, #8]
		cp += 4;
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	3304      	adds	r3, #4
 8004d44:	60bb      	str	r3, [r7, #8]
		cp += 4;
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	3304      	adds	r3, #4
 8004d4a:	60bb      	str	r3, [r7, #8]
		cp += 4;
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	3304      	adds	r3, #4
 8004d50:	60bb      	str	r3, [r7, #8]
		break;
 8004d52:	e000      	b.n	8004d56 <dns_answer+0x1e6>
	case TYPE_TXT:
		/* Just stash */
		break;
	default:
		/* Ignore */
		break;
 8004d54:	bf00      	nop
	}

	return cp;
 8004d56:	68bb      	ldr	r3, [r7, #8]
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	37d8      	adds	r7, #216	; 0xd8
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <parseDNSMSG>:
 * Returns     : -1 - Domain name lenght is too big
 *                0 - Fail (Timout or parse error)
 *                1 - Success,
 */
int8_t parseDNSMSG(struct dhdr * pdhdr, uint8_t * pbuf, uint8_t * ip_from_dns)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b088      	sub	sp, #32
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	607a      	str	r2, [r7, #4]
	uint16_t tmp;
	uint16_t i;
	uint8_t * msg;
	uint8_t * cp;

	msg = pbuf;
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	617b      	str	r3, [r7, #20]
	memset(pdhdr, 0, sizeof(*pdhdr));
 8004d70:	2212      	movs	r2, #18
 8004d72:	2100      	movs	r1, #0
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f000 fa65 	bl	8005244 <memset>

	pdhdr->id = get16(&msg[0]);
 8004d7a:	6978      	ldr	r0, [r7, #20]
 8004d7c:	f7ff fe19 	bl	80049b2 <get16>
 8004d80:	4603      	mov	r3, r0
 8004d82:	461a      	mov	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	801a      	strh	r2, [r3, #0]
	tmp = get16(&msg[2]);
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	3302      	adds	r3, #2
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7ff fe10 	bl	80049b2 <get16>
 8004d92:	4603      	mov	r3, r0
 8004d94:	827b      	strh	r3, [r7, #18]
	if (tmp & 0x8000) pdhdr->qr = 1;
 8004d96:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	da02      	bge.n	8004da4 <parseDNSMSG+0x44>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2201      	movs	r2, #1
 8004da2:	709a      	strb	r2, [r3, #2]

	pdhdr->opcode = (tmp >> 11) & 0xf;
 8004da4:	8a7b      	ldrh	r3, [r7, #18]
 8004da6:	0adb      	lsrs	r3, r3, #11
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	f003 030f 	and.w	r3, r3, #15
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	70da      	strb	r2, [r3, #3]

	if (tmp & 0x0400) pdhdr->aa = 1;
 8004db6:	8a7b      	ldrh	r3, [r7, #18]
 8004db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d002      	beq.n	8004dc6 <parseDNSMSG+0x66>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	711a      	strb	r2, [r3, #4]
	if (tmp & 0x0200) pdhdr->tc = 1;
 8004dc6:	8a7b      	ldrh	r3, [r7, #18]
 8004dc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d002      	beq.n	8004dd6 <parseDNSMSG+0x76>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	715a      	strb	r2, [r3, #5]
	if (tmp & 0x0100) pdhdr->rd = 1;
 8004dd6:	8a7b      	ldrh	r3, [r7, #18]
 8004dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d002      	beq.n	8004de6 <parseDNSMSG+0x86>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2201      	movs	r2, #1
 8004de4:	719a      	strb	r2, [r3, #6]
	if (tmp & 0x0080) pdhdr->ra = 1;
 8004de6:	8a7b      	ldrh	r3, [r7, #18]
 8004de8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <parseDNSMSG+0x96>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2201      	movs	r2, #1
 8004df4:	71da      	strb	r2, [r3, #7]

	pdhdr->rcode = tmp & 0xf;
 8004df6:	8a7b      	ldrh	r3, [r7, #18]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	f003 030f 	and.w	r3, r3, #15
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	721a      	strb	r2, [r3, #8]
	pdhdr->qdcount = get16(&msg[4]);
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	3304      	adds	r3, #4
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff fdd2 	bl	80049b2 <get16>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	461a      	mov	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	815a      	strh	r2, [r3, #10]
	pdhdr->ancount = get16(&msg[6]);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	3306      	adds	r3, #6
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7ff fdc9 	bl	80049b2 <get16>
 8004e20:	4603      	mov	r3, r0
 8004e22:	461a      	mov	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	819a      	strh	r2, [r3, #12]
	pdhdr->nscount = get16(&msg[8]);
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	3308      	adds	r3, #8
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7ff fdc0 	bl	80049b2 <get16>
 8004e32:	4603      	mov	r3, r0
 8004e34:	461a      	mov	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	81da      	strh	r2, [r3, #14]
	pdhdr->arcount = get16(&msg[10]);
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	330a      	adds	r3, #10
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7ff fdb7 	bl	80049b2 <get16>
 8004e44:	4603      	mov	r3, r0
 8004e46:	461a      	mov	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	821a      	strh	r2, [r3, #16]


	/* Now parse the variable length sections */
	cp = &msg[12];
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	330c      	adds	r3, #12
 8004e50:	61bb      	str	r3, [r7, #24]

	/* Question section */
	for (i = 0; i < pdhdr->qdcount; i++)
 8004e52:	2300      	movs	r3, #0
 8004e54:	83fb      	strh	r3, [r7, #30]
 8004e56:	e00d      	b.n	8004e74 <parseDNSMSG+0x114>
	{
		cp = dns_question(msg, cp);
 8004e58:	69b9      	ldr	r1, [r7, #24]
 8004e5a:	6978      	ldr	r0, [r7, #20]
 8004e5c:	f7ff fe63 	bl	8004b26 <dns_question>
 8004e60:	61b8      	str	r0, [r7, #24]
   #ifdef _DNS_DEUBG_
      printf("MAX_DOMAIN_NAME is too small, it should be redfine in dns.h");
   #endif
		if(!cp) return -1;
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d102      	bne.n	8004e6e <parseDNSMSG+0x10e>
 8004e68:	f04f 33ff 	mov.w	r3, #4294967295
 8004e6c:	e03b      	b.n	8004ee6 <parseDNSMSG+0x186>
	for (i = 0; i < pdhdr->qdcount; i++)
 8004e6e:	8bfb      	ldrh	r3, [r7, #30]
 8004e70:	3301      	adds	r3, #1
 8004e72:	83fb      	strh	r3, [r7, #30]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	895b      	ldrh	r3, [r3, #10]
 8004e78:	8bfa      	ldrh	r2, [r7, #30]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d3ec      	bcc.n	8004e58 <parseDNSMSG+0xf8>
	}

	/* Answer section */
	for (i = 0; i < pdhdr->ancount; i++)
 8004e7e:	2300      	movs	r3, #0
 8004e80:	83fb      	strh	r3, [r7, #30]
 8004e82:	e00e      	b.n	8004ea2 <parseDNSMSG+0x142>
	{
		cp = dns_answer(msg, cp, ip_from_dns);
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	69b9      	ldr	r1, [r7, #24]
 8004e88:	6978      	ldr	r0, [r7, #20]
 8004e8a:	f7ff fe71 	bl	8004b70 <dns_answer>
 8004e8e:	61b8      	str	r0, [r7, #24]
   #ifdef _DNS_DEUBG_
      printf("MAX_DOMAIN_NAME is too small, it should be redfine in dns.h");
   #endif
		if(!cp) return -1;
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d102      	bne.n	8004e9c <parseDNSMSG+0x13c>
 8004e96:	f04f 33ff 	mov.w	r3, #4294967295
 8004e9a:	e024      	b.n	8004ee6 <parseDNSMSG+0x186>
	for (i = 0; i < pdhdr->ancount; i++)
 8004e9c:	8bfb      	ldrh	r3, [r7, #30]
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	83fb      	strh	r3, [r7, #30]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	899b      	ldrh	r3, [r3, #12]
 8004ea6:	8bfa      	ldrh	r2, [r7, #30]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d3eb      	bcc.n	8004e84 <parseDNSMSG+0x124>
	}

	/* Name server (authority) section */
	for (i = 0; i < pdhdr->nscount; i++)
 8004eac:	2300      	movs	r3, #0
 8004eae:	83fb      	strh	r3, [r7, #30]
 8004eb0:	e002      	b.n	8004eb8 <parseDNSMSG+0x158>
 8004eb2:	8bfb      	ldrh	r3, [r7, #30]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	83fb      	strh	r3, [r7, #30]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	89db      	ldrh	r3, [r3, #14]
 8004ebc:	8bfa      	ldrh	r2, [r7, #30]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d3f7      	bcc.n	8004eb2 <parseDNSMSG+0x152>
	{
		;
	}

	/* Additional section */
	for (i = 0; i < pdhdr->arcount; i++)
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	83fb      	strh	r3, [r7, #30]
 8004ec6:	e002      	b.n	8004ece <parseDNSMSG+0x16e>
 8004ec8:	8bfb      	ldrh	r3, [r7, #30]
 8004eca:	3301      	adds	r3, #1
 8004ecc:	83fb      	strh	r3, [r7, #30]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8a1b      	ldrh	r3, [r3, #16]
 8004ed2:	8bfa      	ldrh	r2, [r7, #30]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d3f7      	bcc.n	8004ec8 <parseDNSMSG+0x168>
	{
		;
	}

	if(pdhdr->rcode == 0) return 1;		// No error
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	7a1b      	ldrb	r3, [r3, #8]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d101      	bne.n	8004ee4 <parseDNSMSG+0x184>
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e000      	b.n	8004ee6 <parseDNSMSG+0x186>
	else return 0;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3720      	adds	r7, #32
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <dns_makequery>:
 *               buf  - is a pointer to the buffer for DNS message.
 *               len  - is the MAX. size of buffer.
 * Returns     : the pointer to the DNS message.
 */
int16_t dns_makequery(uint16_t op, char * name, uint8_t * buf, uint16_t len)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b0b8      	sub	sp, #224	; 0xe0
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	607a      	str	r2, [r7, #4]
 8004efa:	461a      	mov	r2, r3
 8004efc:	4603      	mov	r3, r0
 8004efe:	81fb      	strh	r3, [r7, #14]
 8004f00:	4613      	mov	r3, r2
 8004f02:	81bb      	strh	r3, [r7, #12]
	char sname[MAXCNAME];
	char *dname;
	uint16_t p;
	uint16_t dlen;

	cp = buf;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

	DNS_MSGID++;
 8004f0a:	4b57      	ldr	r3, [pc, #348]	; (8005068 <dns_makequery+0x178>)
 8004f0c:	881b      	ldrh	r3, [r3, #0]
 8004f0e:	3301      	adds	r3, #1
 8004f10:	b29a      	uxth	r2, r3
 8004f12:	4b55      	ldr	r3, [pc, #340]	; (8005068 <dns_makequery+0x178>)
 8004f14:	801a      	strh	r2, [r3, #0]
	cp = put16(cp, DNS_MSGID);
 8004f16:	4b54      	ldr	r3, [pc, #336]	; (8005068 <dns_makequery+0x178>)
 8004f18:	881b      	ldrh	r3, [r3, #0]
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8004f20:	f7ff fd5f 	bl	80049e2 <put16>
 8004f24:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	p = (op << 11) | 0x0100;			/* Recursion desired */
 8004f28:	89fb      	ldrh	r3, [r7, #14]
 8004f2a:	02db      	lsls	r3, r3, #11
 8004f2c:	b21b      	sxth	r3, r3
 8004f2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f32:	b21b      	sxth	r3, r3
 8004f34:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	cp = put16(cp, p);
 8004f38:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8004f42:	f7ff fd4e 	bl	80049e2 <put16>
 8004f46:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	cp = put16(cp, 1);
 8004f4a:	2101      	movs	r1, #1
 8004f4c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8004f50:	f7ff fd47 	bl	80049e2 <put16>
 8004f54:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	cp = put16(cp, 0);
 8004f58:	2100      	movs	r1, #0
 8004f5a:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8004f5e:	f7ff fd40 	bl	80049e2 <put16>
 8004f62:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	cp = put16(cp, 0);
 8004f66:	2100      	movs	r1, #0
 8004f68:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8004f6c:	f7ff fd39 	bl	80049e2 <put16>
 8004f70:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	cp = put16(cp, 0);
 8004f74:	2100      	movs	r1, #0
 8004f76:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8004f7a:	f7ff fd32 	bl	80049e2 <put16>
 8004f7e:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

	strcpy(sname, name);
 8004f82:	f107 0310 	add.w	r3, r7, #16
 8004f86:	68b9      	ldr	r1, [r7, #8]
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f000 f970 	bl	800526e <strcpy>
	dname = sname;
 8004f8e:	f107 0310 	add.w	r3, r7, #16
 8004f92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	dlen = strlen(dname);
 8004f96:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8004f9a:	f7fb f915 	bl	80001c8 <strlen>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	for (;;)
	{
		/* Look for next dot */
		cp1 = strchr(dname, '.');
 8004fa4:	212e      	movs	r1, #46	; 0x2e
 8004fa6:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8004faa:	f000 f953 	bl	8005254 <strchr>
 8004fae:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0

		if (cp1 != NULL) len = cp1 - dname;	/* More to come */
 8004fb2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d006      	beq.n	8004fc8 <dns_makequery+0xd8>
 8004fba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004fbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	81bb      	strh	r3, [r7, #12]
 8004fc6:	e002      	b.n	8004fce <dns_makequery+0xde>
		else len = dlen;			/* Last component */
 8004fc8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8004fcc:	81bb      	strh	r3, [r7, #12]

		*cp++ = len;				/* Write length of component */
 8004fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004fd8:	89ba      	ldrh	r2, [r7, #12]
 8004fda:	b2d2      	uxtb	r2, r2
 8004fdc:	701a      	strb	r2, [r3, #0]
		if (len == 0) break;
 8004fde:	89bb      	ldrh	r3, [r7, #12]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d029      	beq.n	8005038 <dns_makequery+0x148>

		/* Copy component up to (but not including) dot */
		strncpy((char *)cp, dname, len);
 8004fe4:	89bb      	ldrh	r3, [r7, #12]
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8004fec:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8004ff0:	f000 f945 	bl	800527e <strncpy>
		cp += len;
 8004ff4:	89bb      	ldrh	r3, [r7, #12]
 8004ff6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004ffa:	4413      	add	r3, r2
 8004ffc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
		if (cp1 == NULL)
 8005000:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d107      	bne.n	8005018 <dns_makequery+0x128>
		{
			*cp++ = 0;			/* Last one; write null and finish */
 8005008:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005012:	2200      	movs	r2, #0
 8005014:	701a      	strb	r2, [r3, #0]
			break;
 8005016:	e010      	b.n	800503a <dns_makequery+0x14a>
		}
		dname += len+1;
 8005018:	89bb      	ldrh	r3, [r7, #12]
 800501a:	3301      	adds	r3, #1
 800501c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8005020:	4413      	add	r3, r2
 8005022:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		dlen -= len+1;
 8005026:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 800502a:	89bb      	ldrh	r3, [r7, #12]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	b29b      	uxth	r3, r3
 8005030:	3b01      	subs	r3, #1
 8005032:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
		cp1 = strchr(dname, '.');
 8005036:	e7b5      	b.n	8004fa4 <dns_makequery+0xb4>
		if (len == 0) break;
 8005038:	bf00      	nop
	}

	cp = put16(cp, 0x0001);				/* type */
 800503a:	2101      	movs	r1, #1
 800503c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8005040:	f7ff fccf 	bl	80049e2 <put16>
 8005044:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	cp = put16(cp, 0x0001);				/* class */
 8005048:	2101      	movs	r1, #1
 800504a:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 800504e:	f7ff fcc8 	bl	80049e2 <put16>
 8005052:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

	return ((int16_t)((uint32_t)(cp) - (uint32_t)(buf)));
 8005056:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	b21b      	sxth	r3, r3
}
 8005060:	4618      	mov	r0, r3
 8005062:	37e0      	adds	r7, #224	; 0xe0
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	200010f2 	.word	0x200010f2

0800506c <check_DNS_timeout>:
 * Returns     : -1 - timeout occurred, 0 - timer over, but no timeout, 1 - no timer over, no timeout occur
 * Note        : timeout : retry count and timer both over.
 */

int8_t check_DNS_timeout(void)
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0

	if(dns_1s_tick >= DNS_WAIT_TIME)
 8005070:	4b0f      	ldr	r3, [pc, #60]	; (80050b0 <check_DNS_timeout+0x44>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2b02      	cmp	r3, #2
 8005076:	d914      	bls.n	80050a2 <check_DNS_timeout+0x36>
	{
		dns_1s_tick = 0;
 8005078:	4b0d      	ldr	r3, [pc, #52]	; (80050b0 <check_DNS_timeout+0x44>)
 800507a:	2200      	movs	r2, #0
 800507c:	601a      	str	r2, [r3, #0]
		if(retry_count >= MAX_DNS_RETRY) {
 800507e:	4b0d      	ldr	r3, [pc, #52]	; (80050b4 <check_DNS_timeout+0x48>)
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d905      	bls.n	8005092 <check_DNS_timeout+0x26>
			retry_count = 0;
 8005086:	4b0b      	ldr	r3, [pc, #44]	; (80050b4 <check_DNS_timeout+0x48>)
 8005088:	2200      	movs	r2, #0
 800508a:	701a      	strb	r2, [r3, #0]
			return -1; // timeout occurred
 800508c:	f04f 33ff 	mov.w	r3, #4294967295
 8005090:	e008      	b.n	80050a4 <check_DNS_timeout+0x38>
		}
		retry_count++;
 8005092:	4b08      	ldr	r3, [pc, #32]	; (80050b4 <check_DNS_timeout+0x48>)
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	3301      	adds	r3, #1
 8005098:	b2da      	uxtb	r2, r3
 800509a:	4b06      	ldr	r3, [pc, #24]	; (80050b4 <check_DNS_timeout+0x48>)
 800509c:	701a      	strb	r2, [r3, #0]
		return 0; // timer over, but no timeout
 800509e:	2300      	movs	r3, #0
 80050a0:	e000      	b.n	80050a4 <check_DNS_timeout+0x38>
	}

	return 1; // no timer over, no timeout occur
 80050a2:	2301      	movs	r3, #1
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	200010f4 	.word	0x200010f4
 80050b4:	200010f8 	.word	0x200010f8

080050b8 <DNS_init>:



/* DNS CLIENT INIT */
void DNS_init(uint8_t s, uint8_t * buf)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	4603      	mov	r3, r0
 80050c0:	6039      	str	r1, [r7, #0]
 80050c2:	71fb      	strb	r3, [r7, #7]
	DNS_SOCKET = s; // SOCK_DNS
 80050c4:	4a07      	ldr	r2, [pc, #28]	; (80050e4 <DNS_init+0x2c>)
 80050c6:	79fb      	ldrb	r3, [r7, #7]
 80050c8:	7013      	strb	r3, [r2, #0]
	pDNSMSG = buf; // User's shared buffer
 80050ca:	4a07      	ldr	r2, [pc, #28]	; (80050e8 <DNS_init+0x30>)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	6013      	str	r3, [r2, #0]
	DNS_MSGID = DNS_MSG_ID;
 80050d0:	4b06      	ldr	r3, [pc, #24]	; (80050ec <DNS_init+0x34>)
 80050d2:	f241 1222 	movw	r2, #4386	; 0x1122
 80050d6:	801a      	strh	r2, [r3, #0]
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr
 80050e4:	200010f0 	.word	0x200010f0
 80050e8:	200010ec 	.word	0x200010ec
 80050ec:	200010f2 	.word	0x200010f2

080050f0 <DNS_run>:

/* DNS CLIENT RUN */
int8_t DNS_run(uint8_t * dns_ip, uint8_t * name, uint8_t * ip_from_dns)
{
 80050f0:	b590      	push	{r4, r7, lr}
 80050f2:	b08f      	sub	sp, #60	; 0x3c
 80050f4:	af02      	add	r7, sp, #8
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
	struct dhdr dhp;
	uint8_t ip[4];
	uint16_t len, port;
	int8_t ret_check_timeout;

	retry_count = 0;
 80050fc:	4b3b      	ldr	r3, [pc, #236]	; (80051ec <DNS_run+0xfc>)
 80050fe:	2200      	movs	r2, #0
 8005100:	701a      	strb	r2, [r3, #0]
	dns_1s_tick = 0;
 8005102:	4b3b      	ldr	r3, [pc, #236]	; (80051f0 <DNS_run+0x100>)
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]

   // Socket open
   socket(DNS_SOCKET, Sn_MR_UDP, 0, 0);
 8005108:	4b3a      	ldr	r3, [pc, #232]	; (80051f4 <DNS_run+0x104>)
 800510a:	7818      	ldrb	r0, [r3, #0]
 800510c:	2300      	movs	r3, #0
 800510e:	2200      	movs	r2, #0
 8005110:	2102      	movs	r1, #2
 8005112:	f7fd f8cb 	bl	80022ac <socket>

#ifdef _DNS_DEBUG_
	printf("> DNS Query to DNS Server : %d.%d.%d.%d\r\n", dns_ip[0], dns_ip[1], dns_ip[2], dns_ip[3]);
#endif

	len = dns_makequery(0, (char *)name, pDNSMSG, MAX_DNS_BUF_SIZE);
 8005116:	4b38      	ldr	r3, [pc, #224]	; (80051f8 <DNS_run+0x108>)
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800511e:	68b9      	ldr	r1, [r7, #8]
 8005120:	2000      	movs	r0, #0
 8005122:	f7ff fee5 	bl	8004ef0 <dns_makequery>
 8005126:	4603      	mov	r3, r0
 8005128:	85fb      	strh	r3, [r7, #46]	; 0x2e
	sendto(DNS_SOCKET, pDNSMSG, len, dns_ip, IPPORT_DOMAIN);
 800512a:	4b32      	ldr	r3, [pc, #200]	; (80051f4 <DNS_run+0x104>)
 800512c:	7818      	ldrb	r0, [r3, #0]
 800512e:	4b32      	ldr	r3, [pc, #200]	; (80051f8 <DNS_run+0x108>)
 8005130:	6819      	ldr	r1, [r3, #0]
 8005132:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005134:	2335      	movs	r3, #53	; 0x35
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f7fd fa21 	bl	8002580 <sendto>

	while (1)
	{
		if ((len = getSn_RX_RSR(DNS_SOCKET)) > 0)
 800513e:	4b2d      	ldr	r3, [pc, #180]	; (80051f4 <DNS_run+0x104>)
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	4618      	mov	r0, r3
 8005144:	f7fc fe55 	bl	8001df2 <getSn_RX_RSR>
 8005148:	4603      	mov	r3, r0
 800514a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800514c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800514e:	2b00      	cmp	r3, #0
 8005150:	d029      	beq.n	80051a6 <DNS_run+0xb6>
		{
			if (len > MAX_DNS_BUF_SIZE) len = MAX_DNS_BUF_SIZE;
 8005152:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005154:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005158:	d902      	bls.n	8005160 <DNS_run+0x70>
 800515a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800515e:	85fb      	strh	r3, [r7, #46]	; 0x2e
			len = recvfrom(DNS_SOCKET, pDNSMSG, len, ip, &port);
 8005160:	4b24      	ldr	r3, [pc, #144]	; (80051f4 <DNS_run+0x104>)
 8005162:	7818      	ldrb	r0, [r3, #0]
 8005164:	4b24      	ldr	r3, [pc, #144]	; (80051f8 <DNS_run+0x108>)
 8005166:	6819      	ldr	r1, [r3, #0]
 8005168:	f107 0414 	add.w	r4, r7, #20
 800516c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800516e:	f107 0312 	add.w	r3, r7, #18
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	4623      	mov	r3, r4
 8005176:	f7fd fb59 	bl	800282c <recvfrom>
 800517a:	4603      	mov	r3, r0
 800517c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      #ifdef _DNS_DEBUG_
	      printf("> Receive DNS message from %d.%d.%d.%d(%d). len = %d\r\n", ip[0], ip[1], ip[2], ip[3],port,len);
      #endif
         ret = parseDNSMSG(&dhp, pDNSMSG, ip_from_dns);
 800517e:	4b1e      	ldr	r3, [pc, #120]	; (80051f8 <DNS_run+0x108>)
 8005180:	6819      	ldr	r1, [r3, #0]
 8005182:	f107 0318 	add.w	r3, r7, #24
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	4618      	mov	r0, r3
 800518a:	f7ff fde9 	bl	8004d60 <parseDNSMSG>
 800518e:	4603      	mov	r3, r0
 8005190:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			break;
 8005194:	bf00      	nop
			printf("> DNS Timeout\r\n");
#endif
			sendto(DNS_SOCKET, pDNSMSG, len, dns_ip, IPPORT_DOMAIN);
		}
	}
	close(DNS_SOCKET);
 8005196:	4b17      	ldr	r3, [pc, #92]	; (80051f4 <DNS_run+0x104>)
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	4618      	mov	r0, r3
 800519c:	f7fd f98a 	bl	80024b4 <close>
	// Return value
	// 0 > :  failed / 1 - success
	return ret;
 80051a0:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 80051a4:	e01e      	b.n	80051e4 <DNS_run+0xf4>
		ret_check_timeout = check_DNS_timeout();
 80051a6:	f7ff ff61 	bl	800506c <check_DNS_timeout>
 80051aa:	4603      	mov	r3, r0
 80051ac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		if (ret_check_timeout < 0) {
 80051b0:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	da06      	bge.n	80051c6 <DNS_run+0xd6>
			close(DNS_SOCKET);
 80051b8:	4b0e      	ldr	r3, [pc, #56]	; (80051f4 <DNS_run+0x104>)
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	4618      	mov	r0, r3
 80051be:	f7fd f979 	bl	80024b4 <close>
			return 0; // timeout occurred
 80051c2:	2300      	movs	r3, #0
 80051c4:	e00e      	b.n	80051e4 <DNS_run+0xf4>
		else if (ret_check_timeout == 0) {
 80051c6:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1b7      	bne.n	800513e <DNS_run+0x4e>
			sendto(DNS_SOCKET, pDNSMSG, len, dns_ip, IPPORT_DOMAIN);
 80051ce:	4b09      	ldr	r3, [pc, #36]	; (80051f4 <DNS_run+0x104>)
 80051d0:	7818      	ldrb	r0, [r3, #0]
 80051d2:	4b09      	ldr	r3, [pc, #36]	; (80051f8 <DNS_run+0x108>)
 80051d4:	6819      	ldr	r1, [r3, #0]
 80051d6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80051d8:	2335      	movs	r3, #53	; 0x35
 80051da:	9300      	str	r3, [sp, #0]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f7fd f9cf 	bl	8002580 <sendto>
		if ((len = getSn_RX_RSR(DNS_SOCKET)) > 0)
 80051e2:	e7ac      	b.n	800513e <DNS_run+0x4e>
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3734      	adds	r7, #52	; 0x34
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd90      	pop	{r4, r7, pc}
 80051ec:	200010f8 	.word	0x200010f8
 80051f0:	200010f4 	.word	0x200010f4
 80051f4:	200010f0 	.word	0x200010f0
 80051f8:	200010ec 	.word	0x200010ec

080051fc <__libc_init_array>:
 80051fc:	b570      	push	{r4, r5, r6, lr}
 80051fe:	4d0d      	ldr	r5, [pc, #52]	; (8005234 <__libc_init_array+0x38>)
 8005200:	4c0d      	ldr	r4, [pc, #52]	; (8005238 <__libc_init_array+0x3c>)
 8005202:	1b64      	subs	r4, r4, r5
 8005204:	10a4      	asrs	r4, r4, #2
 8005206:	2600      	movs	r6, #0
 8005208:	42a6      	cmp	r6, r4
 800520a:	d109      	bne.n	8005220 <__libc_init_array+0x24>
 800520c:	4d0b      	ldr	r5, [pc, #44]	; (800523c <__libc_init_array+0x40>)
 800520e:	4c0c      	ldr	r4, [pc, #48]	; (8005240 <__libc_init_array+0x44>)
 8005210:	f000 f848 	bl	80052a4 <_init>
 8005214:	1b64      	subs	r4, r4, r5
 8005216:	10a4      	asrs	r4, r4, #2
 8005218:	2600      	movs	r6, #0
 800521a:	42a6      	cmp	r6, r4
 800521c:	d105      	bne.n	800522a <__libc_init_array+0x2e>
 800521e:	bd70      	pop	{r4, r5, r6, pc}
 8005220:	f855 3b04 	ldr.w	r3, [r5], #4
 8005224:	4798      	blx	r3
 8005226:	3601      	adds	r6, #1
 8005228:	e7ee      	b.n	8005208 <__libc_init_array+0xc>
 800522a:	f855 3b04 	ldr.w	r3, [r5], #4
 800522e:	4798      	blx	r3
 8005230:	3601      	adds	r6, #1
 8005232:	e7f2      	b.n	800521a <__libc_init_array+0x1e>
 8005234:	080052f8 	.word	0x080052f8
 8005238:	080052f8 	.word	0x080052f8
 800523c:	080052f8 	.word	0x080052f8
 8005240:	080052fc 	.word	0x080052fc

08005244 <memset>:
 8005244:	4402      	add	r2, r0
 8005246:	4603      	mov	r3, r0
 8005248:	4293      	cmp	r3, r2
 800524a:	d100      	bne.n	800524e <memset+0xa>
 800524c:	4770      	bx	lr
 800524e:	f803 1b01 	strb.w	r1, [r3], #1
 8005252:	e7f9      	b.n	8005248 <memset+0x4>

08005254 <strchr>:
 8005254:	b2c9      	uxtb	r1, r1
 8005256:	4603      	mov	r3, r0
 8005258:	f810 2b01 	ldrb.w	r2, [r0], #1
 800525c:	b11a      	cbz	r2, 8005266 <strchr+0x12>
 800525e:	428a      	cmp	r2, r1
 8005260:	d1f9      	bne.n	8005256 <strchr+0x2>
 8005262:	4618      	mov	r0, r3
 8005264:	4770      	bx	lr
 8005266:	2900      	cmp	r1, #0
 8005268:	bf18      	it	ne
 800526a:	2300      	movne	r3, #0
 800526c:	e7f9      	b.n	8005262 <strchr+0xe>

0800526e <strcpy>:
 800526e:	4603      	mov	r3, r0
 8005270:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005274:	f803 2b01 	strb.w	r2, [r3], #1
 8005278:	2a00      	cmp	r2, #0
 800527a:	d1f9      	bne.n	8005270 <strcpy+0x2>
 800527c:	4770      	bx	lr

0800527e <strncpy>:
 800527e:	b510      	push	{r4, lr}
 8005280:	3901      	subs	r1, #1
 8005282:	4603      	mov	r3, r0
 8005284:	b132      	cbz	r2, 8005294 <strncpy+0x16>
 8005286:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800528a:	f803 4b01 	strb.w	r4, [r3], #1
 800528e:	3a01      	subs	r2, #1
 8005290:	2c00      	cmp	r4, #0
 8005292:	d1f7      	bne.n	8005284 <strncpy+0x6>
 8005294:	441a      	add	r2, r3
 8005296:	2100      	movs	r1, #0
 8005298:	4293      	cmp	r3, r2
 800529a:	d100      	bne.n	800529e <strncpy+0x20>
 800529c:	bd10      	pop	{r4, pc}
 800529e:	f803 1b01 	strb.w	r1, [r3], #1
 80052a2:	e7f9      	b.n	8005298 <strncpy+0x1a>

080052a4 <_init>:
 80052a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a6:	bf00      	nop
 80052a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052aa:	bc08      	pop	{r3}
 80052ac:	469e      	mov	lr, r3
 80052ae:	4770      	bx	lr

080052b0 <_fini>:
 80052b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b2:	bf00      	nop
 80052b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052b6:	bc08      	pop	{r3}
 80052b8:	469e      	mov	lr, r3
 80052ba:	4770      	bx	lr
