{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638125547363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638125547363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 28 19:52:27 2021 " "Processing started: Sun Nov 28 19:52:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638125547363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125547363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stoppuhr -c stoppuhr " "Command: quartus_map --read_settings_files=on --write_settings_files=off stoppuhr -c stoppuhr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125547364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638125550012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638125550012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_seven-arch " "Found design unit 1: hex_to_seven-arch" {  } { { "hex_to_seven.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/hex_to_seven.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638125559874 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven " "Found entity 1: hex_to_seven" {  } { { "hex_to_seven.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/hex_to_seven.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638125559874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559874 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" stoppuhr.vhd(50) " "VHDL syntax error at stoppuhr.vhd(50) near text \":\";  expecting \")\", or \",\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement stoppuhr.vhd(51) " "VHDL syntax error at stoppuhr.vhd(51) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" stoppuhr.vhd(52) " "VHDL syntax error at stoppuhr.vhd(52) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" stoppuhr.vhd(53) " "VHDL syntax error at stoppuhr.vhd(53) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" stoppuhr.vhd(56) " "VHDL syntax error at stoppuhr.vhd(56) near text \":\";  expecting \")\", or \",\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement stoppuhr.vhd(57) " "VHDL syntax error at stoppuhr.vhd(57) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" stoppuhr.vhd(58) " "VHDL syntax error at stoppuhr.vhd(58) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" stoppuhr.vhd(59) " "VHDL syntax error at stoppuhr.vhd(59) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" stoppuhr.vhd(62) " "VHDL syntax error at stoppuhr.vhd(62) near text \":\";  expecting \")\", or \",\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement stoppuhr.vhd(63) " "VHDL syntax error at stoppuhr.vhd(63) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" stoppuhr.vhd(64) " "VHDL syntax error at stoppuhr.vhd(64) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559875 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" stoppuhr.vhd(65) " "VHDL syntax error at stoppuhr.vhd(65) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559876 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" stoppuhr.vhd(68) " "VHDL syntax error at stoppuhr.vhd(68) near text \":\";  expecting \")\", or \",\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559876 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement stoppuhr.vhd(69) " "VHDL syntax error at stoppuhr.vhd(69) near text \"out\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or a sequential statement" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559876 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" stoppuhr.vhd(70) " "VHDL syntax error at stoppuhr.vhd(70) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559876 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"(\", or \"'\", or \".\" stoppuhr.vhd(71) " "VHDL syntax error at stoppuhr.vhd(71) near text \"=>\";  expecting \"(\", or \"'\", or \".\"" {  } { { "stoppuhr.vhd" "" { Text "D:/TI_Praktikum/VHDL 2. versuch/stopuhr/stoppuhr_restored/stoppuhr.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stoppuhr.vhd 0 0 " "Found 0 design units, including 0 entities, in source file stoppuhr.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559876 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638125559978 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 28 19:52:39 2021 " "Processing ended: Sun Nov 28 19:52:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638125559978 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638125559978 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638125559978 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638125559978 ""}
