

================================================================
== Vivado HLS Report for 'yuv_filter_yuv_scale'
================================================================
* Date:           Fri Jun 10 19:55:11 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        yuv_filter_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40005|  2457605|  40005|  2457605|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |  40002|  2457602|         4|          1|          1| 40000 ~ 2457600 |    yes   |
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	7  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: Y_scale_read [1/1] 4.38ns
entry:13  %Y_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %Y_scale)

ST_1: U_scale_read [1/1] 4.38ns
entry:14  %U_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %U_scale)

ST_1: V_scale_read [1/1] 4.38ns
entry:15  %V_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %V_scale)

ST_1: width [1/1] 4.38ns
entry:16  %width = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_width)

ST_1: height [1/1] 4.38ns
entry:17  %height = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_height)

ST_1: stg_13 [1/1] 4.38ns
entry:18  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)

ST_1: stg_14 [1/1] 4.38ns
entry:19  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)


 <State 2>: 6.38ns
ST_2: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_17 [1/1] 0.00ns
entry:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_18 [1/1] 0.00ns
entry:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_19 [1/1] 0.00ns
entry:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_20 [1/1] 0.00ns
entry:4  %empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_21 [1/1] 0.00ns
entry:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_22 [1/1] 0.00ns
entry:6  %empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_23 [1/1] 0.00ns
entry:7  %empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_24 [1/1] 0.00ns
entry:8  %empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_25 [1/1] 0.00ns
entry:9  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_26 [1/1] 0.00ns
entry:10  %empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %V_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_27 [1/1] 0.00ns
entry:11  %empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %U_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_28 [1/1] 0.00ns
entry:12  %empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %Y_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: tmp_cast_i [1/1] 0.00ns
entry:20  %tmp_cast_i = zext i8 %Y_scale_read to i15

ST_2: tmp_1_cast_i [1/1] 0.00ns
entry:21  %tmp_1_cast_i = zext i8 %U_scale_read to i15

ST_2: tmp_2_cast_i [1/1] 0.00ns
entry:22  %tmp_2_cast_i = zext i8 %V_scale_read to i15

ST_2: cast [1/1] 0.00ns
entry:23  %cast = zext i16 %width to i32

ST_2: cast1 [1/1] 0.00ns
entry:24  %cast1 = zext i16 %height to i32

ST_2: bound [1/1] 6.38ns
entry:25  %bound = mul i32 %cast1, %cast

ST_2: stg_34 [1/1] 1.57ns
entry:26  br label %0


 <State 3>: 2.52ns
ST_3: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %entry ], [ %indvar_flatten_next, %.reset ]

ST_3: exitcond_flatten [1/1] 2.52ns
:1  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_3: indvar_flatten_next [1/1] 2.44ns
:2  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_3: stg_38 [1/1] 0.00ns
:3  br i1 %exitcond_flatten, label %.exit, label %.reset


 <State 4>: 4.38ns
ST_4: Y [1/1] 4.38ns
.reset:5  %Y = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch1)

ST_4: U [1/1] 4.38ns
.reset:6  %U = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch2)

ST_4: V [1/1] 4.38ns
.reset:7  %V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch3)


 <State 5>: 6.38ns
ST_5: tmp_6_cast_i [1/1] 0.00ns
.reset:8  %tmp_6_cast_i = zext i8 %Y to i15

ST_5: tmp_7_i [1/1] 6.38ns
.reset:9  %tmp_7_i = mul i15 %tmp_6_cast_i, %tmp_cast_i

ST_5: tmp_9_cast_i [1/1] 0.00ns
.reset:10  %tmp_9_cast_i = zext i8 %U to i15

ST_5: tmp_i [1/1] 6.38ns
.reset:11  %tmp_i = mul i15 %tmp_9_cast_i, %tmp_1_cast_i

ST_5: tmp_4_cast_i [1/1] 0.00ns
.reset:12  %tmp_4_cast_i = zext i8 %V to i15

ST_5: tmp_8_i [1/1] 6.38ns
.reset:13  %tmp_8_i = mul i15 %tmp_4_cast_i, %tmp_2_cast_i

ST_5: tmp_10_i [1/1] 0.00ns
.reset:14  %tmp_10_i = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_7_i, i32 7, i32 14)

ST_5: tmp_11_i [1/1] 0.00ns
.reset:16  %tmp_11_i = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_i, i32 7, i32 14)

ST_5: tmp_12_i [1/1] 0.00ns
.reset:18  %tmp_12_i = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_8_i, i32 7, i32 14)


 <State 6>: 4.38ns
ST_6: stg_51 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @YUV_SCALE_LOOP_X_YUV_SCALE_LOO)

ST_6: stg_52 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_6: stg_53 [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind

ST_6: tmp_14_i [1/1] 0.00ns
.reset:3  %tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)

ST_6: stg_55 [1/1] 0.00ns
.reset:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: stg_56 [1/1] 4.38ns
.reset:15  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %tmp_10_i)

ST_6: stg_57 [1/1] 4.38ns
.reset:17  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %tmp_11_i)

ST_6: stg_58 [1/1] 4.38ns
.reset:19  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %tmp_12_i)

ST_6: empty_29 [1/1] 0.00ns
.reset:20  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_14_i)

ST_6: stg_60 [1/1] 0.00ns
.reset:21  br label %0


 <State 7>: 0.00ns
ST_7: stg_61 [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
