# async_ripple_counter_up
RTL implementation and simulation of Async Ripple Counter Up using Verilog HDL and ModelSim
