<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>digilentinc.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>clock_forwarder</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>clock_forwarder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b8945aed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>clock_forwarder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b8945aed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5e1835a0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1e7559b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aRst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>InClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iCE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.iCE" xilinx:dependency="$kArch != &quot;zynquplus&quot;">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>OutClk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>kArch</spirit:name>
        <spirit:displayName>Karch</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kArch">artix7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/clock_forwarder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b8945aed</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/clock_forwarder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/clock_forwarder_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5e1835a0</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Clock forwarder with ODDR primitive</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">clock_forwarder_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kArch</spirit:name>
      <spirit:displayName>Karch</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.kArch">artix7</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">virtexuplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/FPGA_Features_and_Design/Clocking</xilinx:taxonomy>
        <xilinx:taxonomy>/FPGA_Features_and_Design/IO_Interfaces</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Clock forwarder with ODDR primitive</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_0</xilinx:autoFamilySupportLevel>
      <xilinx:vendorDisplayName>Digilent, Inc.</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.digilentinc.com</xilinx:vendorURL>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-12-04T08:50:45Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="digilentinc.com:ip:Clock forwarder:1.0_ARCHIVE_LOCATION">D:/dsdb/common-repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:clock_forwarder:1.0_ARCHIVE_LOCATION">c:/git/zuca_planning/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6975f36f_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a156756_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55da4964_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b41e023_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e89c3e7_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138c7b9b_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d715f51_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e53534_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4897aa66_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21bd45db_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb394d1_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fde96aa_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723d204e_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367d8465_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d7c479_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328b82af_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e454da0_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6ac800_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0cdb2b_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7816c437_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755f6d0b_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd412eb_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@910066c_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6422b5ed_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa0d169_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308ae9a9_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bb6deb_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7fdfde_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500d3a8c_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635cbce4_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf7494b_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0e384b_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e96b0b0_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4505cc21_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698ac733_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3255fddd_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364cbf68_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc54cbe_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657546bd_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c94d94_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442bf5ee_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cca5ab_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71da8fa6_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7a47d1_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a5a125_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384adef8_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47821213_ARCHIVE_LOCATION">c:/git/zuca_vivado/repo/vivado-library/ip/clock_forwarder_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a1dd3ea2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f1535e8f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c4aba55b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="eb4e066a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
