<!-- âœ¨ Custom GitHub Profile README âœ¨ -->
<p align="center">
  <img src="https://media.giphy.com/media/3o7abB06u9bNzA8lu8/giphy.gif" width="250"/>
</p>

<h1 align="center">ğŸ•ï¸ Hey, I'm <span style="color:#61dafb">Hani Ahmed</span></h1>

<p align="center">
  ğŸ”§ Digital Design Enthusiast | ğŸ Python Problem-Solver | ğŸ§  HDL Architect  
</p>

---

## ğŸ¯ About Me

```ascii
   _______   _       _        _          
  |__   __| (_)     (_)      | |         
     | |     _  __ _ _  ___  | |_  ___   
     | |    | |/ _` | |/ __| | __|/ _ \  
     | |    | | (_| | | (__  | |_| (_) | 
     |_|    |_|\__, |_|\___|  \__|\___/  
                __/ |                    
               |___/                     
```

ğŸ”¬ Electrical Engineering Student @ Toronto Metropolitan University (Co-op)  
ğŸ›  Crafting CPUs & Amplifiers | ğŸ§ª Testbench Tinkerer | ğŸ–¥ï¸ Microservices Builder  
ğŸ”€ Forever Debugging | ğŸ“Š Data-Driven Optimization  

---

## âš¡ Tech Stack

ğŸ”Œ **Hardware & Simulation:**  
`SystemVerilog` Â· `Verilog` Â· `VHDL` Â· `Quartus II` Â· `ModelSim` Â· `LTSpice` Â· `Multisim` Â· `Arduino`

ğŸ’» **Programming & Scripting:**  
`Python` Â· `C/C++` Â· `Java` Â· `Shell` Â· `SQL (Postgres)`

ğŸ” **Verification & Debugging:**  
Testbenches Â· RTL Sim Â· Waveform Analysis Â· FSMs Â· Timing Analysis

ğŸ§° **Tools & Platforms:**  
Linux Â· Git Â· VS Code Â· Eclipse Â· GitHub Actions Â· Render

---

## ğŸ§ª Project Highlights

ğŸ“¡ **RISC-V 5-Stage CPU** â€” HDL, ModelSim, Quartus  
ğŸ§  **FastAPI BobaCloud** â€” REST API, CI/CD, Pytest  
ğŸ® **Simon Memory Game** â€” Java, GUI Logic, Sound Feedback  
ğŸ“Š **Amplifier Circuits** â€” Common-Emitter / Common-Base / Multi-Stage  
ğŸ’¡ **Voltage Regulator & Diode Analysis** â€” Ripple Tests, Error Calculations  
ğŸ§± **PC Assembly & Debugging** â€” BIOS Config, Diagnostics

<p align="center">
  <img src="https://media.giphy.com/media/l1J3preURPiwjRPvG/giphy.gif" width="300"/>
</p>

---

## ğŸ’¼ Experience

ğŸ› ï¸ **FMD Intern â€“ Systems Support (TMU)**  
ğŸ—“ï¸ *May 2024 â€“ Present*  
- Deployed 50+ tablets replacing legacy paper workflows  
- Scripted automation in Python, cutting utility use by 15%  
- Reduced support load by 25% through documentation

ğŸ§° **Volunteer â€“ Siemens Computer Refurbishment**  
ğŸ—“ï¸ *Jul 2023 â€“ Aug 2023*  
- Revived 500+ systems | BIOS config | Hardware diagnostics

---

## ğŸ“ Education

ğŸ“˜ **B.Eng. Electrical Engineering**  
ğŸ« Toronto Metropolitan University  
ğŸ—“ï¸ *2023 â€“ 2027*  
ğŸ§  Microprocessors Â· Digital Systems Â· Electronic Circuits  

---

## ğŸ“¬ Contact Me

ğŸ“§ Email: [haniahmd004@gmail.com](mailto:haniahmd004@gmail.com)  
ğŸ”— LinkedIn: [linkedin.com/in/haniahmd](https://linkedin.com/in/haniahmd)  
ğŸ–¥ï¸ GitHub: [github.com/Airlles](https://github.com/Airlles)  
ğŸŒ Portfolio: [haniii.vercel.app](https://haniii.vercel.app)

---

## ğŸ§‚ Badges

![Python](https://img.shields.io/badge/-Python-3776AB?style=flat-square&logo=python&logoColor=white)  
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-blue?style=flat-square)  
![C](https://img.shields.io/badge/-C-00599C?style=flat-square&logo=c&logoColor=white)  
![Git](https://img.shields.io/badge/-Git-F05032?style=flat-square&logo=git&logoColor=white)  
![VSCode](https://img.shields.io/badge/-VSCode-007ACC?style=flat-square&logo=visual-studio-code&logoColor=white)  
![Linux](https://img.shields.io/badge/-Linux-FCC624?style=flat-square&logo=linux&logoColor=black)

---

<p align="center">
  <img src="https://readme-typing-svg.demolab.com/?lines=Always%20Building;Always%20Debugging;Always%20Learning!&font=Fira%20Code&center=true&width=380&height=50">
</p>
