#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 20 08:28:32 2023
# Process ID: 335380
# Current directory: /home/ubuntu/course-lab_3/lab-fir/vvd
# Command line: vivado
# Log file: /home/ubuntu/course-lab_3/lab-fir/vvd/vivado.log
# Journal file: /home/ubuntu/course-lab_3/lab-fir/vvd/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2304.000 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
open_project /home/ubuntu/course-lab_2/hls_FIRN11MAXI/vivado/vivado.xpr
update_compile_order -fileset sources_1
close_project
create_project project_1 /home/ubuntu/course-lab_3/lab-fir/vvd/project_1 -part xc7z020clg400-1
add_files {/home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir.v /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v /home/ubuntu/course-lab_3/lab-fir/bram/bram11.v /home/ubuntu/course-lab_3/lab-fir/bram/bram12.v /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir_jim.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fir_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1000000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source fir_tb.tcl
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir_jim.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir_jim.v
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -norecurse /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v
launch_simulation
source bram11.tcl
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source bram11.tcl
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v
close_sim
launch_simulation
source bram11.tcl
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v
close_sim
launch_simulation
source bram11.tcl
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/bram/bram11.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/bram/bram12.v] -no_script -reset -force -quiet
remove_files  {/home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir.v /home/ubuntu/course-lab_3/lab-fir/bram/bram11.v /home/ubuntu/course-lab_3/lab-fir/bram/bram12.v}
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v
add_files {/home/ubuntu/course-lab_3/lab-fir/vvd/project_1/project_1.sim/sim_1/behav/xsim/glbl.v /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir.v /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb.v /home/ubuntu/course-lab_3/lab-fir/bram/bram11.v /home/ubuntu/course-lab_3/lab-fir/bram/bram12.v /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir_jim.v}
close_sim
launch_simulation
source bram11.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fir_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
current_sim simulation_2
close_sim
launch_simulation
source fir_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source fir_tb.tcl
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/course-lab_3/lab-fir/fir/tb/fir_tb_jim.v
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir_jim.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir_jim.v
close_sim
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
close_sim
launch_simulation
source fir_tb.tcl
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source fir_tb.tcl
reset_run synth_1
file mkdir /home/ubuntu/course-lab_3/lab-fir/vvd/project_1/project_1.srcs/constrs_1
file mkdir /home/ubuntu/course-lab_3/lab-fir/vvd/project_1/project_1.srcs/constrs_1/new
close [ open /home/ubuntu/course-lab_3/lab-fir/vvd/project_1/project_1.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 /home/ubuntu/course-lab_3/lab-fir/vvd/project_1/project_1.srcs/constrs_1/new/cons.xdc
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_sim
close_project
create_project project_2 /home/ubuntu/course-lab_3/lab-fir/vvd/project_2 -part xc7z020clg400-1
add_files -norecurse /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir.v
file mkdir /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new
close [ open /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir.xdc w ]
add_files -fileset constrs_1 /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir.xdc
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir.xdc
close [ open /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir2.xdc w ]
add_files -fileset constrs_1 /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir2.xdc
close_project
create_project project_2 /home/ubuntu/course-lab_3/lab-fir/vvd/project_2 -part xc7z020clg400-1
add_files -norecurse /home/ubuntu/course-lab_3/lab-fir/fir/rtl/fir.v
update_compile_order -fileset sources_1
file mkdir /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1
file mkdir /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new
close [ open /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir.xdc w ]
add_files -fileset constrs_1 /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir.xdc
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
set_property target_constrs_file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.srcs/constrs_1/new/fir.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source fir.tcl
close_sim
close_project
open_project /home/ubuntu/course-lab_3/lab-fir/vvd/project_1/project_1.xpr
launch_simulation
source fir_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
source fir_tb.tcl
launch_simulation -mode post-synthesis -type timing
current_sim simulation_21
close_sim
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
launch_simulation
source fir_tb.tcl
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
close_sim
close_sim
close_project
open_project /home/ubuntu/course-lab_2/hls_FIRN11MAXI/vivado/vivado.xpr
close_project
open_project /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/project_2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
