/*****************************************************************************/
/*     Generator - Sega Genesis emulation - (c) James Ponder 1997-2001       */
/*****************************************************************************/
/*                                                                           */
/* cpu68k-2.c                                                                */
/*                                                                           */
/*****************************************************************************/

#include "cpu68k-inline.h"

void cpu_op_2000a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2000 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2000 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2000b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2000 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2000 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2001a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2001 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2001 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2001b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2001 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2001 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2002a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2002 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2002 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2002b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2002 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2002 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2003a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2003 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2003 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2003b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2003 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2003 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2004a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2004 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2004 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2004b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2004 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2004 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2005a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2005 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2005 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2005b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2005 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2005 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2006a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2006 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2006 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2006b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2006 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2006 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2007a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2007 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2007 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2007b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2007 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2007 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2008a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2008 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2008 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2008b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2008 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2008 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2009a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2009 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2009 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2009b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2009 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2009 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_200aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_200ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_200ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_200bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_200ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_200cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_200da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_200db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_200ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_200eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_200fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_200fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x200f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x200f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2010a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2010 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2010b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2010 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2011a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2011 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2011b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2011 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2012a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2012 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2012b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2012 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2013a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2013 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2013b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2013 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2014a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2014 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2014b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2014 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2015a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2015 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2015b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2015 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2016a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2016 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2016b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2016 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2017a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2017 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2017b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2017 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2018a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2018 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2018 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2018b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2018 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2018 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2019a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2019 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2019 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2019b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2019 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2019 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_201aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_201ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_201ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_201bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_201ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_201cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_201da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_201db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_201ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_201eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_201fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_201fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x201f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x201f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2020a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2020 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2020 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2020b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2020 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2020 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2021a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2021 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2021 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2021b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2021 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2021 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2022a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2022 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2022 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2022b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2022 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2022 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2023a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2023 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2023 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2023b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2023 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2023 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2024a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2024 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2024 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2024b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2024 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2024 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2025a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2025 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2025 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2025b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2025 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2025 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2026a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2026 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2026 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2026b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2026 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2026 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2027a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2027 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2027 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2027b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2027 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2027 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2028a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2028 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2028b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2028 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2029a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2029 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2029b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2029 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_202aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_202ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_202ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_202bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_202ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_202cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_202da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_202db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_202ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_202eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_202fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_202fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x202f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x202f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2030a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2030 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2030b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2030 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2031a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2031 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2031b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2031 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2032a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2032 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2032b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2032 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2033a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2033 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2033b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2033 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2034a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2034 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2034b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2034 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2035a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2035 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2035b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2035 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2036a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2036 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2036b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2036 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2037a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2037 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2037b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2037 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2038a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2038 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2038b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2038 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2039a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2039 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2039b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2039 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_203aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x203a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_203ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x203a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_203ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x203b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_203bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x203b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_203ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x203c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_203cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x203c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2040a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2040 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2040 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2040b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2040 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2040 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2041a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2041 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2041 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2041b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2041 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2041 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2042a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2042 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2042 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2042b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2042 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2042 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2043a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2043 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2043 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2043b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2043 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2043 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2044a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2044 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2044 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2044b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2044 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2044 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2045a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2045 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2045 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2045b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2045 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2045 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2046a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2046 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2046 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2046b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2046 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2046 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2047a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2047 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2047 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2047b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2047 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2047 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2048a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2048 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2048 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2048b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2048 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2048 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2049a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2049 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2049 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2049b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2049 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2049 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_204aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_204ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_204ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_204bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_204ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_204cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_204da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_204db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_204ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_204eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_204fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_204fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x204f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x204f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2050a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2050 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2050 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2050b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2050 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2050 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2051a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2051 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2051 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2051b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2051 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2051 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2052a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2052 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2052 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2052b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2052 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2052 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2053a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2053 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2053 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2053b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2053 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2053 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2054a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2054 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2054 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2054b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2054 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2054 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2055a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2055 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2055 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2055b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2055 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2055 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2056a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2056 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2056 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2056b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2056 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2056 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2057a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2057 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2057 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2057b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2057 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2057 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2058a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2058 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2058 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2058b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2058 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2058 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2059a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2059 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2059 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2059b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2059 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2059 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_205aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_205ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_205ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_205bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_205ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_205cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_205da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_205db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_205ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_205eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_205fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_205fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x205f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x205f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2060a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2060 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2060 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2060b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2060 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2060 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2061a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2061 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2061 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2061b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2061 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2061 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2062a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2062 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2062 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2062b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2062 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2062 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2063a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2063 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2063 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2063b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2063 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2063 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2064a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2064 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2064 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2064b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2064 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2064 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2065a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2065 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2065 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2065b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2065 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2065 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2066a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2066 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2066 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2066b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2066 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2066 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2067a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2067 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2067 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2067b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2067 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2067 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2068a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2068 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2068 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2068b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2068 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2068 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2069a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2069 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2069 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2069b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2069 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2069 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_206aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_206ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_206ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_206bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_206ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_206cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_206da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_206db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_206ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_206eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_206fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_206fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x206f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x206f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2070a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2070 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2070 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2070b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2070 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2070 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2071a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2071 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2071 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2071b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2071 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2071 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2072a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2072 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2072 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2072b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2072 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2072 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2073a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2073 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2073 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2073b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2073 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2073 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2074a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2074 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2074 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2074b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2074 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2074 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2075a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2075 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2075 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2075b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2075 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2075 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2076a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2076 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2076 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2076b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2076 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2076 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2077a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2077 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2077 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2077b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2077 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2077 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2078a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2078 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2078b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2078 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2079a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2079 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2079b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2079 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_207aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x207a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_207ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x207a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_207ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x207b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_207bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x207b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_207ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x207c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_207cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x207c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2080a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2080 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2080 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2080b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2080 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2080 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2081a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2081 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2081 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2081b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2081 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2081 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2082a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2082 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2082 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2082b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2082 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2082 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2083a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2083 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2083 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2083b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2083 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2083 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2084a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2084 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2084 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2084b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2084 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2084 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2085a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2085 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2085 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2085b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2085 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2085 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2086a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2086 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2086 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2086b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2086 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2086 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2087a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2087 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2087 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2087b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2087 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2087 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2088a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2088 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2088 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2088b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2088 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2088 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2089a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2089 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2089 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2089b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2089 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2089 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_208aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_208ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_208ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_208bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_208ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_208cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_208da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_208db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_208ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_208eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_208fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_208fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x208f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x208f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2090a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2090 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2090b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2090 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2091a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2091 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2091b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2091 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2092a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2092 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2092b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2092 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2093a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2093 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2093b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2093 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2094a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2094 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2094b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2094 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2095a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2095 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2095b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2095 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2096a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2096 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2096b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2096 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2097a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2097 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2097b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2097 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2098a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2098 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2098 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2098b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2098 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2098 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2099a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2099 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2099 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2099b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2099 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2099 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_209aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_209ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_209ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_209bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_209ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_209cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_209da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_209db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_209ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_209eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_209fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_209fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x209f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x209f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_20b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_20baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x20bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_20bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x20bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_20c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x20c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x20cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_20e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_20e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x20f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_20f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_20faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_20fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x20fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_20fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x20fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_20fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x20fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2100a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2100 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2100 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2100b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2100 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2100 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2101a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2101 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2101 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2101b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2101 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2101 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2102a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2102 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2102 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2102b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2102 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2102 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2103a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2103 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2103 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2103b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2103 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2103 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2104a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2104 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2104 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2104b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2104 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2104 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2105a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2105 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2105 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2105b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2105 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2105 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2106a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2106 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2106 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2106b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2106 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2106 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2107a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2107 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2107 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2107b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2107 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2107 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2108a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2108 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2108 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2108b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2108 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2108 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2109a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2109 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2109 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2109b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2109 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2109 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_210aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_210ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_210ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_210bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_210ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_210cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_210da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_210db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_210ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_210eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_210fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_210fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x210f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x210f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2110a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2110 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2110 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2110b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2110 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2110 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2111a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2111 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2111 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2111b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2111 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2111 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2112a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2112 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2112 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2112b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2112 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2112 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2113a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2113 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2113 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2113b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2113 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2113 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2114a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2114 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2114 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2114b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2114 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2114 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2115a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2115 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2115 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2115b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2115 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2115 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2116a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2116 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2116 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2116b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2116 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2116 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2117a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2117 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2117 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2117b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2117 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2117 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2118a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2118 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2118 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2118b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2118 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2118 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2119a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2119 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2119 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2119b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2119 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2119 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_211aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_211ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_211ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_211bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_211ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_211cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_211da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_211db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_211ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_211eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_211fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_211fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x211f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x211f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2120a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2120 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2120 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2120b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2120 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2120 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2121a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2121 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2121 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2121b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2121 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2121 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2122a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2122 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2122 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2122b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2122 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2122 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2123a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2123 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2123 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2123b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2123 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2123 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2124a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2124 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2124 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2124b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2124 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2124 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2125a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2125 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2125 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2125b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2125 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2125 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2126a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2126 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2126 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2126b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2126 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2126 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2127a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2127 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2127 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2127b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2127 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2127 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2128a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2128 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2128 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2128b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2128 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2128 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2129a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2129 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2129 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2129b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2129 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2129 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_212aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_212ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_212ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_212bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_212ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_212cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_212da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_212db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_212ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_212eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_212fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_212fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x212f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x212f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2130a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2130 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2130 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2130b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2130 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2130 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2131a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2131 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2131 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2131b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2131 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2131 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2132a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2132 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2132 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2132b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2132 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2132 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2133a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2133 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2133 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2133b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2133 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2133 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2134a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2134 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2134 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2134b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2134 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2134 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2135a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2135 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2135 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2135b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2135 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2135 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2136a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2136 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2136 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2136b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2136 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2136 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2137a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2137 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2137 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2137b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2137 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2137 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2138a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2138 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2138b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2138 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2139a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2139 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2139b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2139 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_213aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x213a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_213ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x213a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_213ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x213b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_213bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x213b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_213ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x213c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_213cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x213c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2140a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2140 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2140 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2140b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2140 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2140 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2141a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2141 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2141 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2141b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2141 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2141 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2142a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2142 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2142 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2142b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2142 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2142 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2143a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2143 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2143 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2143b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2143 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2143 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2144a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2144 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2144 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2144b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2144 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2144 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2145a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2145 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2145 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2145b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2145 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2145 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2146a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2146 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2146 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2146b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2146 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2146 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2147a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2147 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2147 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2147b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2147 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2147 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2148a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2148 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2148 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2148b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2148 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2148 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2149a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2149 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2149 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2149b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2149 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2149 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_214aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_214ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_214ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_214bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_214ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_214cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_214da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_214db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_214ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_214eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_214fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_214fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x214f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x214f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2150a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2150 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2150 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2150b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2150 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2150 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2151a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2151 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2151 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2151b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2151 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2151 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2152a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2152 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2152 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2152b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2152 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2152 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2153a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2153 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2153 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2153b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2153 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2153 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2154a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2154 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2154 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2154b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2154 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2154 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2155a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2155 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2155 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2155b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2155 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2155 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2156a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2156 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2156 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2156b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2156 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2156 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2157a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2157 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2157 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2157b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2157 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2157 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2158a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2158 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2158 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2158b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2158 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2158 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2159a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2159 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2159 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2159b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2159 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2159 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_215aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_215ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_215ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_215bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_215ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_215cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_215da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_215db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_215ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_215eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_215fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_215fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x215f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x215f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2160a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2160 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2160 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2160b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2160 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2160 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2161a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2161 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2161 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2161b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2161 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2161 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2162a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2162 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2162 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2162b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2162 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2162 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2163a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2163 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2163 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2163b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2163 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2163 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2164a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2164 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2164 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2164b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2164 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2164 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2165a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2165 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2165 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2165b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2165 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2165 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2166a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2166 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2166 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2166b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2166 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2166 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2167a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2167 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2167 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2167b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2167 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2167 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2168a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2168 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2168 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2168b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2168 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2168 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2169a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2169 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2169 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2169b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2169 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2169 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_216aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_216ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_216ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_216bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_216ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_216cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_216da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_216db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_216ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_216eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_216fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_216fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x216f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x216f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2170a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2170 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2170 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2170b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2170 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2170 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2171a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2171 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2171 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2171b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2171 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2171 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2172a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2172 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2172 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2172b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2172 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2172 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2173a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2173 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2173 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2173b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2173 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2173 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2174a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2174 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2174 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2174b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2174 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2174 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2175a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2175 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2175 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2175b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2175 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2175 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2176a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2176 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2176 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2176b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2176 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2176 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2177a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2177 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2177 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2177b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2177 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2177 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2178a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2178 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2178b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2178 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2179a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2179 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2179b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2179 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_217aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x217a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_217ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x217a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_217ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x217b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_217bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x217b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_217ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x217c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_217cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x217c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2180a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2180 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2180 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2180b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2180 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2180 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2181a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2181 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2181 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2181b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2181 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2181 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2182a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2182 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2182 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2182b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2182 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2182 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2183a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2183 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2183 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2183b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2183 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2183 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2184a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2184 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2184 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2184b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2184 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2184 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2185a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2185 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2185 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2185b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2185 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2185 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2186a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2186 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2186 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2186b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2186 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2186 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2187a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2187 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2187 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2187b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2187 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2187 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2188a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2188 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2188 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2188b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2188 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2188 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2189a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2189 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2189 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2189b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2189 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2189 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_218aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_218ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_218ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_218bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_218ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_218cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_218da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_218db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_218ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_218eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_218fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_218fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x218f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x218f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2190a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2190 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2190 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2190b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2190 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2190 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2191a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2191 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2191 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2191b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2191 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2191 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2192a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2192 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2192 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2192b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2192 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2192 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2193a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2193 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2193 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2193b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2193 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2193 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2194a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2194 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2194 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2194b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2194 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2194 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2195a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2195 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2195 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2195b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2195 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2195 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2196a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2196 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2196 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2196b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2196 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2196 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2197a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2197 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2197 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2197b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2197 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2197 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2198a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2198 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2198 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2198b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2198 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2198 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2199a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2199 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2199 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2199b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2199 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2199 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_219aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_219ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_219ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_219bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_219ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_219cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_219da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_219db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_219ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_219eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_219fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_219fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x219f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x219f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_21b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_21baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x21bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x21bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_21bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x21bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_21c0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21c9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21c9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21caa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21cab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21cba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21cbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21cca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21ccb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21cda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21cdb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21cea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21ceb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21cfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21cfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21d9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21d9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21daa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21dab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21dba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21dbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21dca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21dcb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21dda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21ddb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21dea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21deb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21dfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21dfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21e0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21e1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21e2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21e3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21e4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21e5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21e6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_21e7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_21e8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21e8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21e9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21e9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21eaa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21eab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21eba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21ebb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21eca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21ecb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21eda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21edb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21eea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21eeb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21efa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21efb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 21f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x21f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f8a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21f8b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21f9a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_21f9b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_21faa(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21fab(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21fba(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_21fbb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_21fca(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_21fcb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 21fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 7, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2200a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2200 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2200 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2200b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2200 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2200 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2201a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2201 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2201 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2201b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2201 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2201 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2202a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2202 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2202 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2202b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2202 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2202 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2203a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2203 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2203 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2203b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2203 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2203 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2204a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2204 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2204 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2204b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2204 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2204 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2205a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2205 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2205 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2205b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2205 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2205 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2206a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2206 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2206 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2206b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2206 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2206 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2207a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2207 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2207 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2207b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2207 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2207 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2208a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2208 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2208 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2208b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2208 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2208 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2209a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2209 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2209 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2209b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2209 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2209 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_220aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_220ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_220ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_220bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_220ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_220cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_220da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_220db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_220ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_220eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_220fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_220fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x220f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x220f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2210a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2210 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2210b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2210 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2211a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2211 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2211b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2211 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2212a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2212 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2212b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2212 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2213a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2213 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2213b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2213 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2214a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2214 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2214b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2214 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2215a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2215 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2215b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2215 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2216a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2216 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2216b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2216 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2217a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2217 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2217b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2217 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2218a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2218 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2218 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2218b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2218 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2218 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2219a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2219 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2219 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2219b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2219 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2219 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_221aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_221ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_221ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_221bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_221ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_221cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_221da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_221db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_221ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_221eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_221fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_221fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x221f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x221f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2220a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2220 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2220 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2220b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2220 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2220 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2221a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2221 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2221 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2221b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2221 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2221 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2222a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2222 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2222 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2222b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2222 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2222 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2223a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2223 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2223 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2223b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2223 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2223 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2224a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2224 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2224 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2224b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2224 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2224 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2225a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2225 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2225 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2225b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2225 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2225 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2226a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2226 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2226 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2226b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2226 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2226 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2227a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2227 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2227 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2227b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2227 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2227 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2228a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2228 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2228b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2228 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2229a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2229 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2229b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2229 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_222aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_222ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_222ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_222bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_222ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_222cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_222da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_222db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_222ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_222eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_222fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_222fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x222f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x222f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2230a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2230 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2230b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2230 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2231a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2231 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2231b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2231 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2232a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2232 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2232b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2232 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2233a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2233 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2233b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2233 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2234a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2234 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2234b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2234 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2235a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2235 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2235b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2235 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2236a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2236 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2236b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2236 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2237a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2237 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2237b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2237 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2238a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2238 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2238b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2238 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2239a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2239 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2239b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2239 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_223aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x223a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_223ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x223a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_223ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x223b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_223bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x223b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_223ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x223c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_223cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x223c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2240a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2240 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2240 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2240b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2240 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2240 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2241a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2241 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2241 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2241b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2241 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2241 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2242a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2242 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2242 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2242b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2242 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2242 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2243a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2243 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2243 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2243b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2243 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2243 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2244a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2244 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2244 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2244b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2244 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2244 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2245a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2245 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2245 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2245b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2245 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2245 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2246a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2246 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2246 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2246b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2246 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2246 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2247a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2247 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2247 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2247b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2247 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2247 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2248a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2248 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2248 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2248b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2248 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2248 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2249a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2249 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2249 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2249b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2249 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2249 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_224aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_224ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_224ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_224bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_224ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_224cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_224da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_224db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_224ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_224eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_224fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_224fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x224f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x224f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2250a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2250 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2250 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2250b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2250 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2250 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2251a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2251 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2251 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2251b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2251 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2251 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2252a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2252 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2252 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2252b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2252 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2252 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2253a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2253 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2253 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2253b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2253 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2253 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2254a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2254 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2254 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2254b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2254 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2254 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2255a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2255 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2255 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2255b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2255 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2255 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2256a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2256 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2256 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2256b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2256 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2256 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2257a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2257 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2257 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2257b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2257 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2257 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2258a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2258 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2258 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2258b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2258 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2258 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2259a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2259 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2259 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2259b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2259 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2259 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_225aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_225ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_225ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_225bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_225ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_225cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_225da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_225db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_225ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_225eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_225fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_225fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x225f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x225f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2260a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2260 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2260 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2260b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2260 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2260 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2261a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2261 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2261 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2261b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2261 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2261 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2262a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2262 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2262 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2262b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2262 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2262 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2263a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2263 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2263 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2263b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2263 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2263 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2264a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2264 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2264 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2264b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2264 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2264 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2265a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2265 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2265 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2265b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2265 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2265 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2266a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2266 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2266 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2266b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2266 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2266 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2267a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2267 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2267 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2267b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2267 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2267 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2268a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2268 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2268 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2268b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2268 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2268 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2269a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2269 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2269 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2269b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2269 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2269 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_226aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_226ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_226ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_226bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_226ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_226cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_226da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_226db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_226ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_226eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_226fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_226fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x226f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x226f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2270a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2270 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2270 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2270b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2270 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2270 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2271a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2271 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2271 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2271b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2271 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2271 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2272a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2272 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2272 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2272b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2272 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2272 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2273a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2273 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2273 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2273b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2273 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2273 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2274a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2274 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2274 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2274b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2274 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2274 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2275a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2275 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2275 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2275b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2275 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2275 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2276a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2276 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2276 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2276b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2276 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2276 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2277a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2277 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2277 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2277b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2277 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2277 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2278a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2278 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2278b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2278 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2279a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2279 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2279b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2279 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_227aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x227a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_227ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x227a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_227ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x227b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_227bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x227b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_227ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x227c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_227cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x227c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2280a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2280 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2280 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2280b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2280 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2280 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2281a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2281 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2281 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2281b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2281 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2281 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2282a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2282 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2282 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2282b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2282 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2282 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2283a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2283 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2283 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2283b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2283 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2283 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2284a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2284 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2284 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2284b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2284 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2284 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2285a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2285 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2285 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2285b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2285 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2285 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2286a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2286 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2286 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2286b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2286 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2286 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2287a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2287 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2287 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2287b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2287 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2287 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2288a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2288 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2288 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2288b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2288 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2288 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2289a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2289 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2289 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2289b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2289 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2289 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_228aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_228ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_228ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_228bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_228ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_228cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_228da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_228db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_228ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_228eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_228fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_228fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x228f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x228f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2290a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2290 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2290b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2290 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2291a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2291 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2291b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2291 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2292a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2292 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2292b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2292 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2293a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2293 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2293b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2293 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2294a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2294 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2294b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2294 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2295a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2295 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2295b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2295 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2296a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2296 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2296b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2296 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2297a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2297 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2297b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2297 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2298a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2298 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2298 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2298b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2298 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2298 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2299a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2299 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2299 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2299b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2299 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2299 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_229aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_229ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_229ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_229bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_229ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_229cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_229da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_229db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_229ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_229eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_229fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_229fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x229f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x229f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_22b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_22baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x22bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_22bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x22bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_22c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x22c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x22cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_22e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_22e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x22f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_22f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_22faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_22fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x22fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_22fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x22fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_22fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x22fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2300a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2300 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2300 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2300b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2300 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2300 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2301a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2301 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2301 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2301b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2301 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2301 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2302a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2302 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2302 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2302b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2302 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2302 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2303a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2303 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2303 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2303b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2303 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2303 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2304a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2304 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2304 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2304b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2304 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2304 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2305a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2305 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2305 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2305b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2305 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2305 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2306a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2306 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2306 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2306b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2306 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2306 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2307a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2307 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2307 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2307b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2307 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2307 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2308a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2308 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2308 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2308b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2308 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2308 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2309a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2309 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2309 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2309b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2309 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2309 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_230aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_230ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_230ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_230bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_230ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_230cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_230da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_230db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_230ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_230eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_230fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_230fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x230f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x230f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2310a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2310 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2310 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2310b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2310 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2310 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2311a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2311 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2311 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2311b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2311 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2311 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2312a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2312 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2312 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2312b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2312 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2312 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2313a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2313 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2313 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2313b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2313 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2313 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2314a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2314 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2314 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2314b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2314 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2314 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2315a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2315 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2315 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2315b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2315 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2315 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2316a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2316 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2316 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2316b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2316 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2316 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2317a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2317 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2317 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2317b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2317 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2317 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2318a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2318 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2318 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2318b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2318 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2318 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2319a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2319 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2319 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2319b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2319 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2319 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_231aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_231ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_231ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_231bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_231ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_231cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_231da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_231db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_231ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_231eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_231fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_231fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x231f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x231f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2320a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2320 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2320 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2320b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2320 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2320 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2321a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2321 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2321 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2321b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2321 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2321 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2322a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2322 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2322 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2322b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2322 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2322 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2323a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2323 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2323 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2323b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2323 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2323 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2324a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2324 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2324 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2324b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2324 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2324 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2325a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2325 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2325 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2325b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2325 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2325 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2326a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2326 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2326 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2326b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2326 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2326 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2327a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2327 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2327 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2327b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2327 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2327 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2328a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2328 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2328 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2328b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2328 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2328 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2329a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2329 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2329 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2329b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2329 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2329 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_232aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_232ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_232ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_232bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_232ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_232cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_232da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_232db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_232ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_232eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_232fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_232fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x232f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x232f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2330a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2330 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2330 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2330b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2330 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2330 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2331a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2331 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2331 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2331b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2331 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2331 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2332a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2332 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2332 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2332b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2332 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2332 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2333a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2333 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2333 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2333b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2333 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2333 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2334a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2334 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2334 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2334b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2334 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2334 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2335a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2335 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2335 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2335b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2335 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2335 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2336a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2336 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2336 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2336b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2336 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2336 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2337a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2337 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2337 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2337b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2337 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2337 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2338a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2338 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2338b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2338 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2339a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2339 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2339b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2339 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_233aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x233a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_233ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x233a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_233ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x233b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_233bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x233b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_233ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x233c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_233cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x233c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2340a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2340 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2340 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2340b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2340 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2340 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2341a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2341 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2341 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2341b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2341 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2341 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2342a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2342 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2342 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2342b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2342 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2342 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2343a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2343 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2343 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2343b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2343 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2343 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2344a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2344 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2344 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2344b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2344 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2344 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2345a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2345 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2345 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2345b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2345 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2345 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2346a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2346 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2346 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2346b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2346 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2346 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2347a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2347 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2347 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2347b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2347 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2347 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2348a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2348 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2348 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2348b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2348 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2348 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2349a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2349 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2349 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2349b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2349 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2349 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_234aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_234ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_234ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_234bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_234ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_234cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_234da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_234db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_234ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_234eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_234fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_234fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x234f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x234f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2350a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2350 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2350 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2350b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2350 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2350 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2351a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2351 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2351 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2351b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2351 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2351 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2352a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2352 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2352 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2352b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2352 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2352 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2353a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2353 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2353 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2353b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2353 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2353 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2354a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2354 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2354 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2354b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2354 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2354 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2355a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2355 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2355 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2355b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2355 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2355 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2356a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2356 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2356 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2356b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2356 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2356 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2357a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2357 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2357 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2357b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2357 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2357 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2358a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2358 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2358 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2358b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2358 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2358 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2359a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2359 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2359 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2359b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2359 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2359 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_235aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_235ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_235ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_235bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_235ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_235cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_235da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_235db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_235ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_235eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_235fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_235fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x235f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x235f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2360a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2360 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2360 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2360b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2360 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2360 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2361a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2361 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2361 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2361b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2361 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2361 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2362a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2362 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2362 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2362b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2362 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2362 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2363a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2363 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2363 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2363b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2363 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2363 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2364a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2364 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2364 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2364b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2364 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2364 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2365a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2365 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2365 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2365b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2365 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2365 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2366a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2366 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2366 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2366b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2366 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2366 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2367a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2367 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2367 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2367b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2367 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2367 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2368a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2368 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2368 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2368b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2368 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2368 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2369a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2369 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2369 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2369b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2369 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2369 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_236aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_236ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_236ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_236bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_236ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_236cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_236da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_236db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_236ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_236eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_236fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_236fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x236f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x236f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2370a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2370 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2370 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2370b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2370 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2370 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2371a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2371 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2371 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2371b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2371 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2371 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2372a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2372 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2372 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2372b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2372 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2372 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2373a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2373 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2373 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2373b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2373 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2373 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2374a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2374 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2374 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2374b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2374 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2374 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2375a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2375 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2375 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2375b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2375 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2375 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2376a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2376 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2376 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2376b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2376 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2376 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2377a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2377 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2377 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2377b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2377 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2377 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2378a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2378 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2378b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2378 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2379a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2379 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2379b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2379 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_237aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x237a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_237ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x237a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_237ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x237b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_237bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x237b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_237ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x237c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_237cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x237c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2380a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2380 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2380 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2380b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2380 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2380 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2381a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2381 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2381 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2381b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2381 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2381 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2382a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2382 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2382 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2382b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2382 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2382 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2383a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2383 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2383 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2383b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2383 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2383 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2384a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2384 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2384 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2384b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2384 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2384 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2385a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2385 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2385 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2385b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2385 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2385 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2386a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2386 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2386 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2386b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2386 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2386 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2387a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2387 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2387 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2387b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2387 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2387 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2388a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2388 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2388 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2388b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2388 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2388 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2389a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2389 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2389 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2389b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2389 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2389 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_238aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_238ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_238ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_238bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_238ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_238cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_238da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_238db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_238ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_238eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_238fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_238fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x238f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x238f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2390a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2390 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2390 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2390b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2390 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2390 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2391a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2391 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2391 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2391b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2391 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2391 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2392a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2392 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2392 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2392b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2392 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2392 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2393a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2393 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2393 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2393b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2393 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2393 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2394a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2394 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2394 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2394b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2394 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2394 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2395a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2395 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2395 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2395b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2395 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2395 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2396a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2396 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2396 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2396b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2396 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2396 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2397a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2397 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2397 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2397b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2397 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2397 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2398a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2398 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2398 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2398b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2398 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2398 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2399a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2399 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2399 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2399b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2399 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2399 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_239aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_239ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_239ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_239bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_239ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_239cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_239da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_239db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_239ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_239eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_239fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_239fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x239f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x239f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_23a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_23a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_23a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_23a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_23a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_23a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_23a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_23a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_23a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x23bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x23bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x23bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23c0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23c9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23c9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23caa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23cab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23cba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23cbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23cca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23ccb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23cda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23cdb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23cea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23ceb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23cfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23cfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23d9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23d9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23daa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23dab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23dba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23dbb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23dca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23dcb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23dda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23ddb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23dea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23deb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23dfa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23dfb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23e0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23e1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23e2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23e3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23e4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23e5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23e6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_23e7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_23e8a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23e8b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23e9a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23e9b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23eaa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23eab(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23eba(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23ebb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23eca(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23ecb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23eda(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23edb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23eea(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23eeb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23efa(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23efb(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f0a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f0b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f1a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f1b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f2a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f2b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f3a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f3b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f4a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f4b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f5a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f5b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f6a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f6b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f7a(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f7b(t_ipc *ipc) /* MOVE */ {
  /* mask fff8, bits 23f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x23f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f8a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23f8b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23f9a(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 10;
}

void cpu_op_23f9b(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 10;
}

void cpu_op_23faa(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23fab(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23fba(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_23fbb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_23fca(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 10;
}

void cpu_op_23fcb(t_ipc *ipc) /* MOVE */ {
  /* mask ffff, bits 23fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 8, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  uint32 dstaddr = ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 10;
}

void cpu_op_2400a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2400 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2400 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2400b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2400 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2400 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2401a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2401 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2401 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2401b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2401 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2401 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2402a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2402 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2402 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2402b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2402 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2402 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2403a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2403 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2403 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2403b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2403 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2403 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2404a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2404 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2404 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2404b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2404 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2404 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2405a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2405 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2405 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2405b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2405 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2405 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2406a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2406 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2406 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2406b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2406 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2406 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2407a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2407 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2407 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2407b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2407 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2407 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2408a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2408 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2408 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2408b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2408 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2408 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2409a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2409 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2409 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2409b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2409 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2409 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_240aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_240ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_240ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_240bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_240ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_240cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_240da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_240db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_240ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_240eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_240fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_240fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x240f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x240f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2410a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2410 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2410b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2410 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2411a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2411 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2411b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2411 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2412a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2412 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2412b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2412 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2413a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2413 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2413b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2413 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2414a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2414 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2414b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2414 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2415a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2415 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2415b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2415 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2416a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2416 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2416b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2416 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2417a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2417 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2417b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2417 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2418a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2418 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2418 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2418b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2418 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2418 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2419a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2419 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2419 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2419b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2419 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2419 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_241aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_241ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_241ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_241bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_241ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_241cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_241da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_241db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_241ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_241eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_241fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_241fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x241f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x241f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2420a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2420 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2420 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2420b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2420 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2420 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2421a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2421 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2421 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2421b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2421 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2421 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2422a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2422 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2422 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2422b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2422 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2422 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2423a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2423 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2423 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2423b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2423 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2423 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2424a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2424 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2424 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2424b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2424 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2424 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2425a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2425 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2425 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2425b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2425 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2425 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2426a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2426 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2426 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2426b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2426 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2426 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2427a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2427 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2427 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2427b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2427 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2427 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2428a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2428 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2428b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2428 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2429a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2429 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2429b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2429 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_242aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_242ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_242ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_242bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_242ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_242cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_242da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_242db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_242ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_242eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_242fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_242fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x242f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x242f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2430a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2430 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2430b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2430 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2431a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2431 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2431b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2431 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2432a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2432 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2432b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2432 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2433a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2433 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2433b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2433 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2434a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2434 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2434b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2434 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2435a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2435 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2435b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2435 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2436a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2436 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2436b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2436 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2437a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2437 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2437b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2437 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2438a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2438 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2438b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2438 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2439a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2439 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2439b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2439 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_243aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x243a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_243ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x243a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_243ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x243b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_243bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x243b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_243ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x243c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_243cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x243c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2440a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2440 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2440 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2440b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2440 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2440 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2441a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2441 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2441 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2441b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2441 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2441 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2442a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2442 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2442 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2442b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2442 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2442 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2443a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2443 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2443 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2443b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2443 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2443 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2444a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2444 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2444 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2444b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2444 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2444 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2445a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2445 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2445 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2445b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2445 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2445 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2446a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2446 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2446 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2446b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2446 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2446 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2447a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2447 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2447 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2447b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2447 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2447 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2448a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2448 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2448 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2448b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2448 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2448 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2449a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2449 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2449 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2449b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2449 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2449 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_244aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_244ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_244ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_244bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_244ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_244cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_244da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_244db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_244ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_244eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_244fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_244fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x244f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x244f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2450a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2450 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2450 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2450b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2450 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2450 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2451a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2451 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2451 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2451b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2451 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2451 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2452a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2452 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2452 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2452b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2452 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2452 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2453a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2453 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2453 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2453b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2453 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2453 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2454a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2454 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2454 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2454b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2454 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2454 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2455a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2455 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2455 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2455b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2455 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2455 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2456a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2456 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2456 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2456b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2456 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2456 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2457a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2457 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2457 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2457b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2457 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2457 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2458a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2458 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2458 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2458b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2458 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2458 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2459a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2459 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2459 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2459b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2459 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2459 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_245aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_245ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_245ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_245bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_245ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_245cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_245da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_245db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_245ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_245eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_245fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_245fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x245f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x245f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2460a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2460 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2460 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2460b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2460 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2460 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2461a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2461 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2461 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2461b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2461 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2461 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2462a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2462 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2462 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2462b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2462 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2462 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2463a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2463 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2463 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2463b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2463 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2463 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2464a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2464 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2464 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2464b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2464 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2464 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2465a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2465 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2465 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2465b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2465 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2465 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2466a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2466 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2466 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2466b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2466 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2466 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2467a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2467 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2467 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2467b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2467 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2467 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2468a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2468 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2468 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2468b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2468 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2468 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2469a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2469 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2469 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2469b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2469 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2469 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_246aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_246ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_246ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_246bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_246ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_246cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_246da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_246db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_246ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_246eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_246fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_246fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x246f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x246f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2470a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2470 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2470 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2470b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2470 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2470 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2471a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2471 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2471 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2471b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2471 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2471 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2472a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2472 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2472 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2472b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2472 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2472 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2473a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2473 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2473 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2473b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2473 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2473 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2474a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2474 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2474 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2474b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2474 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2474 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2475a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2475 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2475 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2475b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2475 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2475 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2476a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2476 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2476 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2476b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2476 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2476 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2477a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2477 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2477 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2477b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2477 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2477 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2478a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2478 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2478b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2478 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2479a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2479 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2479b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2479 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_247aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x247a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_247ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x247a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_247ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x247b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_247bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x247b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_247ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x247c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_247cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x247c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2480a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2480 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2480 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2480b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2480 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2480 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2481a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2481 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2481 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2481b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2481 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2481 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2482a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2482 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2482 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2482b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2482 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2482 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2483a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2483 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2483 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2483b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2483 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2483 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2484a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2484 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2484 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2484b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2484 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2484 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2485a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2485 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2485 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2485b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2485 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2485 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2486a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2486 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2486 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2486b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2486 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2486 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2487a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2487 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2487 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2487b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2487 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2487 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2488a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2488 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2488 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2488b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2488 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2488 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2489a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2489 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2489 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2489b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2489 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2489 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_248aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_248ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_248ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_248bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_248ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_248cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_248da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_248db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_248ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_248eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_248fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_248fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x248f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x248f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2490a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2490 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2490b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2490 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2491a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2491 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2491b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2491 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2492a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2492 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2492b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2492 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2493a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2493 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2493b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2493 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2494a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2494 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2494b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2494 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2495a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2495 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2495b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2495 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2496a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2496 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2496b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2496 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2497a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2497 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2497b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2497 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2498a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2498 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2498 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2498b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2498 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2498 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2499a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2499 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2499 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2499b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2499 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2499 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_249aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_249ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_249ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_249bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_249ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_249cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_249da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_249db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_249ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_249eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_249fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_249fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x249f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x249f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_24b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_24baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x24bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_24bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x24bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_24c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x24c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x24cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_24e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_24e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x24f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_24f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_24faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_24fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x24fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_24fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x24fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_24fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x24fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2500a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2500 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2500 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2500b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2500 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2500 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2501a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2501 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2501 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2501b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2501 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2501 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2502a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2502 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2502 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2502b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2502 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2502 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2503a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2503 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2503 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2503b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2503 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2503 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2504a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2504 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2504 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2504b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2504 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2504 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2505a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2505 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2505 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2505b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2505 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2505 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2506a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2506 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2506 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2506b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2506 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2506 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2507a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2507 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2507 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2507b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2507 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2507 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2508a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2508 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2508 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2508b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2508 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2508 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2509a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2509 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2509 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2509b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2509 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2509 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_250aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_250ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_250ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_250bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_250ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_250cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_250da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_250db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_250ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_250eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_250fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_250fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x250f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x250f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2510a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2510 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2510 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2510b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2510 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2510 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2511a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2511 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2511 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2511b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2511 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2511 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2512a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2512 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2512 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2512b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2512 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2512 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2513a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2513 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2513 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2513b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2513 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2513 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2514a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2514 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2514 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2514b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2514 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2514 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2515a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2515 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2515 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2515b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2515 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2515 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2516a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2516 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2516 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2516b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2516 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2516 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2517a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2517 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2517 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2517b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2517 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2517 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2518a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2518 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2518 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2518b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2518 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2518 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2519a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2519 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2519 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2519b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2519 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2519 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_251aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_251ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_251ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_251bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_251ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_251cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_251da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_251db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_251ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_251eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_251fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_251fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x251f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x251f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2520a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2520 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2520 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2520b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2520 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2520 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2521a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2521 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2521 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2521b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2521 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2521 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2522a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2522 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2522 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2522b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2522 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2522 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2523a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2523 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2523 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2523b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2523 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2523 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2524a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2524 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2524 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2524b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2524 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2524 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2525a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2525 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2525 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2525b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2525 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2525 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2526a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2526 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2526 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2526b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2526 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2526 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2527a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2527 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2527 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2527b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2527 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2527 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2528a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2528 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2528 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2528b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2528 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2528 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2529a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2529 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2529 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2529b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2529 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2529 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_252aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_252ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_252ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_252bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_252ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_252cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_252da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_252db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_252ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_252eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_252fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_252fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x252f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x252f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2530a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2530 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2530 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2530b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2530 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2530 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2531a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2531 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2531 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2531b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2531 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2531 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2532a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2532 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2532 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2532b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2532 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2532 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2533a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2533 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2533 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2533b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2533 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2533 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2534a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2534 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2534 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2534b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2534 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2534 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2535a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2535 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2535 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2535b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2535 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2535 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2536a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2536 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2536 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2536b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2536 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2536 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2537a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2537 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2537 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2537b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2537 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2537 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2538a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2538 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2538b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2538 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2539a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2539 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2539b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2539 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_253aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x253a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_253ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x253a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_253ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x253b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_253bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x253b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_253ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x253c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_253cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x253c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2540a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2540 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2540 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2540b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2540 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2540 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2541a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2541 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2541 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2541b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2541 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2541 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2542a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2542 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2542 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2542b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2542 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2542 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2543a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2543 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2543 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2543b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2543 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2543 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2544a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2544 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2544 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2544b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2544 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2544 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2545a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2545 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2545 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2545b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2545 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2545 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2546a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2546 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2546 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2546b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2546 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2546 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2547a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2547 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2547 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2547b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2547 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2547 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2548a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2548 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2548 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2548b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2548 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2548 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2549a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2549 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2549 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2549b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2549 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2549 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_254aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_254ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_254ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_254bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_254ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_254cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_254da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_254db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_254ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_254eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_254fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_254fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x254f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x254f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2550a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2550 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2550 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2550b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2550 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2550 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2551a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2551 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2551 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2551b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2551 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2551 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2552a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2552 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2552 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2552b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2552 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2552 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2553a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2553 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2553 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2553b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2553 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2553 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2554a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2554 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2554 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2554b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2554 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2554 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2555a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2555 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2555 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2555b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2555 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2555 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2556a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2556 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2556 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2556b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2556 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2556 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2557a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2557 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2557 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2557b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2557 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2557 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2558a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2558 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2558 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2558b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2558 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2558 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2559a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2559 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2559 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2559b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2559 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2559 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_255aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_255ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_255ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_255bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_255ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_255cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_255da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_255db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_255ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_255eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_255fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_255fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x255f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x255f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2560a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2560 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2560 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2560b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2560 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2560 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2561a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2561 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2561 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2561b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2561 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2561 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2562a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2562 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2562 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2562b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2562 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2562 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2563a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2563 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2563 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2563b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2563 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2563 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2564a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2564 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2564 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2564b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2564 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2564 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2565a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2565 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2565 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2565b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2565 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2565 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2566a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2566 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2566 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2566b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2566 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2566 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2567a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2567 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2567 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2567b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2567 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2567 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2568a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2568 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2568 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2568b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2568 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2568 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2569a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2569 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2569 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2569b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2569 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2569 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_256aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_256ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_256ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_256bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_256ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_256cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_256da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_256db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_256ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_256eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_256fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_256fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x256f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x256f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2570a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2570 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2570 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2570b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2570 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2570 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2571a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2571 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2571 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2571b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2571 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2571 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2572a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2572 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2572 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2572b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2572 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2572 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2573a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2573 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2573 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2573b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2573 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2573 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2574a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2574 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2574 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2574b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2574 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2574 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2575a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2575 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2575 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2575b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2575 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2575 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2576a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2576 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2576 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2576b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2576 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2576 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2577a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2577 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2577 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2577b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2577 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2577 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2578a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2578 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2578b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2578 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2579a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2579 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2579b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2579 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_257aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x257a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_257ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x257a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_257ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x257b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_257bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x257b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_257ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x257c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_257cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x257c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2580a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2580 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2580 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2580b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2580 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2580 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2581a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2581 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2581 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2581b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2581 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2581 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2582a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2582 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2582 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2582b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2582 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2582 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2583a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2583 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2583 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2583b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2583 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2583 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2584a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2584 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2584 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2584b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2584 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2584 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2585a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2585 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2585 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2585b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2585 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2585 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2586a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2586 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2586 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2586b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2586 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2586 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2587a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2587 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2587 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2587b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2587 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2587 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2588a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2588 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2588 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2588b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2588 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2588 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2589a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2589 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2589 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2589b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2589 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2589 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_258aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_258ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_258ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_258bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_258ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_258cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_258da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_258db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_258ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_258eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_258fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_258fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x258f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x258f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2590a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2590 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2590 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2590b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2590 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2590 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2591a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2591 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2591 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2591b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2591 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2591 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2592a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2592 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2592 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2592b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2592 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2592 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2593a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2593 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2593 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2593b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2593 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2593 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2594a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2594 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2594 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2594b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2594 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2594 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2595a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2595 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2595 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2595b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2595 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2595 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2596a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2596 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2596 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2596b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2596 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2596 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2597a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2597 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2597 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2597b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2597 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2597 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2598a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2598 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2598 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2598b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2598 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2598 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2599a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2599 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2599 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2599b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2599 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2599 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_259aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_259ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_259ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_259bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_259ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_259cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_259da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_259db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_259ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_259eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_259fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_259fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x259f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x259f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_25a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_25a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_25a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_25a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_25a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_25a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_25a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_25a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_25a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x25b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_25b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_25baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_25bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x25bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_25bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x25bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_25bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x25bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2600a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2600 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2600 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2600b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2600 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2600 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2601a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2601 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2601 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2601b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2601 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2601 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2602a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2602 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2602 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2602b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2602 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2602 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2603a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2603 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2603 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2603b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2603 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2603 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2604a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2604 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2604 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2604b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2604 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2604 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2605a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2605 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2605 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2605b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2605 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2605 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2606a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2606 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2606 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2606b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2606 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2606 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2607a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2607 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2607 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2607b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2607 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2607 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2608a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2608 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2608 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2608b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2608 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2608 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2609a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2609 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2609 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2609b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2609 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2609 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_260aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_260ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_260ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_260bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_260ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_260cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_260da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_260db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_260ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_260eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_260fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_260fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x260f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x260f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2610a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2610 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2610b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2610 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2611a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2611 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2611b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2611 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2612a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2612 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2612b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2612 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2613a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2613 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2613b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2613 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2614a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2614 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2614b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2614 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2615a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2615 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2615b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2615 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2616a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2616 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2616b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2616 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2617a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2617 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2617b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2617 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2618a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2618 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2618 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2618b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2618 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2618 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2619a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2619 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2619 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2619b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2619 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2619 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_261aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_261ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_261ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_261bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_261ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_261cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_261da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_261db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_261ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_261eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_261fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_261fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x261f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x261f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2620a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2620 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2620 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2620b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2620 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2620 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2621a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2621 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2621 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2621b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2621 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2621 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2622a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2622 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2622 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2622b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2622 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2622 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2623a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2623 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2623 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2623b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2623 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2623 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2624a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2624 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2624 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2624b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2624 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2624 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2625a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2625 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2625 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2625b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2625 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2625 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2626a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2626 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2626 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2626b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2626 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2626 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2627a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2627 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2627 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2627b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2627 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2627 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2628a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2628 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2628b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2628 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2629a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2629 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2629b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2629 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_262aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_262ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_262ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_262bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_262ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_262cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_262da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_262db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_262ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_262eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_262fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_262fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x262f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x262f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2630a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2630 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2630b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2630 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2631a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2631 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2631b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2631 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2632a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2632 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2632b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2632 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2633a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2633 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2633b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2633 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2634a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2634 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2634b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2634 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2635a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2635 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2635b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2635 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2636a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2636 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2636b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2636 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2637a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2637 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2637b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2637 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2638a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2638 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2638b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2638 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2639a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2639 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2639b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2639 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_263aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x263a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_263ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x263a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_263ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x263b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_263bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x263b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_263ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x263c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_263cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x263c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2640a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2640 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2640 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2640b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2640 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2640 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2641a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2641 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2641 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2641b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2641 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2641 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2642a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2642 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2642 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2642b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2642 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2642 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2643a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2643 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2643 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2643b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2643 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2643 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2644a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2644 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2644 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2644b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2644 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2644 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2645a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2645 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2645 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2645b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2645 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2645 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2646a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2646 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2646 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2646b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2646 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2646 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2647a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2647 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2647 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2647b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2647 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2647 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2648a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2648 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2648 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2648b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2648 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2648 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2649a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2649 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2649 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2649b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2649 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2649 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_264aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_264ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_264ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_264bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_264ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_264cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_264da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_264db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_264ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_264eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_264fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_264fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x264f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x264f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2650a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2650 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2650 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2650b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2650 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2650 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2651a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2651 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2651 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2651b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2651 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2651 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2652a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2652 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2652 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2652b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2652 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2652 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2653a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2653 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2653 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2653b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2653 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2653 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2654a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2654 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2654 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2654b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2654 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2654 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2655a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2655 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2655 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2655b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2655 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2655 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2656a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2656 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2656 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2656b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2656 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2656 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2657a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2657 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2657 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2657b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2657 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2657 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2658a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2658 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2658 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2658b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2658 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2658 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2659a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2659 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2659 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2659b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2659 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2659 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_265aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_265ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_265ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_265bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_265ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_265cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_265da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_265db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_265ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_265eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_265fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_265fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x265f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x265f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2660a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2660 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2660 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2660b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2660 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2660 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2661a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2661 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2661 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2661b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2661 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2661 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2662a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2662 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2662 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2662b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2662 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2662 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2663a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2663 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2663 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2663b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2663 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2663 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2664a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2664 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2664 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2664b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2664 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2664 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2665a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2665 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2665 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2665b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2665 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2665 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2666a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2666 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2666 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2666b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2666 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2666 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2667a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2667 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2667 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2667b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2667 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2667 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2668a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2668 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2668 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2668b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2668 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2668 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2669a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2669 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2669 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2669b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2669 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2669 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_266aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_266ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_266ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_266bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_266ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_266cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_266da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_266db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_266ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_266eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_266fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_266fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x266f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x266f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2670a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2670 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2670 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2670b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2670 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2670 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2671a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2671 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2671 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2671b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2671 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2671 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2672a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2672 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2672 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2672b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2672 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2672 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2673a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2673 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2673 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2673b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2673 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2673 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2674a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2674 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2674 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2674b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2674 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2674 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2675a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2675 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2675 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2675b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2675 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2675 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2676a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2676 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2676 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2676b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2676 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2676 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2677a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2677 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2677 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2677b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2677 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2677 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2678a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2678 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2678b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2678 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2679a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2679 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2679b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2679 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_267aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x267a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_267ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x267a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_267ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x267b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_267bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x267b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_267ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x267c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_267cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x267c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2680a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2680 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2680 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2680b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2680 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2680 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2681a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2681 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2681 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2681b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2681 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2681 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2682a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2682 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2682 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2682b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2682 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2682 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2683a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2683 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2683 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2683b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2683 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2683 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2684a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2684 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2684 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2684b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2684 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2684 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2685a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2685 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2685 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2685b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2685 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2685 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2686a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2686 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2686 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2686b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2686 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2686 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2687a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2687 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2687 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2687b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2687 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2687 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2688a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2688 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2688 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2688b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2688 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2688 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2689a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2689 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2689 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2689b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2689 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2689 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_268aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_268ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_268ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_268bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_268ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_268cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_268da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_268db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_268ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_268eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_268fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_268fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x268f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x268f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2690a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2690 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2690b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2690 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2691a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2691 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2691b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2691 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2692a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2692 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2692b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2692 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2693a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2693 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2693b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2693 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2694a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2694 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2694b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2694 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2695a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2695 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2695b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2695 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2696a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2696 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2696b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2696 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2697a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2697 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2697b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2697 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2698a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2698 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2698 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2698b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2698 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2698 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2699a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2699 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2699 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2699b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2699 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2699 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_269aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_269ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_269ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_269bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_269ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_269cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_269da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_269db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_269ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_269eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_269fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_269fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x269f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x269f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_26b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_26baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x26bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_26bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x26bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_26c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x26c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x26cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_26e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_26e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x26f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_26f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_26faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_26fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x26fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_26fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x26fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_26fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x26fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2700a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2700 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2700 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2700b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2700 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2700 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2701a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2701 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2701 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2701b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2701 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2701 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2702a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2702 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2702 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2702b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2702 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2702 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2703a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2703 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2703 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2703b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2703 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2703 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2704a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2704 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2704 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2704b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2704 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2704 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2705a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2705 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2705 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2705b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2705 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2705 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2706a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2706 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2706 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2706b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2706 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2706 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2707a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2707 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2707 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2707b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2707 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2707 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2708a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2708 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2708 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2708b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2708 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2708 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2709a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2709 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2709 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2709b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2709 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2709 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_270aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_270ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_270ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_270bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_270ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_270cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_270da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_270db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_270ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_270eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_270fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_270fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x270f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x270f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2710a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2710 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2710 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2710b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2710 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2710 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2711a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2711 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2711 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2711b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2711 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2711 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2712a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2712 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2712 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2712b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2712 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2712 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2713a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2713 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2713 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2713b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2713 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2713 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2714a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2714 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2714 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2714b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2714 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2714 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2715a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2715 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2715 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2715b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2715 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2715 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2716a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2716 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2716 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2716b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2716 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2716 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2717a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2717 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2717 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2717b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2717 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2717 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2718a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2718 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2718 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2718b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2718 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2718 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2719a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2719 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2719 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2719b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2719 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2719 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_271aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_271ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_271ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_271bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_271ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_271cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_271da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_271db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_271ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_271eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_271fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_271fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x271f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x271f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2720a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2720 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2720 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2720b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2720 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2720 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2721a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2721 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2721 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2721b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2721 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2721 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2722a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2722 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2722 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2722b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2722 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2722 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2723a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2723 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2723 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2723b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2723 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2723 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2724a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2724 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2724 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2724b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2724 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2724 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2725a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2725 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2725 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2725b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2725 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2725 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2726a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2726 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2726 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2726b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2726 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2726 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2727a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2727 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2727 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2727b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2727 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2727 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2728a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2728 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2728 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2728b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2728 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2728 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2729a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2729 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2729 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2729b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2729 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2729 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_272aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_272ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_272ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_272bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_272ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_272cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_272da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_272db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_272ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_272eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_272fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_272fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x272f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x272f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2730a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2730 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2730 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2730b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2730 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2730 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2731a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2731 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2731 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2731b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2731 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2731 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2732a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2732 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2732 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2732b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2732 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2732 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2733a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2733 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2733 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2733b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2733 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2733 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2734a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2734 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2734 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2734b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2734 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2734 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2735a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2735 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2735 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2735b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2735 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2735 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2736a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2736 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2736 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2736b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2736 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2736 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2737a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2737 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2737 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2737b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2737 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2737 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2738a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2738 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2738b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2738 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2739a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2739 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2739b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2739 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_273aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x273a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_273ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x273a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_273ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x273b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_273bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x273b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_273ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x273c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_273cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x273c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2740a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2740 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2740 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2740b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2740 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2740 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2741a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2741 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2741 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2741b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2741 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2741 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2742a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2742 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2742 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2742b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2742 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2742 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2743a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2743 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2743 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2743b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2743 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2743 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2744a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2744 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2744 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2744b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2744 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2744 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2745a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2745 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2745 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2745b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2745 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2745 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2746a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2746 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2746 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2746b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2746 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2746 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2747a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2747 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2747 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2747b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2747 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2747 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2748a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2748 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2748 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2748b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2748 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2748 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2749a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2749 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2749 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2749b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2749 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2749 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_274aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_274ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_274ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_274bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_274ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_274cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_274da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_274db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_274ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_274eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_274fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_274fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x274f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x274f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2750a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2750 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2750 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2750b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2750 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2750 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2751a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2751 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2751 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2751b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2751 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2751 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2752a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2752 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2752 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2752b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2752 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2752 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2753a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2753 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2753 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2753b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2753 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2753 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2754a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2754 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2754 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2754b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2754 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2754 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2755a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2755 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2755 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2755b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2755 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2755 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2756a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2756 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2756 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2756b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2756 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2756 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2757a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2757 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2757 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2757b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2757 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2757 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2758a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2758 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2758 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2758b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2758 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2758 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2759a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2759 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2759 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2759b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2759 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2759 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_275aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_275ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_275ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_275bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_275ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_275cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_275da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_275db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_275ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_275eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_275fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_275fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x275f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x275f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2760a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2760 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2760 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2760b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2760 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2760 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2761a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2761 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2761 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2761b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2761 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2761 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2762a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2762 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2762 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2762b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2762 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2762 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2763a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2763 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2763 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2763b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2763 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2763 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2764a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2764 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2764 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2764b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2764 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2764 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2765a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2765 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2765 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2765b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2765 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2765 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2766a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2766 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2766 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2766b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2766 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2766 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2767a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2767 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2767 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2767b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2767 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2767 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2768a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2768 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2768 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2768b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2768 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2768 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2769a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2769 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2769 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2769b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2769 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2769 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_276aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_276ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_276ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_276bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_276ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_276cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_276da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_276db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_276ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_276eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_276fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_276fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x276f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x276f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2770a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2770 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2770 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2770b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2770 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2770 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2771a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2771 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2771 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2771b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2771 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2771 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2772a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2772 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2772 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2772b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2772 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2772 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2773a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2773 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2773 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2773b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2773 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2773 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2774a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2774 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2774 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2774b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2774 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2774 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2775a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2775 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2775 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2775b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2775 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2775 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2776a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2776 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2776 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2776b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2776 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2776 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2777a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2777 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2777 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2777b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2777 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2777 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2778a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2778 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2778b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2778 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2779a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2779 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2779b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2779 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_277aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x277a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_277ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x277a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_277ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x277b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_277bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x277b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_277ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x277c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_277cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x277c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2780a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2780 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2780 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2780b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2780 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2780 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2781a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2781 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2781 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2781b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2781 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2781 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2782a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2782 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2782 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2782b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2782 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2782 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2783a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2783 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2783 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2783b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2783 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2783 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2784a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2784 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2784 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2784b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2784 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2784 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2785a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2785 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2785 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2785b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2785 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2785 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2786a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2786 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2786 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2786b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2786 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2786 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2787a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2787 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2787 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2787b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2787 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2787 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2788a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2788 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2788 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2788b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2788 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2788 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2789a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2789 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2789 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2789b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2789 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2789 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_278aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_278ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_278ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_278bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_278ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_278cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_278da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_278db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_278ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_278eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_278fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_278fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x278f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x278f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2790a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2790 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2790 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2790b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2790 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2790 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2791a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2791 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2791 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2791b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2791 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2791 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2792a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2792 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2792 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2792b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2792 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2792 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2793a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2793 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2793 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2793b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2793 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2793 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2794a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2794 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2794 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2794b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2794 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2794 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2795a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2795 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2795 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2795b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2795 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2795 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2796a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2796 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2796 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2796b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2796 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2796 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2797a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2797 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2797 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2797b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2797 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2797 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2798a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2798 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2798 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2798b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2798 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2798 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2799a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2799 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2799 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2799b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2799 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2799 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_279aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_279ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_279ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_279bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_279ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_279cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_279da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_279db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_279ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_279eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_279fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_279fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x279f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x279f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_27a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_27a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_27a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_27a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_27a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_27a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_27a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_27a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_27a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x27b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_27b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_27baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_27bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x27bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_27bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x27bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_27bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x27bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2800a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2800 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2800 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2800b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2800 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2800 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2801a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2801 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2801 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2801b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2801 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2801 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2802a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2802 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2802 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2802b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2802 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2802 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2803a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2803 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2803 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2803b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2803 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2803 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2804a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2804 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2804 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2804b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2804 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2804 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2805a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2805 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2805 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2805b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2805 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2805 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2806a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2806 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2806 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2806b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2806 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2806 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2807a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2807 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2807 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2807b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2807 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2807 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2808a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2808 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2808 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2808b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2808 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2808 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2809a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2809 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2809 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2809b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2809 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2809 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_280aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_280ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_280ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_280bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_280ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_280cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_280da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_280db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_280ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_280eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_280fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_280fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x280f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x280f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2810a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2810 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2810b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2810 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2811a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2811 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2811b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2811 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2812a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2812 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2812b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2812 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2813a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2813 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2813b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2813 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2814a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2814 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2814b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2814 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2815a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2815 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2815b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2815 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2816a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2816 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2816b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2816 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2817a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2817 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2817b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2817 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2818a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2818 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2818 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2818b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2818 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2818 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2819a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2819 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2819 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2819b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2819 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2819 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_281aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_281ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_281ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_281bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_281ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_281cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_281da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_281db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_281ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_281eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_281fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_281fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x281f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x281f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2820a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2820 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2820 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2820b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2820 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2820 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2821a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2821 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2821 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2821b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2821 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2821 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2822a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2822 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2822 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2822b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2822 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2822 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2823a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2823 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2823 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2823b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2823 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2823 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2824a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2824 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2824 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2824b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2824 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2824 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2825a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2825 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2825 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2825b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2825 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2825 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2826a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2826 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2826 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2826b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2826 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2826 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2827a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2827 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2827 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2827b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2827 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2827 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2828a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2828 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2828b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2828 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2829a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2829 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2829b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2829 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_282aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_282ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_282ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_282bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_282ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_282cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_282da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_282db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_282ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_282eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_282fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_282fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x282f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x282f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2830a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2830 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2830b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2830 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2831a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2831 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2831b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2831 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2832a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2832 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2832b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2832 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2833a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2833 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2833b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2833 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2834a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2834 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2834b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2834 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2835a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2835 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2835b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2835 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2836a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2836 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2836b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2836 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2837a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2837 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2837b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2837 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2838a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2838 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2838b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2838 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2839a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2839 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2839b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2839 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_283aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x283a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_283ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x283a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_283ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x283b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_283bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x283b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_283ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x283c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_283cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x283c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2840a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2840 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2840 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2840b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2840 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2840 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2841a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2841 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2841 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2841b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2841 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2841 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2842a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2842 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2842 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2842b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2842 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2842 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2843a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2843 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2843 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2843b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2843 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2843 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2844a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2844 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2844 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2844b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2844 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2844 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2845a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2845 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2845 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2845b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2845 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2845 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2846a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2846 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2846 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2846b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2846 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2846 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2847a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2847 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2847 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2847b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2847 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2847 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2848a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2848 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2848 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2848b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2848 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2848 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2849a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2849 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2849 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2849b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2849 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2849 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_284aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_284ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_284ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_284bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_284ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_284cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_284da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_284db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_284ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_284eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_284fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_284fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x284f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x284f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2850a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2850 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2850 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2850b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2850 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2850 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2851a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2851 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2851 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2851b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2851 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2851 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2852a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2852 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2852 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2852b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2852 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2852 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2853a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2853 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2853 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2853b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2853 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2853 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2854a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2854 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2854 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2854b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2854 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2854 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2855a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2855 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2855 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2855b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2855 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2855 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2856a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2856 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2856 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2856b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2856 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2856 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2857a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2857 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2857 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2857b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2857 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2857 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2858a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2858 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2858 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2858b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2858 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2858 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2859a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2859 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2859 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2859b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2859 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2859 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_285aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_285ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_285ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_285bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_285ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_285cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_285da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_285db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_285ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_285eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_285fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_285fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x285f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x285f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2860a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2860 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2860 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2860b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2860 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2860 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2861a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2861 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2861 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2861b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2861 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2861 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2862a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2862 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2862 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2862b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2862 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2862 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2863a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2863 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2863 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2863b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2863 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2863 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2864a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2864 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2864 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2864b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2864 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2864 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2865a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2865 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2865 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2865b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2865 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2865 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2866a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2866 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2866 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2866b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2866 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2866 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2867a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2867 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2867 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2867b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2867 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2867 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2868a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2868 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2868 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2868b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2868 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2868 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2869a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2869 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2869 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2869b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2869 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2869 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_286aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_286ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_286ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_286bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_286ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_286cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_286da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_286db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_286ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_286eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_286fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_286fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x286f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x286f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2870a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2870 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2870 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2870b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2870 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2870 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2871a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2871 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2871 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2871b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2871 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2871 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2872a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2872 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2872 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2872b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2872 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2872 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2873a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2873 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2873 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2873b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2873 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2873 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2874a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2874 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2874 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2874b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2874 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2874 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2875a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2875 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2875 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2875b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2875 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2875 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2876a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2876 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2876 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2876b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2876 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2876 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2877a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2877 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2877 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2877b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2877 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2877 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2878a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2878 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2878b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2878 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2879a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2879 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2879b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2879 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_287aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x287a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_287ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x287a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_287ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x287b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_287bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x287b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_287ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x287c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_287cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x287c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2880a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2880 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2880 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2880b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2880 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2880 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2881a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2881 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2881 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2881b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2881 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2881 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2882a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2882 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2882 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2882b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2882 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2882 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2883a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2883 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2883 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2883b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2883 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2883 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2884a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2884 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2884 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2884b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2884 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2884 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2885a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2885 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2885 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2885b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2885 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2885 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2886a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2886 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2886 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2886b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2886 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2886 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2887a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2887 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2887 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2887b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2887 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2887 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2888a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2888 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2888 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2888b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2888 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2888 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2889a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2889 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2889 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2889b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2889 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2889 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_288aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_288ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_288ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_288bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_288ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_288cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_288da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_288db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_288ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_288eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_288fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_288fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x288f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x288f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2890a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2890 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2890b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2890 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2891a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2891 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2891b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2891 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2892a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2892 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2892b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2892 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2893a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2893 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2893b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2893 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2894a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2894 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2894b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2894 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2895a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2895 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2895b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2895 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2896a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2896 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2896b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2896 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2897a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2897 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2897b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2897 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2898a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2898 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2898 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2898b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2898 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2898 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2899a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2899 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2899 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2899b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2899 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2899 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_289aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_289ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_289ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_289bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_289ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_289cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_289da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_289db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_289ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_289eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_289fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_289fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x289f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x289f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28a9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28aa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28af >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_28b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28b9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_28baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28bb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x28bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_28bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x28bc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_28c0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x28c7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28c8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28c9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28c9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28c9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28c9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28caa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28cab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28ca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28cba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28cbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28cb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28cb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28cca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28ccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28cc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28cc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28cda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28cdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28cd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28cd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28cea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28ceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28ce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28cfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28cfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28cf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x28cf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28d9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28d9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28d9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28daa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28dab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28da >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28dba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28dbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28db >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28dca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28dcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28dc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28dda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28ddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28dd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28dea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28deb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28de >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28dfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28dfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28df >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28e0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28e1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28e2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28e3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28e4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28e5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28e6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_28e7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_28e8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28e8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28e9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28e9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28e9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28eaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28eab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28eba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28ebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28eb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28eca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28ecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28eda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28edb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28eea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28eeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28efa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28efb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28ef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x28f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28f8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28f9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_28f9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28f9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_28faa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28fab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28fa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28fba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_28fbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x28fb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_28fca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x28fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_28fcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x28fc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2900a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2900 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2900 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2900b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2900 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2900 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2901a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2901 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2901 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2901b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2901 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2901 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2902a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2902 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2902 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2902b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2902 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2902 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2903a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2903 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2903 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2903b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2903 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2903 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2904a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2904 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2904 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2904b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2904 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2904 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2905a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2905 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2905 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2905b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2905 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2905 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2906a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2906 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2906 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2906b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2906 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2906 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2907a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2907 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2907 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2907b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2907 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2907 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2908a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2908 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2908 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2908b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2908 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2908 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2909a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2909 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2909 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2909b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2909 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2909 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_290aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_290ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_290ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_290bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_290ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_290cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_290da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_290db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_290ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_290eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_290fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_290fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x290f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x290f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2910a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2910 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2910 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2910b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2910 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2910 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2911a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2911 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2911 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2911b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2911 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2911 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2912a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2912 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2912 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2912b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2912 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2912 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2913a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2913 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2913 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2913b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2913 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2913 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2914a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2914 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2914 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2914b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2914 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2914 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2915a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2915 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2915 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2915b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2915 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2915 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2916a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2916 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2916 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2916b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2916 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2916 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2917a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2917 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2917 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2917b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2917 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2917 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2918a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2918 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2918 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2918b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2918 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2918 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2919a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2919 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2919 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2919b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2919 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2919 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_291aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_291ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_291ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_291bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_291ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_291cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_291da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_291db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_291ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_291eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_291fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_291fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x291f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x291f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2920a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2920 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2920 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2920b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2920 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2920 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2921a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2921 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2921 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2921b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2921 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2921 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2922a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2922 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2922 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2922b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2922 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2922 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2923a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2923 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2923 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2923b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2923 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2923 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2924a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2924 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2924 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2924b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2924 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2924 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2925a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2925 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2925 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2925b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2925 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2925 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2926a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2926 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2926 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2926b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2926 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2926 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2927a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2927 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2927 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2927b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2927 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2927 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2928a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2928 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2928 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2928b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2928 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2928 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2929a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2929 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2929 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2929b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2929 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2929 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_292aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_292ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_292ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_292bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_292ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_292cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_292da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_292db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_292ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_292eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_292fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_292fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x292f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x292f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2930a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2930 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2930 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2930b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2930 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2930 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2931a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2931 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2931 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2931b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2931 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2931 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2932a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2932 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2932 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2932b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2932 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2932 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2933a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2933 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2933 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2933b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2933 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2933 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2934a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2934 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2934 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2934b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2934 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2934 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2935a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2935 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2935 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2935b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2935 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2935 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2936a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2936 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2936 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2936b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2936 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2936 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2937a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2937 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2937 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2937b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2937 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2937 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2938a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2938 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2938b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2938 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2939a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2939 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2939b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2939 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_293aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x293a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_293ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x293a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_293ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x293b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_293bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x293b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_293ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x293c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_293cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x293c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2940a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2940 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2940 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2940b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2940 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2940 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2941a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2941 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2941 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2941b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2941 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2941 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2942a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2942 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2942 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2942b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2942 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2942 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2943a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2943 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2943 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2943b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2943 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2943 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2944a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2944 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2944 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2944b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2944 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2944 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2945a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2945 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2945 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2945b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2945 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2945 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2946a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2946 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2946 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2946b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2946 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2946 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2947a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2947 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2947 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2947b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2947 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2947 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2948a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2948 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2948 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2948b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2948 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2948 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2949a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2949 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2949 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2949b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2949 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2949 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_294aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_294ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_294ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_294bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_294ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_294cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_294da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_294db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_294ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_294eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_294fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_294fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x294f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x294f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2950a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2950 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2950 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2950b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2950 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2950 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2951a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2951 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2951 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2951b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2951 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2951 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2952a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2952 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2952 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2952b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2952 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2952 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2953a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2953 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2953 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2953b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2953 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2953 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2954a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2954 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2954 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2954b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2954 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2954 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2955a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2955 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2955 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2955b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2955 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2955 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2956a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2956 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2956 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2956b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2956 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2956 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2957a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2957 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2957 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2957b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2957 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2957 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2958a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2958 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2958 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2958b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2958 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2958 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2959a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2959 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2959 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2959b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2959 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2959 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_295aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_295ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_295ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_295bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_295ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_295cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_295da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_295db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_295ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_295eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_295fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_295fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x295f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x295f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2960a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2960 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2960 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2960b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2960 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2960 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2961a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2961 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2961 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2961b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2961 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2961 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2962a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2962 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2962 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2962b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2962 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2962 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2963a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2963 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2963 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2963b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2963 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2963 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2964a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2964 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2964 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2964b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2964 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2964 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2965a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2965 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2965 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2965b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2965 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2965 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2966a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2966 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2966 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2966b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2966 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2966 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2967a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2967 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2967 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2967b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2967 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2967 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2968a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2968 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2968 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2968b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2968 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2968 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2969a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2969 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2969 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2969b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2969 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2969 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_296aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_296ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_296ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_296bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_296ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_296cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_296da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_296db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_296ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_296eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_296fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_296fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x296f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x296f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2970a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2970 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2970 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2970b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2970 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2970 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2971a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2971 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2971 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2971b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2971 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2971 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2972a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2972 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2972 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2972b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2972 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2972 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2973a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2973 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2973 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2973b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2973 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2973 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2974a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2974 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2974 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2974b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2974 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2974 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2975a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2975 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2975 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2975b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2975 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2975 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2976a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2976 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2976 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2976b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2976 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2976 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2977a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2977 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2977 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2977b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2977 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2977 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2978a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2978 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2978b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2978 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2979a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2979 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2979b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2979 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_297aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x297a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_297ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x297a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_297ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x297b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_297bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x297b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_297ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x297c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_297cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x297c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2980a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2980 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2980 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2980b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2980 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2980 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2981a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2981 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2981 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2981b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2981 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2981 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2982a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2982 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2982 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2982b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2982 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2982 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2983a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2983 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2983 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2983b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2983 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2983 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2984a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2984 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2984 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2984b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2984 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2984 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2985a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2985 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2985 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2985b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2985 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2985 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2986a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2986 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2986 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2986b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2986 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2986 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2987a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2987 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2987 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2987b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2987 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2987 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2988a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2988 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2988 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2988b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2988 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2988 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2989a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2989 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2989 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2989b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2989 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2989 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_298aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_298ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_298ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_298bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_298ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_298cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_298da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_298db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_298ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_298eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_298fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_298fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x298f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x298f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2990a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2990 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2990 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2990b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2990 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2990 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2991a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2991 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2991 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2991b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2991 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2991 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2992a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2992 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2992 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2992b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2992 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2992 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2993a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2993 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2993 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2993b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2993 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2993 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2994a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2994 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2994 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2994b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2994 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2994 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2995a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2995 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2995 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2995b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2995 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2995 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2996a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2996 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2996 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2996b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2996 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2996 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2997a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2997 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2997 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2997b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2997 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2997 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2998a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2998 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2998 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2998b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2998 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2998 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2999a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2999 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2999 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2999b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2999 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2999 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_299aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_299ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_299ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_299bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_299ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_299cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_299da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_299db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_299ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_299eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_299fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_299fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x299f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x299f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_29a0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_29a1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_29a2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_29a3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_29a4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_29a5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_29a6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_29a7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_29a8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29a8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29a9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29a9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29a9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29aaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29aab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29aa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29aba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29abb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29aca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29acb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29ada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29adb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29aea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29aeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29afa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29afb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29af >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x29b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29b8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29b9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_29b9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29b9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_29baa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29bab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29ba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29bba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_29bbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x29bb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_29bca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x29bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_29bcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x29bc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2a00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2a39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2a3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2a3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2a3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2a3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2a3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2a40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a40 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a40 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a41 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a41 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a42 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a42 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a43 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a43 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a44 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a44 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a45 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a45 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a46 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a46 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a47 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a47 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a48 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a48 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a49 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a49 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a4f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a50 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a50 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a51 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a51 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a52 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a52 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a53 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a53 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a54 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a54 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a55 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a55 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a56 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a56 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a57 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a57 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a58 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a58 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a59 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a59 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a5f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a60 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a60 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a61 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a61 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a62 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a62 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a63 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a63 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a64 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a64 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a65 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a65 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a66 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a66 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a67 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2a67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a67 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2a68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a68 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a68 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a69 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a69 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a6f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a70 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a70 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a71 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a71 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a72 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a72 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a73 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a73 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a74 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a74 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a75 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a75 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a76 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a76 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a77 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a77 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a78 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a78 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a79 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2a79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a79 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2a7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a7a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a7a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a7b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2a7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a7b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2a7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2a7c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2a7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2a7c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2a80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2a87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2a8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2a9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2a9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2a9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2a9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aa0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aa1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aa2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aa3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aa4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aa5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aa6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aa7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2aa8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aa8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aa9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aa9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aa9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aaaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aaab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aaba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aaca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aaea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aaeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ab8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ab9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2ab9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ab9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2abaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2abab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2abba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2abb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2abbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2abb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2abca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2abc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2abcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2abc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2ac0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ac7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ac8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ac8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ac9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ac9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ac9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ac9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ac9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2acaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2aca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2acab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2aca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2acba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2acb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2acb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2acbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2acb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2acb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2acca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2acc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2acc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2accb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2acc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2acc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2acda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2acd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2acd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2acdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2acd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2acd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2acea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ace >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ace >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2aceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ace >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ace >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2acfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2acf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2acf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2acfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2acf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2acf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ad9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ad9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ad9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ad9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2adaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ada >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ada >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2adab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ada >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ada >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2adba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2adb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2adb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2adbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2adb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2adb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2adca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2adc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2adc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2adcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2adc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2adc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2adda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2add >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2add >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2addb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2add >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2add >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2adea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ade >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ade >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2adeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ade >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ade >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2adfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2adf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2adf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2adfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2adf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2adf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ae0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ae1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ae2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ae3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ae4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ae5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ae6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ae7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ae8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ae8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ae9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ae9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ae9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aeaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aeab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aeba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aeb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aeb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aeca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aeda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aeea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aeeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2aefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2aefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2aef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2aef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2af7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2af8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2af9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2af9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2af9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2afaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2afa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2afab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2afa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2afba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2afb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2afbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2afb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2afca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2afc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2afcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2afc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2b27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2b28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2b39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2b3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2b3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2b3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2b3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2b79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2b7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2b7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2b7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2b7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2b7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2b7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2b80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2b87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2b8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2b9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2b9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2b9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2b9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ba0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ba1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ba2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ba3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ba4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ba5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ba6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ba7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ba8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2ba8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2ba9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2ba9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ba9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ba9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2baaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2baa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2baa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2baab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2baa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2baa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2baba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2babb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2baca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2badb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2baea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2baeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2baf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2baf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2baf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2baf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2bb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2bb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2bbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2bbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2bbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2bbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2bbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2bbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2bbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2c00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2c39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2c3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2c3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2c3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2c3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2c3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2c40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c40 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c40 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c41 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c41 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c42 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c42 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c43 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c43 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c44 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c44 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c45 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c45 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c46 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c46 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c47 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c47 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c48 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c48 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c49 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c49 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c4f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c50 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c50 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c51 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c51 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c52 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c52 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c53 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c53 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c54 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c54 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c55 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c55 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c56 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c56 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c57 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c57 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c58 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c58 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c59 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c59 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c5f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c60 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c60 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c61 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c61 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c62 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c62 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c63 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c63 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c64 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c64 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c65 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c65 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c66 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c66 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c67 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2c67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c67 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2c68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c68 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c68 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c69 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c69 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c6f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c70 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c70 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c71 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c71 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c72 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c72 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c73 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c73 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c74 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c74 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c75 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c75 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c76 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c76 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c77 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c77 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c78 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c78 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c79 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2c79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c79 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2c7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c7a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c7a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c7b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2c7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c7b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2c7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2c7c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2c7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2c7c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2c80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2c87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2c8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2c9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2c9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2c9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2c9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ca0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ca1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ca2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ca3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ca4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ca5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ca6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ca7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ca8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ca8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ca9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ca9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ca9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2caaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2caa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2caa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2caab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2caa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2caa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2caba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2caca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cad >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2caea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2caeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2caf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2caf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2caf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2caf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2cb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2cbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cbb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cbb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2cbc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2cbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2cbc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2cc0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2cc7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2cc8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2cc8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cc9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2cc9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cc9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cc9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2cc9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ccaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2cca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ccab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2cca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ccba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ccb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ccb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ccbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ccb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ccb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ccca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ccc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ccc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ccc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ccc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ccda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ccd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ccd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ccdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ccd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ccd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ccea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2cce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cce >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2cce >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ccfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ccf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ccf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ccfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ccf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ccf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cd9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cd9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cd9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cdaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cda >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cdab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cda >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cdba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cdb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cdbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cdb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cdca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cdc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cdcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cdc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cdda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cdd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cdd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cdea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cde >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cdeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cde >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2cdfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cdf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2cdfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cdf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ce0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ce1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ce2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ce3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ce4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ce5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ce6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ce7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ce8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ce8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ce9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ce9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ce9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ceaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ceab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ceba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ceb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ceb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ceca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ceda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ced >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ced >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ceea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ceeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2cf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cf8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cf9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2cf9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cf9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2cfaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cfa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cfab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cfa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cfba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cfb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2cfbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2cfb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2cfca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2cfc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2cfcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2cfc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2d27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2d28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2d39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2d3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2d3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2d3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2d3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2d79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2d7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2d7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2d7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2d7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2d7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2d7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2d80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2d87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2d8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2d9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2d9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2d9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2d9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2da0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2da1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2da2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2da3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2da4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2da5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2da6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2da7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2da8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2da8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2da9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2da9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2da9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2da9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2daaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2daa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2daa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2daab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2daa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2daa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2daba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2dab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2dabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2dab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2daca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2dac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2dacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2dac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2dada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2dad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2dadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2dad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2daea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2dae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2daeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2dae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2dafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2daf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2daf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2dafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2daf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2daf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2db7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2db8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2db9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2db9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2db9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2dbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2dbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2dbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2dbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2dbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2dbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2dbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2dbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2dbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2e00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e00 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e01 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e02 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e03 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e04 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e05 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e06 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2000, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e07 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e08 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e09 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2008, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e0f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e10 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e11 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e12 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e13 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e14 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e15 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e16 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2010, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e17 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e18 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e19 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2018, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e1f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e20 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e21 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e22 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e23 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e24 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e25 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e26 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2020, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e27 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e28 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e29 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2d >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2e >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2028, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e2f >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e30 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e31 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e32 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e33 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e34 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e35 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e36 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2030, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e37 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2038, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e38 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2e39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2039, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e39 >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2e3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e3a >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e3b >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2e3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2e3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2e3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 203c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2e3c >> 9) & 7;
  uint32 outdata = srcdata;

  DATAREG(dstreg) = outdata;

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2e40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e40 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e40 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e41 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e41 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e42 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e42 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e43 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e43 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e44 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e44 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e45 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e45 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e46 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e46 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e47 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2040, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e47 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e48 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e48 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e49 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e49 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2048, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e4f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e50 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e50 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e51 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e51 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e52 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e52 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e53 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e53 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e54 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e54 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e55 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e55 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e56 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e56 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e57 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2050, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 2, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e57 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e58 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e58 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e59 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e59 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2058, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 3, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e5f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e60 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e60 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e61 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e61 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e62 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e62 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e63 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e63 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e64 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e64 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e65 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e65 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e66 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e66 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e67 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_2e67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2060, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 4, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e67 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 2;
}

void cpu_op_2e68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e68 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e68 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e69 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e69 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6d >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6e >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2068, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 5, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e6f >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e70 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e70 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e71 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e71 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e72 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e72 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e73 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e73 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e74 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e74 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e75 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e75 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e76 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e76 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e77 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2070, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 6, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e77 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e78 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2078, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 7, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e78 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e79 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2e79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2079, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 8, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e79 >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2e7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e7a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 9, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e7a >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e7b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_2e7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 10, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e7b >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 4;
}

void cpu_op_2e7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2e7c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_2e7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 207c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 13, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2e7c >> 9) & 7;
  uint32 outdata = srcdata;

  ADDRREG(dstreg) = outdata;

  PC+= 6;
}

void cpu_op_2e80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e80 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e81 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e82 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e83 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e84 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e85 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e86 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2080, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2e87 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e88 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e89 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2088, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2e8f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e90 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e91 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e92 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e93 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e94 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e95 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e96 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2090, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e97 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e98 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e99 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2e9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2e9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2098, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2e9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2e9f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ea0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ea1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ea2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ea3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ea4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ea5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ea6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ea7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ea8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ea8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ea9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ea9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ea9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eaaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eaab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eaa >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eaba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eab >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eaca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eacb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eac >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ead >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ead >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eaea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eaeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eae >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eaf >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb0 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb1 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb2 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb3 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb4 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb5 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb6 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb7 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb8 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2eb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eb9 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2ebaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ebab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eba >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ebba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ebb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ebbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ebb >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ebca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2ebc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2ebcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 2, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2ebc >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2ec0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec0 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec1 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec2 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec3 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec4 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec5 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec6 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec7 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2ec7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ec8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec8 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ec8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ec9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ec9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ec9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ec9 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ec9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ecaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2eca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ecab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eca >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2eca >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ecba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ecb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ecb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ecbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ecb >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ecb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ecca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ecc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ecc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2eccb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ecc >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ecc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ecda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ecd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ecd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ecdb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ecd >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ecd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ecea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ece >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ece >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2eceb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ece >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ece >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ecfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ecf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ecf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ecfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20c8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ecf >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2ecf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ed9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ed9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ed9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ed9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2edaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eda >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2edab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eda >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2edba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2edb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2edb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2edbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2edb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2edb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2edca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2edc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2edc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2edcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2edc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2edc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2edda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2edd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2edd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2eddb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2edd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2edd >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2edea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ede >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ede >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2edeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ede >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ede >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2edfa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2edf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2edf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2edfb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20d8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2edf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2edf >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ee0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ee1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ee2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ee3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ee4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ee5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ee6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_2ee7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2ee8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ee8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ee9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ee9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ee9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eeaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eeab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eea >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eeba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eeb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eebb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eeb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eeca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eecb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eec >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eeda(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eedb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eed >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eeea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eeeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eee >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2eefa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2eefb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20e8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2eef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2eef >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef0 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef1 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef2 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef3 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef4 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef5 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef6 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 20f0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2ef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef7 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2ef8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef8 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2ef9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2ef9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20f9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2ef9 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2efaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2efa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2efab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fa, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2efa >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2efba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2efb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2efbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2efb >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2efca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2efc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2efcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 20fc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 3, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2efc >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f00a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f00b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f00 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f00 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f01a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f01b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f01 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f01 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f02a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f02b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f02 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f02 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f03a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f03b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f03 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f03 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f04a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f04b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f04 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f04 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f05a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f05b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f05 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f05 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f06a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f06b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f06 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f06 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f07a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f07b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2100, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f07 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f07 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f08a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f08b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f08 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f08 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f09a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f09b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f09 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f09 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f0aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f0ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f0ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f0bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f0ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f0cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f0da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f0db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f0ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f0eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f0fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f0fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2108, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f0f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f0f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f10a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f10b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f10 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f11a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f11b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f11 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f12a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f12b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f12 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f13a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f13b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f13 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f14a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f14b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f14 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f15a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f15b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f15 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f16a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f16b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f16 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f17a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f17b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2110, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f17 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f18a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f18b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f18 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f18 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f19a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f19b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f19 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f19 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f1aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f1ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f1ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f1bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f1ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f1cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f1da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f1db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f1ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f1eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f1fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f1fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2118, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f1f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f1f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f20a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f20b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f20 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f20 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f21a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f21b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f21 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f21 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f22a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f22b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f22 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f22 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f23a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f23b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f23 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f23 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f24a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f24b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f24 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f24 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f25a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f25b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f25 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f25 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f26a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f26b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f26 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f26 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f27a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_2f27b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2120, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f27 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f27 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 2;
}

void cpu_op_2f28a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f28b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f28 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f29a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f29b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f29 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f2aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f2ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f2ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f2bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f2ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f2cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f2da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f2db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2d >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f2ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f2eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2e >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f2fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f2fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2128, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f2f >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f30a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f30b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f30 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f31a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f31b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f31 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f32a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f32b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f32 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f33a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f33b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f33 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f34a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f34b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f34 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f35a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f35b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f35 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f36a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f36b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f36 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f37a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f37b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2130, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f37 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f38a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f38b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2138, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f38 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f39a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2f39b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2139, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f39 >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f3aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f3ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f3a >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f3ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 4;
}

void cpu_op_2f3bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f3b >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f3ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2f3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 6;
}

void cpu_op_2f3cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 213c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2f3c >> 9) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 outdata = srcdata;

  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f40a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f40b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f40 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f41a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f41b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f41 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f42a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f42b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f42 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f43a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f43b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f43 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f44a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f44b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f44 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f45a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f45b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f45 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f46a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f46b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f46 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f47a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f47b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2140, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f47 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f48a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f48b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f48 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f49a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f49b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f49 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f4aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f4ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f4ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f4bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f4ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f4cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f4da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f4db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f4ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f4eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f4fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f4fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2148, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f4f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f50a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f50b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f50 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f51a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f51b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f51 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f52a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f52b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f52 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f53a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f53b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f53 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f54a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f54b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f54 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f55a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f55b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f55 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f56a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f56b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f56 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f57a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f57b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2150, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f57 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f58a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f58b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f58 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f59a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f59b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f59 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f5aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f5ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f5ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f5bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f5ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f5cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f5da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f5db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f5ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f5eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f5fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f5fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2158, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f5f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f60a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f60b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f60 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f61a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f61b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f61 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f62a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f62b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f62 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f63a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f63b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f63 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f64a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f64b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f64 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f65a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f65b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f65 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f66a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f66b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f66 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f67a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f67b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2160, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f67 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f68a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f68b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f68 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f69a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f69b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f69 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f6aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f6ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f6ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f6bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f6ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f6cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f6da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f6db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f6ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f6eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f6fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f6fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2168, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f6f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f70a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f70b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f70 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f71a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f71b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f71 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f72a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f72b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f72 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f73a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f73b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f73 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f74a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f74b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f74 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f75a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f75b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f75 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f76a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f76b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f76 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f77a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f77b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2170, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f77 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f78a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f78b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2178, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f78 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f79a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2f79b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 2179, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f79 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2f7aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f7ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217a, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f7a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f7ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2f7bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217b, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f7b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2f7ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2f7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2f7cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 217c, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 5, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2f7c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2f80a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f80b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f80 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f81a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f81b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f81 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f82a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f82b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f82 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f83a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f83b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f83 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f84a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f84b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f84 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f85a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f85b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f85 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f86a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f86b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f86 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f87a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f87b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2180, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0x2f87 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f88a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f88b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f88 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f88 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f89a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f89b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f89 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f89 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f8aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f8ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f8ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f8bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f8ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f8cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f8da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f8db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f8ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f8eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f8fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f8fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2188, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 1, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f8f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0x2f8f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f90a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f90b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f90 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f91a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f91b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f91 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f92a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f92b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f92 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f93a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f93b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f93 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f94a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f94b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f94 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f95a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f95b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f95 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f96a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f96b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f96 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f97a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f97b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2190, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f97 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f98a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f98b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f98 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f99a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f99b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f99 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f9aa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f9ab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9a >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f9ba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f9bb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9b >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f9ca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f9cb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9c >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f9da(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f9db(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9d >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f9ea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f9eb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9e >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2f9fa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2f9fb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 2198, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2f9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2f9f >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2fa0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2fa1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2fa2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2fa3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2fa4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2fa5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2fa6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_2fa7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 4;
}

void cpu_op_2fa8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fa8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fa9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fa9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fa9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2faaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2faa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2faa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2faab(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2faa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2faa >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2faba(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fabb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fab >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2faca(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2facb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fac >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fada(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fadb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fad >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2faea(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2faeb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fae >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fafa(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2faf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2faf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fafb(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21a8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2faf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2faf >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb0a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb0b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb0 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb1a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb1b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb1 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb2a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb2b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb2 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb3a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb3b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb3 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb4a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb4b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb4 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb5a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb5b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb5 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb6a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb6b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb6 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb7a(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb7b(t_ipc *ipc) /* MOVE */ {
  /* mask f1f8, bits 21b0, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0x2fb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb7 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb8a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fb8b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b8, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb8 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fb9a(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2fb9b(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21b9, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fb9 >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

void cpu_op_2fbaa(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fbab(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21ba, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fba >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fbba(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_2fbbb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bb, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0x2fbb >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 6;
}

void cpu_op_2fbca(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2fbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);
  PC+= 8;
}

void cpu_op_2fbcb(t_ipc *ipc) /* MOVE */ {
  /* mask f1ff, bits 21bc, mnemonic 21, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 6, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0x2fbc >> 9) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 outdata = srcdata;

  storelong(dstaddr, outdata);

  VFLAG = 0;
  CFLAG = 0;
  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  PC+= 8;
}

