// Seed: 3787019705
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout tri0 id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign id_4 = id_2 - 1'b0;
  logic id_8;
  ;
  tri id_9 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd49,
    parameter id_8 = 32'd51
) (
    input tri1 id_0,
    output supply0 id_1,
    input uwire id_2,
    input wand _id_3,
    output uwire id_4,
    output supply1 id_5,
    output wire id_6,
    input tri0 id_7,
    output uwire _id_8,
    input tri0 id_9,
    output supply0 id_10,
    input wand id_11,
    input supply0 id_12,
    output supply1 id_13
);
  logic id_15[id_3 : id_8] = id_9;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign modCall_1.id_9 = 0;
endmodule
