# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --trace --timing -Wall -Wno-fatal --top-module fpga_template_top_tb fpga_template_top_tb.sv fpga_template_test.sv i2s_capture_24_test.sv i2s_clock_gen_test.sv ram_logic_test.sv vu_meter_6led_test.sv sp_ram_stub.v"
S  10993608 11799820  1760371953     1795822  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12732024  1760371953    20795743  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S      5072 27525379  1761560608   865716822  1761560608   861716804 "fpga_template_test.sv"
S     13079 27535506  1761909901   934032449  1761909901   928876896 "fpga_template_top_tb.sv"
S      4061 27429144  1761834265   925732730  1761834265   925732730 "i2s_capture_24_test.sv"
S      7025 27525923  1761560873   234929409  1761560873   229580525 "i2s_clock_gen_test.sv"
T      5804 27525331  1761909913   119749497  1761909913   119749497 "obj_dir/Vfpga_template_top_tb.cpp"
T      3405 27525329  1761909913   119687831  1761909913   119687831 "obj_dir/Vfpga_template_top_tb.h"
T      1830 27525348  1761909913   121476658  1761909913   121476658 "obj_dir/Vfpga_template_top_tb.mk"
T      1326 27525328  1761909913   119646263  1761909913   119646263 "obj_dir/Vfpga_template_top_tb__ConstPool_0.cpp"
T      1833 27525326  1761909913   119437573  1761909913   119437573 "obj_dir/Vfpga_template_top_tb__Syms.cpp"
T      1641 27525327  1761909913   119602992  1761909913   119602992 "obj_dir/Vfpga_template_top_tb__Syms.h"
T       341 27525344  1761909913   120922895  1761909913   120922895 "obj_dir/Vfpga_template_top_tb__TraceDecls__0__Slow.cpp"
T     10792 27525345  1761909913   121382522  1761909913   121382522 "obj_dir/Vfpga_template_top_tb__Trace__0.cpp"
T     43811 27525343  1761909913   120922895  1761909913   120922895 "obj_dir/Vfpga_template_top_tb__Trace__0__Slow.cpp"
T      8904 27525333  1761909913   119862388  1761909913   119862388 "obj_dir/Vfpga_template_top_tb___024root.h"
T     17311 27525341  1761909913   120404662  1761909913   120404662 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0.cpp"
T      3443 27525335  1761909913   119985829  1761909913   119985829 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h253f4503__0__Slow.cpp"
T     62554 27525342  1761909913   120827473  1761909913   120827473 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0.cpp"
T     23337 27525340  1761909913   120174602  1761909913   120174602 "obj_dir/Vfpga_template_top_tb___024root__DepSet_h66671092__0__Slow.cpp"
T       876 27525334  1761909913   119902854  1761909913   119902854 "obj_dir/Vfpga_template_top_tb___024root__Slow.cpp"
T      1042 27525346  1761909913   121419481  1761909913   121419481 "obj_dir/Vfpga_template_top_tb__main.cpp"
T       769 27525332  1761909913   119777890  1761909913   119777890 "obj_dir/Vfpga_template_top_tb__pch.h"
T      1133 27525349  1761909913   121476658  1761909913   121476658 "obj_dir/Vfpga_template_top_tb__ver.d"
T         0        0  1761909913   121476658  1761909913   121476658 "obj_dir/Vfpga_template_top_tb__verFiles.dat"
T      1987 27525347  1761909913   121445861  1761909913   121445861 "obj_dir/Vfpga_template_top_tb_classes.mk"
S     14732 27526167  1761909718   757123655  1761909718   757123655 "ram_logic_test.sv"
S      5630 27525523  1761487794     5385622  1761487794     1385706 "sp_ram_stub.v"
S      5185 27525522  1761560759   971824214  1761560759   966272944 "vu_meter_6led_test.sv"
