{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682731717389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682731717400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 20:28:37 2023 " "Processing started: Fri Apr 28 20:28:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682731717400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731717400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731717401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682731719835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682731719835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feedback.sv 1 1 " "Found 1 design units, including 1 entities, in source file feedback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 feedback " "Found entity 1: feedback" {  } { { "feedback.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/feedback.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coins " "Found entity 1: coins" {  } { { "coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stone/stone_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file stone/stone_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_rom " "Found entity 1: stone_rom" {  } { { "stone/stone_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/stone/stone_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stone/stone_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file stone/stone_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_palette " "Found entity 1: stone_palette" {  } { { "stone/stone_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/stone/stone_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stone/stone_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file stone/stone_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_example " "Found entity 1: stone_example" {  } { { "stone/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/stone/stone_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sspeed/sspeed_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sspeed/sspeed_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_rom " "Found entity 1: sspeed_rom" {  } { { "sspeed/sspeed_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/sspeed/sspeed_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sspeed/sspeed_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file sspeed/sspeed_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_palette " "Found entity 1: sspeed_palette" {  } { { "sspeed/sspeed_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/sspeed/sspeed_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sspeed/sspeed_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file sspeed/sspeed_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_example " "Found entity 1: sspeed_example" {  } { { "sspeed/sspeed_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/sspeed/sspeed_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shield/shield_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file shield/shield_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_rom " "Found entity 1: shield_rom" {  } { { "shield/shield_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/shield/shield_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shield/shield_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file shield/shield_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_palette " "Found entity 1: shield_palette" {  } { { "shield/shield_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/shield/shield_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shield/shield_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file shield/shield_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_example " "Found entity 1: shield_example" {  } { { "shield/shield_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/shield/shield_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rage/rage_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rage/rage_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_rom " "Found entity 1: rage_rom" {  } { { "rage/rage_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/rage/rage_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rage/rage_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file rage/rage_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_palette " "Found entity 1: rage_palette" {  } { { "rage/rage_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/rage/rage_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rage/rage_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file rage/rage_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_example " "Found entity 1: rage_example" {  } { { "rage/rage_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/rage/rage_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "health/health_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file health/health_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_rom " "Found entity 1: health_rom" {  } { { "health/health_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/health/health_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "health/health_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file health/health_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_palette " "Found entity 1: health_palette" {  } { { "health/health_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/health/health_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "health/health_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file health/health_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_example " "Found entity 1: health_example" {  } { { "health/health_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/health/health_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_silver/coin_silver_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_silver/coin_silver_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_rom " "Found entity 1: coin_silver_rom" {  } { { "coin_silver/coin_silver_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_silver/coin_silver_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_silver/coin_silver_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_silver/coin_silver_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_palette " "Found entity 1: coin_silver_palette" {  } { { "coin_silver/coin_silver_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_silver/coin_silver_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_silver/coin_silver_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_silver/coin_silver_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_example " "Found entity 1: coin_silver_example" {  } { { "coin_silver/coin_silver_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_silver/coin_silver_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_gold/coin_gold_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_gold/coin_gold_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_rom " "Found entity 1: coin_gold_rom" {  } { { "coin_gold/coin_gold_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_gold/coin_gold_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_gold/coin_gold_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_gold/coin_gold_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_palette " "Found entity 1: coin_gold_palette" {  } { { "coin_gold/coin_gold_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_gold/coin_gold_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_gold/coin_gold_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_gold/coin_gold_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_example " "Found entity 1: coin_gold_example" {  } { { "coin_gold/coin_gold_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_gold/coin_gold_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_copper/coin_copper_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_copper/coin_copper_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_rom " "Found entity 1: coin_copper_rom" {  } { { "coin_copper/coin_copper_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_copper/coin_copper_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_copper/coin_copper_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_copper/coin_copper_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_palette " "Found entity 1: coin_copper_palette" {  } { { "coin_copper/coin_copper_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_copper/coin_copper_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_copper/coin_copper_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file coin_copper/coin_copper_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_example " "Found entity 1: coin_copper_example" {  } { { "coin_copper/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/coin_copper/coin_copper_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet/bullet_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet/bullet_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_rom " "Found entity 1: bullet_rom" {  } { { "bullet/bullet_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bullet/bullet_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet/bullet_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet/bullet_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_palette " "Found entity 1: bullet_palette" {  } { { "bullet/bullet_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bullet/bullet_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet/bullet_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bullet/bullet_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_example " "Found entity 1: bullet_example" {  } { { "bullet/bullet_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bullet/bullet_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bricks/bricks_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bricks/bricks_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_rom " "Found entity 1: bricks_rom" {  } { { "bricks/bricks_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bricks/bricks_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bricks/bricks_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file bricks/bricks_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_palette " "Found entity 1: bricks_palette" {  } { { "bricks/bricks_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bricks/bricks_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bricks/bricks_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file bricks/bricks_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_example " "Found entity 1: bricks_example" {  } { { "bricks/bricks_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/bricks/bricks_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Color_Mapper.sv(134) " "Verilog HDL information at Color_Mapper.sv(134): always construct contains both blocking and non-blocking assignments" {  } { { "Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/Color_Mapper.sv" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682731730337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/Color_Mapper.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.sv 4 4 " "Found 4 design units, including 4 entities, in source file tank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update_base " "Found entity 1: update_base" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730347 ""} { "Info" "ISGN_ENTITY_NAME" "2 update_turret " "Found entity 2: update_turret" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730347 ""} { "Info" "ISGN_ENTITY_NAME" "3 ball " "Found entity 3: ball" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730347 ""} { "Info" "ISGN_ENTITY_NAME" "4 tank_position_direction " "Found entity 4: tank_position_direction" {  } { { "tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/tank.sv" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret7/turret7_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret7/turret7_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_rom " "Found entity 1: turret7_rom" {  } { { "turret7/turret7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret7/turret7_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret7/turret7_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret7/turret7_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_palette " "Found entity 1: turret7_palette" {  } { { "turret7/turret7_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret7/turret7_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret7/turret7_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret7/turret7_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_example " "Found entity 1: turret7_example" {  } { { "turret7/turret7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret7/turret7_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret6/turret6_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret6/turret6_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_rom " "Found entity 1: turret6_rom" {  } { { "turret6/turret6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret6/turret6_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret6/turret6_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret6/turret6_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_palette " "Found entity 1: turret6_palette" {  } { { "turret6/turret6_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret6/turret6_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret6/turret6_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret6/turret6_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_example " "Found entity 1: turret6_example" {  } { { "turret6/turret6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret6/turret6_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret5/turret5_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret5/turret5_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_rom " "Found entity 1: turret5_rom" {  } { { "turret5/turret5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret5/turret5_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret5/turret5_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret5/turret5_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_palette " "Found entity 1: turret5_palette" {  } { { "turret5/turret5_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret5/turret5_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret5/turret5_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret5/turret5_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_example " "Found entity 1: turret5_example" {  } { { "turret5/turret5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret5/turret5_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret4/turret4_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret4/turret4_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_rom " "Found entity 1: turret4_rom" {  } { { "turret4/turret4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret4/turret4_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret4/turret4_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret4/turret4_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_palette " "Found entity 1: turret4_palette" {  } { { "turret4/turret4_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret4/turret4_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret4/turret4_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret4/turret4_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_example " "Found entity 1: turret4_example" {  } { { "turret4/turret4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret4/turret4_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret3/turret3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret3/turret3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_rom " "Found entity 1: turret3_rom" {  } { { "turret3/turret3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret3/turret3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret3/turret3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret3/turret3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_palette " "Found entity 1: turret3_palette" {  } { { "turret3/turret3_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret3/turret3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret3/turret3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret3/turret3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_example " "Found entity 1: turret3_example" {  } { { "turret3/turret3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret3/turret3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret2/turret2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret2/turret2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_rom " "Found entity 1: turret2_rom" {  } { { "turret2/turret2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret2/turret2_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret2/turret2_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret2/turret2_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_palette " "Found entity 1: turret2_palette" {  } { { "turret2/turret2_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret2/turret2_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret2/turret2_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret2/turret2_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_example " "Found entity 1: turret2_example" {  } { { "turret2/turret2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret2/turret2_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret1/turret1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret1/turret1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_rom " "Found entity 1: turret1_rom" {  } { { "turret1/turret1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret1/turret1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret1/turret1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret1/turret1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_palette " "Found entity 1: turret1_palette" {  } { { "turret1/turret1_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret1/turret1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret1/turret1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret1/turret1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_example " "Found entity 1: turret1_example" {  } { { "turret1/turret1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret1/turret1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret0/turret0_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret0/turret0_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_rom " "Found entity 1: turret0_rom" {  } { { "turret0/turret0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret0/turret0_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret0/turret0_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret0/turret0_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_palette " "Found entity 1: turret0_palette" {  } { { "turret0/turret0_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret0/turret0_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turret0/turret0_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file turret0/turret0_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_example " "Found entity 1: turret0_example" {  } { { "turret0/turret0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/turret0/turret0_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base7/base7_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base7/base7_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_rom " "Found entity 1: base7_rom" {  } { { "base7/base7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base7/base7_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base7/base7_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base7/base7_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_palette " "Found entity 1: base7_palette" {  } { { "base7/base7_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base7/base7_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base7/base7_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base7/base7_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_example " "Found entity 1: base7_example" {  } { { "base7/base7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base7/base7_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base6/base6_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base6/base6_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_rom " "Found entity 1: base6_rom" {  } { { "base6/base6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base6/base6_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base6/base6_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base6/base6_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_palette " "Found entity 1: base6_palette" {  } { { "base6/base6_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base6/base6_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base6/base6_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base6/base6_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_example " "Found entity 1: base6_example" {  } { { "base6/base6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base6/base6_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base5/base5_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base5/base5_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_rom " "Found entity 1: base5_rom" {  } { { "base5/base5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base5/base5_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base5/base5_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base5/base5_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_palette " "Found entity 1: base5_palette" {  } { { "base5/base5_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base5/base5_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base5/base5_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base5/base5_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_example " "Found entity 1: base5_example" {  } { { "base5/base5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base5/base5_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base4/base4_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base4/base4_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_rom " "Found entity 1: base4_rom" {  } { { "base4/base4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base4/base4_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base4/base4_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base4/base4_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_palette " "Found entity 1: base4_palette" {  } { { "base4/base4_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base4/base4_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base4/base4_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base4/base4_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_example " "Found entity 1: base4_example" {  } { { "base4/base4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base4/base4_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base3/base3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base3/base3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_rom " "Found entity 1: base3_rom" {  } { { "base3/base3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base3/base3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base3/base3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base3/base3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_palette " "Found entity 1: base3_palette" {  } { { "base3/base3_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base3/base3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base3/base3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base3/base3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_example " "Found entity 1: base3_example" {  } { { "base3/base3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base3/base3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base2/base2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base2/base2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_rom " "Found entity 1: base2_rom" {  } { { "base2/base2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base2/base2_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base2/base2_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base2/base2_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_palette " "Found entity 1: base2_palette" {  } { { "base2/base2_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base2/base2_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base2/base2_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base2/base2_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_example " "Found entity 1: base2_example" {  } { { "base2/base2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base2/base2_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base1/base1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base1/base1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_rom " "Found entity 1: base1_rom" {  } { { "base1/base1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base1/base1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base1/base1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base1/base1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_palette " "Found entity 1: base1_palette" {  } { { "base1/base1_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base1/base1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base1/base1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base1/base1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_example " "Found entity 1: base1_example" {  } { { "base1/base1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base1/base1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base0/base0_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file base0/base0_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_rom " "Found entity 1: base0_rom" {  } { { "base0/base0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base0/base0_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base0/base0_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file base0/base0_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_palette " "Found entity 1: base0_palette" {  } { { "base0/base0_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base0/base0_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base0/base0_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file base0/base0_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_example " "Found entity 1: base0_example" {  } { { "base0/base0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/base0/base0_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/lab7soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/lab7soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc " "Found entity 1: lab7soc" {  } { { "lab7soc/synthesis/lab7soc.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab7soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_irq_mapper " "Found entity 1: lab7soc_irq_mapper" {  } { { "lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0 " "Found entity 1: lab7soc_mm_interconnect_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_008" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab7soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730655 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab7soc_mm_interconnect_0_rsp_mux" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab7soc_mm_interconnect_0_rsp_demux_002" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab7soc_mm_interconnect_0_rsp_demux" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab7soc_mm_interconnect_0_cmd_mux_002" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab7soc_mm_interconnect_0_cmd_mux" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab7soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab7soc_mm_interconnect_0_cmd_demux" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730687 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730687 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730687 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730687 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab7soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab7soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_010_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_010_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730707 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router_010 " "Found entity 2: lab7soc_mm_interconnect_0_router_010" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_004_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730710 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router_004 " "Found entity 2: lab7soc_mm_interconnect_0_router_004" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730714 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router_002 " "Found entity 2: lab7soc_mm_interconnect_0_router_002" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730717 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router_001 " "Found entity 2: lab7soc_mm_interconnect_0_router_001" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab7soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab7soc_mm_interconnect_0_router_default_decode" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730721 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_mm_interconnect_0_router " "Found entity 2: lab7soc_mm_interconnect_0_router" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab7soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab7soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_usb_rst " "Found entity 1: lab7soc_usb_rst" {  } { { "lab7soc/synthesis/submodules/lab7soc_usb_rst.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_usb_gpx " "Found entity 1: lab7soc_usb_gpx" {  } { { "lab7soc/synthesis/submodules/lab7soc_usb_gpx.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_timer_0 " "Found entity 1: lab7soc_timer_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_timer_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_sysid_qsys_0 " "Found entity 1: lab7soc_sysid_qsys_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_switch " "Found entity 1: lab7soc_switch" {  } { { "lab7soc/synthesis/submodules/lab7soc_switch.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_spi_0 " "Found entity 1: lab7soc_spi_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab7soc_sdram_pll_dffpipe_l2c" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730767 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab7soc_sdram_pll_stdsync_sv6" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730767 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7soc_sdram_pll_altpll_vg92 " "Found entity 3: lab7soc_sdram_pll_altpll_vg92" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730767 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7soc_sdram_pll " "Found entity 4: lab7soc_sdram_pll" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/lab7soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_sdram_input_efifo_module " "Found entity 1: lab7soc_sdram_input_efifo_module" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730772 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_sdram " "Found entity 2: lab7soc_sdram" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_onchip_memory2_0 " "Found entity 1: lab7soc_onchip_memory2_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0 " "Found entity 1: lab7soc_nios2_gen2_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab7soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab7soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab7soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab7soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab7soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab7soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab7soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab7soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab7soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab7soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab7soc_nios2_gen2_0_cpu " "Found entity 21: lab7soc_nios2_gen2_0_cpu" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab7soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_led " "Found entity 1: lab7soc_led" {  } { { "lab7soc/synthesis/submodules/lab7soc_led.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_keycode " "Found entity 1: lab7soc_keycode" {  } { { "lab7soc/synthesis/submodules/lab7soc_keycode.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab7soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730844 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7soc_jtag_uart_0_scfifo_w " "Found entity 2: lab7soc_jtag_uart_0_scfifo_w" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730844 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab7soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730844 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7soc_jtag_uart_0_scfifo_r " "Found entity 4: lab7soc_jtag_uart_0_scfifo_r" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730844 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7soc_jtag_uart_0 " "Found entity 5: lab7soc_jtag_uart_0" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682731730854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730855 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682731730857 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682731730857 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682731730857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682731730858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730865 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682731730866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682731730870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_hex " "Found entity 1: lab7soc_hex" {  } { { "lab7soc/synthesis/submodules/lab7soc_hex.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_hex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/lab7soc_button.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/lab7soc_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7soc_button " "Found entity 1: lab7soc_button" {  } { { "lab7soc/synthesis/submodules/lab7soc_button.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/vga_text_avl_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730890 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_text " "Found entity 2: my_text" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "lab7soc/synthesis/submodules/font_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "lab7soc/synthesis/submodules/ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Color_Mapper.sv(134) " "Verilog HDL information at Color_Mapper.sv(134): always construct contains both blocking and non-blocking assignments" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682731730906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/tank.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab7soc/synthesis/submodules/tank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update_base " "Found entity 1: update_base" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730914 ""} { "Info" "ISGN_ENTITY_NAME" "2 update_turret " "Found entity 2: update_turret" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730914 ""} { "Info" "ISGN_ENTITY_NAME" "3 ball " "Found entity 3: ball" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730914 ""} { "Info" "ISGN_ENTITY_NAME" "4 tank_position_direction " "Found entity 4: tank_position_direction" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base0_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base0_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_example " "Found entity 1: base0_example" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base0_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base0_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_palette " "Found entity 1: base0_palette" {  } { { "lab7soc/synthesis/submodules/base0_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base0_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base0_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base0_rom " "Found entity 1: base0_rom" {  } { { "lab7soc/synthesis/submodules/base0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_example " "Found entity 1: base1_example" {  } { { "lab7soc/synthesis/submodules/base1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_palette " "Found entity 1: base1_palette" {  } { { "lab7soc/synthesis/submodules/base1_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base1_rom " "Found entity 1: base1_rom" {  } { { "lab7soc/synthesis/submodules/base1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base2_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base2_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_example " "Found entity 1: base2_example" {  } { { "lab7soc/synthesis/submodules/base2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base2_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base2_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_palette " "Found entity 1: base2_palette" {  } { { "lab7soc/synthesis/submodules/base2_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base2_rom " "Found entity 1: base2_rom" {  } { { "lab7soc/synthesis/submodules/base2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_example " "Found entity 1: base3_example" {  } { { "lab7soc/synthesis/submodules/base3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_palette " "Found entity 1: base3_palette" {  } { { "lab7soc/synthesis/submodules/base3_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base3_rom " "Found entity 1: base3_rom" {  } { { "lab7soc/synthesis/submodules/base3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base4_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base4_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_example " "Found entity 1: base4_example" {  } { { "lab7soc/synthesis/submodules/base4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base4_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base4_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_palette " "Found entity 1: base4_palette" {  } { { "lab7soc/synthesis/submodules/base4_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base4_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base4_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base4_rom " "Found entity 1: base4_rom" {  } { { "lab7soc/synthesis/submodules/base4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base5_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base5_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_example " "Found entity 1: base5_example" {  } { { "lab7soc/synthesis/submodules/base5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base5_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base5_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_palette " "Found entity 1: base5_palette" {  } { { "lab7soc/synthesis/submodules/base5_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base5_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base5_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base5_rom " "Found entity 1: base5_rom" {  } { { "lab7soc/synthesis/submodules/base5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base6_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base6_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_example " "Found entity 1: base6_example" {  } { { "lab7soc/synthesis/submodules/base6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731730995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731730995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base6_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base6_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_palette " "Found entity 1: base6_palette" {  } { { "lab7soc/synthesis/submodules/base6_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base6_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base6_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base6_rom " "Found entity 1: base6_rom" {  } { { "lab7soc/synthesis/submodules/base6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base7_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base7_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_example " "Found entity 1: base7_example" {  } { { "lab7soc/synthesis/submodules/base7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base7_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base7_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_palette " "Found entity 1: base7_palette" {  } { { "lab7soc/synthesis/submodules/base7_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/base7_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/base7_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base7_rom " "Found entity 1: base7_rom" {  } { { "lab7soc/synthesis/submodules/base7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret0_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret0_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_example " "Found entity 1: turret0_example" {  } { { "lab7soc/synthesis/submodules/turret0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret0_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret0_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_palette " "Found entity 1: turret0_palette" {  } { { "lab7soc/synthesis/submodules/turret0_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret0_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret0_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret0_rom " "Found entity 1: turret0_rom" {  } { { "lab7soc/synthesis/submodules/turret0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret1_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret1_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_example " "Found entity 1: turret1_example" {  } { { "lab7soc/synthesis/submodules/turret1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret1_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret1_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_palette " "Found entity 1: turret1_palette" {  } { { "lab7soc/synthesis/submodules/turret1_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret1_rom " "Found entity 1: turret1_rom" {  } { { "lab7soc/synthesis/submodules/turret1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret2_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret2_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_example " "Found entity 1: turret2_example" {  } { { "lab7soc/synthesis/submodules/turret2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret2_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret2_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_palette " "Found entity 1: turret2_palette" {  } { { "lab7soc/synthesis/submodules/turret2_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret2_rom " "Found entity 1: turret2_rom" {  } { { "lab7soc/synthesis/submodules/turret2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret3_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret3_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_example " "Found entity 1: turret3_example" {  } { { "lab7soc/synthesis/submodules/turret3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret3_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret3_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_palette " "Found entity 1: turret3_palette" {  } { { "lab7soc/synthesis/submodules/turret3_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret3_rom " "Found entity 1: turret3_rom" {  } { { "lab7soc/synthesis/submodules/turret3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret4_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret4_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_example " "Found entity 1: turret4_example" {  } { { "lab7soc/synthesis/submodules/turret4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret4_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret4_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_palette " "Found entity 1: turret4_palette" {  } { { "lab7soc/synthesis/submodules/turret4_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret4_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret4_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret4_rom " "Found entity 1: turret4_rom" {  } { { "lab7soc/synthesis/submodules/turret4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret5_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret5_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_example " "Found entity 1: turret5_example" {  } { { "lab7soc/synthesis/submodules/turret5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret5_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret5_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_palette " "Found entity 1: turret5_palette" {  } { { "lab7soc/synthesis/submodules/turret5_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret5_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret5_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret5_rom " "Found entity 1: turret5_rom" {  } { { "lab7soc/synthesis/submodules/turret5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret6_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret6_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_example " "Found entity 1: turret6_example" {  } { { "lab7soc/synthesis/submodules/turret6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret6_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret6_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_palette " "Found entity 1: turret6_palette" {  } { { "lab7soc/synthesis/submodules/turret6_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret6_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret6_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret6_rom " "Found entity 1: turret6_rom" {  } { { "lab7soc/synthesis/submodules/turret6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret7_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret7_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_example " "Found entity 1: turret7_example" {  } { { "lab7soc/synthesis/submodules/turret7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret7_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret7_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_palette " "Found entity 1: turret7_palette" {  } { { "lab7soc/synthesis/submodules/turret7_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/turret7_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/turret7_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 turret7_rom " "Found entity 1: turret7_rom" {  } { { "lab7soc/synthesis/submodules/turret7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/sspeed_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/sspeed_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_example " "Found entity 1: sspeed_example" {  } { { "lab7soc/synthesis/submodules/sspeed_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/sspeed_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/sspeed_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_palette " "Found entity 1: sspeed_palette" {  } { { "lab7soc/synthesis/submodules/sspeed_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/sspeed_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/sspeed_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sspeed_rom " "Found entity 1: sspeed_rom" {  } { { "lab7soc/synthesis/submodules/sspeed_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/sspeed_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/stone_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/stone_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_example " "Found entity 1: stone_example" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/stone_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/stone_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_palette " "Found entity 1: stone_palette" {  } { { "lab7soc/synthesis/submodules/stone_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/stone_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/stone_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stone_rom " "Found entity 1: stone_rom" {  } { { "lab7soc/synthesis/submodules/stone_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/shield_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/shield_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_example " "Found entity 1: shield_example" {  } { { "lab7soc/synthesis/submodules/shield_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/shield_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/shield_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/shield_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_palette " "Found entity 1: shield_palette" {  } { { "lab7soc/synthesis/submodules/shield_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/shield_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/shield_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/shield_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shield_rom " "Found entity 1: shield_rom" {  } { { "lab7soc/synthesis/submodules/shield_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/shield_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bricks_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bricks_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_example " "Found entity 1: bricks_example" {  } { { "lab7soc/synthesis/submodules/bricks_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bricks_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bricks_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_palette " "Found entity 1: bricks_palette" {  } { { "lab7soc/synthesis/submodules/bricks_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bricks_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bricks_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bricks_rom " "Found entity 1: bricks_rom" {  } { { "lab7soc/synthesis/submodules/bricks_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bullet_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bullet_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_example " "Found entity 1: bullet_example" {  } { { "lab7soc/synthesis/submodules/bullet_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bullet_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bullet_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bullet_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_palette " "Found entity 1: bullet_palette" {  } { { "lab7soc/synthesis/submodules/bullet_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bullet_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/bullet_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/bullet_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_rom " "Found entity 1: bullet_rom" {  } { { "lab7soc/synthesis/submodules/bullet_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bullet_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_copper_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_copper_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_example " "Found entity 1: coin_copper_example" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_copper_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_copper_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_palette " "Found entity 1: coin_copper_palette" {  } { { "lab7soc/synthesis/submodules/coin_copper_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_copper_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_copper_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_copper_rom " "Found entity 1: coin_copper_rom" {  } { { "lab7soc/synthesis/submodules/coin_copper_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_silver_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_silver_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_example " "Found entity 1: coin_silver_example" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_silver_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_silver_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_palette " "Found entity 1: coin_silver_palette" {  } { { "lab7soc/synthesis/submodules/coin_silver_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_silver_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_silver_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_silver_rom " "Found entity 1: coin_silver_rom" {  } { { "lab7soc/synthesis/submodules/coin_silver_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_gold_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_gold_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_example " "Found entity 1: coin_gold_example" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_gold_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_gold_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_palette " "Found entity 1: coin_gold_palette" {  } { { "lab7soc/synthesis/submodules/coin_gold_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin_gold_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin_gold_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin_gold_rom " "Found entity 1: coin_gold_rom" {  } { { "lab7soc/synthesis/submodules/coin_gold_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/health_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/health_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_example " "Found entity 1: health_example" {  } { { "lab7soc/synthesis/submodules/health_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/health_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/health_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_palette " "Found entity 1: health_palette" {  } { { "lab7soc/synthesis/submodules/health_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/health_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/health_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 health_rom " "Found entity 1: health_rom" {  } { { "lab7soc/synthesis/submodules/health_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/health_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/rage_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/rage_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_example " "Found entity 1: rage_example" {  } { { "lab7soc/synthesis/submodules/rage_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/rage_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/rage_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/rage_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_palette " "Found entity 1: rage_palette" {  } { { "lab7soc/synthesis/submodules/rage_palette.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/rage_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/rage_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/rage_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rage_rom " "Found entity 1: rage_rom" {  } { { "lab7soc/synthesis/submodules/rage_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/rage_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/coin.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/coin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coins " "Found entity 1: coins" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7soc/synthesis/submodules/feedback.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7soc/synthesis/submodules/feedback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 feedback " "Found entity 1: feedback" {  } { { "lab7soc/synthesis/submodules/feedback.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/feedback.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/vga_text_avl_interface.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731299 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_text " "Found entity 2: my_text" {  } { { "vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/vga_text_avl_interface.sv" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682731731310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731731325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731731325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h lab7.sv(120) " "Verilog HDL Implicit Net warning at lab7.sv(120): created implicit net for \"Reset_h\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731731326 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab7soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682731731488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab7soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682731731488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab7soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682731731488 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab7soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682731731489 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab7soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682731731490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682731732196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h lab7.sv(120) " "Verilog HDL or VHDL warning at lab7.sv(120): object \"Reset_h\" assigned a value but never read" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682731732200 "|lab7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lab7.sv(114) " "Verilog HDL assignment warning at lab7.sv(114): truncated value with size 32 to match size of target (2)" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731732205 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver5 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver5\"" {  } { { "lab7.sv" "hex_driver5" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731732238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc lab7soc:u0 " "Elaborating entity \"lab7soc\" for hierarchy \"lab7soc:u0\"" {  } { { "lab7.sv" "u0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731732259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "vga_text_mode_controller_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731732302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hole_ind vga_text_avl_interface.sv(100) " "Verilog HDL or VHDL warning at vga_text_avl_interface.sv(100): object \"hole_ind\" assigned a value but never read" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682731732305 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_text_avl_interface.sv(137) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(137): truncated value with size 32 to match size of target (1)" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731732322 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731732559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control " "Elaborating entity \"vga_controller\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "vga_control" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731732632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731732633 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731732633 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom " "Elaborating entity \"font_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font_rom\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "font_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731732650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram " "Elaborating entity \"ram\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "my_vram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731732750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\"" {  } { { "lab7soc/synthesis/submodules/ram.v" "altsyncram_component" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731733088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\"" {  } { { "lab7soc/synthesis/submodules/ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731733111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731733112 ""}  } { { "lab7soc/synthesis/submodules/ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731733112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjm2 " "Found entity 1: altsyncram_kjm2" {  } { { "db/altsyncram_kjm2.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_kjm2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731733210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731733210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kjm2 lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\|altsyncram_kjm2:auto_generated " "Elaborating entity \"altsyncram_kjm2\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\|altsyncram_kjm2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731733213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_text lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|my_text:my_text " "Elaborating entity \"my_text\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|my_text:my_text\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "my_text" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731733267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_text_avl_interface.sv(234) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(234): truncated value with size 32 to match size of target (12)" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731733268 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|my_text:my_text"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_position_direction lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank " "Elaborating entity \"tank_position_direction\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "my_tank" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731733277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(397) " "Verilog HDL assignment warning at tank.sv(397): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731733280 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731734686 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731734686 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "alive_bullet_cnt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"alive_bullet_cnt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731734686 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731734687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_base lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1 " "Elaborating entity \"update_base\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_base:base1\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "base1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731734883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(43) " "Verilog HDL assignment warning at tank.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734884 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_base:base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(50) " "Verilog HDL assignment warning at tank.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734884 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_base:base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(53) " "Verilog HDL assignment warning at tank.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734884 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_base:base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(63) " "Verilog HDL assignment warning at tank.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734885 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_base:base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(70) " "Verilog HDL assignment warning at tank.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734885 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_base:base1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(73) " "Verilog HDL assignment warning at tank.sv(73): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734885 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_base:base1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_turret lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_turret:turret1 " "Elaborating entity \"update_turret\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|update_turret:turret1\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "turret1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731734954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tank.sv(94) " "Verilog HDL assignment warning at tank.sv(94): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734955 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_turret:turret1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tank.sv(101) " "Verilog HDL assignment warning at tank.sv(101): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734955 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_turret:turret1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tank.sv(105) " "Verilog HDL assignment warning at tank.sv(105): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734956 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|update_turret:turret1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|ball:ball01 " "Elaborating entity \"ball\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|tank_position_direction:my_tank\|ball:ball01\"" {  } { { "lab7soc/synthesis/submodules/tank.sv" "ball01" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731734982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(143) " "Verilog HDL assignment warning at tank.sv(143): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734983 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(144) " "Verilog HDL assignment warning at tank.sv(144): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734983 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tank.sv(146) " "Verilog HDL assignment warning at tank.sv(146): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734983 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(162) " "Verilog HDL assignment warning at tank.sv(162): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734984 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(166) " "Verilog HDL assignment warning at tank.sv(166): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734984 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(167) " "Verilog HDL assignment warning at tank.sv(167): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734984 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(171) " "Verilog HDL assignment warning at tank.sv(171): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734984 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(176) " "Verilog HDL assignment warning at tank.sv(176): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734984 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tank.sv(197) " "Verilog HDL assignment warning at tank.sv(197): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731734984 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|tank_position_direction:my_tank|ball:ball01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper " "Elaborating entity \"color_mapper\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "mapper" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(62) " "Verilog HDL assignment warning at Color_Mapper.sv(62): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735097 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(61) " "Verilog HDL assignment warning at Color_Mapper.sv(61): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735100 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(137) " "Verilog HDL assignment warning at Color_Mapper.sv(137): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735109 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(138) " "Verilog HDL assignment warning at Color_Mapper.sv(138): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735109 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(142) " "Verilog HDL assignment warning at Color_Mapper.sv(142): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735109 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(143) " "Verilog HDL assignment warning at Color_Mapper.sv(143): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735109 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(140) " "Verilog HDL assignment warning at Color_Mapper.sv(140): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735110 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(147) " "Verilog HDL assignment warning at Color_Mapper.sv(147): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735110 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(148) " "Verilog HDL assignment warning at Color_Mapper.sv(148): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735111 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(146) " "Verilog HDL assignment warning at Color_Mapper.sv(146): truncated value with size 32 to match size of target (8)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735111 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(190) " "Verilog HDL assignment warning at Color_Mapper.sv(190): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735115 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(191) " "Verilog HDL assignment warning at Color_Mapper.sv(191): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735115 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(211) " "Verilog HDL assignment warning at Color_Mapper.sv(211): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735116 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(212) " "Verilog HDL assignment warning at Color_Mapper.sv(212): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735116 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731735201 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731735201 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallY " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallY\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731735201 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "DistX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"DistX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731735201 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "DistY " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"DistY\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731735201 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731735202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base0_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0 " "Elaborating entity \"base0_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base0_example.sv(12) " "Verilog HDL assignment warning at base0_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735245 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base0_example:base0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base0_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom " "Elaborating entity \"base0_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\"" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "base0_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735255 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base0_rom.sv(7) " "Verilog HDL warning at base0_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735256 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base0_example:base0|base0_rom:base0_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base0_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette " "Elaborating entity \"base0_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\"" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "base0_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base1_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1 " "Elaborating entity \"base1_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base1_example.sv(12) " "Verilog HDL assignment warning at base1_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735287 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base1_example:base1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base1_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\|base1_rom:base1_rom " "Elaborating entity \"base1_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\|base1_rom:base1_rom\"" {  } { { "lab7soc/synthesis/submodules/base1_example.sv" "base1_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735298 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base1_rom.sv(7) " "Verilog HDL warning at base1_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735300 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base1_example:base1|base1_rom:base1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base1_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\|base1_palette:base1_palette " "Elaborating entity \"base1_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base1_example:base1\|base1_palette:base1_palette\"" {  } { { "lab7soc/synthesis/submodules/base1_example.sv" "base1_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base1_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base2_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2 " "Elaborating entity \"base2_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base2" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base2_example.sv(12) " "Verilog HDL assignment warning at base2_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735328 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base2_example:base2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base2_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom " "Elaborating entity \"base2_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\"" {  } { { "lab7soc/synthesis/submodules/base2_example.sv" "base2_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735337 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base2_rom.sv(7) " "Verilog HDL warning at base2_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735338 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base2_example:base2|base2_rom:base2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base2_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette " "Elaborating entity \"base2_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\"" {  } { { "lab7soc/synthesis/submodules/base2_example.sv" "base2_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base2_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base3_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3 " "Elaborating entity \"base3_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base3_example.sv(12) " "Verilog HDL assignment warning at base3_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735370 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base3_example:base3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base3_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\|base3_rom:base3_rom " "Elaborating entity \"base3_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\|base3_rom:base3_rom\"" {  } { { "lab7soc/synthesis/submodules/base3_example.sv" "base3_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735384 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base3_rom.sv(7) " "Verilog HDL warning at base3_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735386 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base3_example:base3|base3_rom:base3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base3_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\|base3_palette:base3_palette " "Elaborating entity \"base3_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base3_example:base3\|base3_palette:base3_palette\"" {  } { { "lab7soc/synthesis/submodules/base3_example.sv" "base3_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base3_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base4_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4 " "Elaborating entity \"base4_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base4" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base4_example.sv(12) " "Verilog HDL assignment warning at base4_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735416 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base4_example:base4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base4_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom " "Elaborating entity \"base4_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\"" {  } { { "lab7soc/synthesis/submodules/base4_example.sv" "base4_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735428 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base4_rom.sv(7) " "Verilog HDL warning at base4_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735430 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base4_example:base4|base4_rom:base4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base4_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette " "Elaborating entity \"base4_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\"" {  } { { "lab7soc/synthesis/submodules/base4_example.sv" "base4_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base4_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base5_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5 " "Elaborating entity \"base5_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base5" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base5_example.sv(12) " "Verilog HDL assignment warning at base5_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735457 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base5_example:base5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base5_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\|base5_rom:base5_rom " "Elaborating entity \"base5_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\|base5_rom:base5_rom\"" {  } { { "lab7soc/synthesis/submodules/base5_example.sv" "base5_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735467 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base5_rom.sv(7) " "Verilog HDL warning at base5_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735469 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base5_example:base5|base5_rom:base5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base5_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\|base5_palette:base5_palette " "Elaborating entity \"base5_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base5_example:base5\|base5_palette:base5_palette\"" {  } { { "lab7soc/synthesis/submodules/base5_example.sv" "base5_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base5_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base6_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6 " "Elaborating entity \"base6_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base6" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base6_example.sv(12) " "Verilog HDL assignment warning at base6_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735497 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base6_example:base6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base6_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom " "Elaborating entity \"base6_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\"" {  } { { "lab7soc/synthesis/submodules/base6_example.sv" "base6_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735509 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base6_rom.sv(7) " "Verilog HDL warning at base6_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735511 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base6_example:base6|base6_rom:base6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base6_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette " "Elaborating entity \"base6_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\"" {  } { { "lab7soc/synthesis/submodules/base6_example.sv" "base6_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base6_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base7_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7 " "Elaborating entity \"base7_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "base7" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 base7_example.sv(12) " "Verilog HDL assignment warning at base7_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/base7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735539 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base7_example:base7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base7_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\|base7_rom:base7_rom " "Elaborating entity \"base7_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\|base7_rom:base7_rom\"" {  } { { "lab7soc/synthesis/submodules/base7_example.sv" "base7_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735549 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory base7_rom.sv(7) " "Verilog HDL warning at base7_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/base7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735551 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|base7_example:base7|base7_rom:base7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base7_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\|base7_palette:base7_palette " "Elaborating entity \"base7_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base7_example:base7\|base7_palette:base7_palette\"" {  } { { "lab7soc/synthesis/submodules/base7_example.sv" "base7_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base7_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret0_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0 " "Elaborating entity \"turret0_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret0_example.sv(12) " "Verilog HDL assignment warning at turret0_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret0_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735579 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret0_example:turret0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret0_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom " "Elaborating entity \"turret0_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\"" {  } { { "lab7soc/synthesis/submodules/turret0_example.sv" "turret0_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735589 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret0_rom.sv(7) " "Verilog HDL warning at turret0_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret0_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735591 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret0_example:turret0|turret0_rom:turret0_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret0_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette " "Elaborating entity \"turret0_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\"" {  } { { "lab7soc/synthesis/submodules/turret0_example.sv" "turret0_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret0_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret1_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1 " "Elaborating entity \"turret1_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret1_example.sv(12) " "Verilog HDL assignment warning at turret1_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret1_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735623 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret1_example:turret1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret1_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom " "Elaborating entity \"turret1_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\"" {  } { { "lab7soc/synthesis/submodules/turret1_example.sv" "turret1_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735636 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret1_rom.sv(7) " "Verilog HDL warning at turret1_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret1_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735638 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret1_example:turret1|turret1_rom:turret1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret1_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette " "Elaborating entity \"turret1_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\"" {  } { { "lab7soc/synthesis/submodules/turret1_example.sv" "turret1_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret1_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret2_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2 " "Elaborating entity \"turret2_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret2" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret2_example.sv(12) " "Verilog HDL assignment warning at turret2_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret2_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735679 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret2_example:turret2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret2_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom " "Elaborating entity \"turret2_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\"" {  } { { "lab7soc/synthesis/submodules/turret2_example.sv" "turret2_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735692 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret2_rom.sv(7) " "Verilog HDL warning at turret2_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret2_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735694 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret2_example:turret2|turret2_rom:turret2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret2_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette " "Elaborating entity \"turret2_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\"" {  } { { "lab7soc/synthesis/submodules/turret2_example.sv" "turret2_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret2_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret3_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3 " "Elaborating entity \"turret3_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret3_example.sv(12) " "Verilog HDL assignment warning at turret3_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret3_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735729 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret3_example:turret3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret3_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom " "Elaborating entity \"turret3_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\"" {  } { { "lab7soc/synthesis/submodules/turret3_example.sv" "turret3_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735740 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret3_rom.sv(7) " "Verilog HDL warning at turret3_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret3_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735742 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret3_example:turret3|turret3_rom:turret3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret3_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette " "Elaborating entity \"turret3_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\"" {  } { { "lab7soc/synthesis/submodules/turret3_example.sv" "turret3_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret3_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret4_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4 " "Elaborating entity \"turret4_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret4" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret4_example.sv(12) " "Verilog HDL assignment warning at turret4_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret4_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735774 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret4_example:turret4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret4_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom " "Elaborating entity \"turret4_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\"" {  } { { "lab7soc/synthesis/submodules/turret4_example.sv" "turret4_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735786 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret4_rom.sv(7) " "Verilog HDL warning at turret4_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret4_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735788 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret4_example:turret4|turret4_rom:turret4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret4_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette " "Elaborating entity \"turret4_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\"" {  } { { "lab7soc/synthesis/submodules/turret4_example.sv" "turret4_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret4_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret5_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5 " "Elaborating entity \"turret5_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret5" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret5_example.sv(12) " "Verilog HDL assignment warning at turret5_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret5_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735817 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret5_example:turret5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret5_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom " "Elaborating entity \"turret5_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\"" {  } { { "lab7soc/synthesis/submodules/turret5_example.sv" "turret5_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735831 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret5_rom.sv(7) " "Verilog HDL warning at turret5_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret5_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735833 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret5_example:turret5|turret5_rom:turret5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret5_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette " "Elaborating entity \"turret5_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\"" {  } { { "lab7soc/synthesis/submodules/turret5_example.sv" "turret5_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret5_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret6_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6 " "Elaborating entity \"turret6_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret6" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret6_example.sv(12) " "Verilog HDL assignment warning at turret6_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret6_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735868 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret6_example:turret6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret6_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom " "Elaborating entity \"turret6_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\"" {  } { { "lab7soc/synthesis/submodules/turret6_example.sv" "turret6_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735883 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret6_rom.sv(7) " "Verilog HDL warning at turret6_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret6_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735885 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret6_example:turret6|turret6_rom:turret6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret6_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette " "Elaborating entity \"turret6_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\"" {  } { { "lab7soc/synthesis/submodules/turret6_example.sv" "turret6_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret6_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret7_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7 " "Elaborating entity \"turret7_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "turret7" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 turret7_example.sv(12) " "Verilog HDL assignment warning at turret7_example.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/turret7_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_example.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735914 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret7_example:turret7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret7_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom " "Elaborating entity \"turret7_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\"" {  } { { "lab7soc/synthesis/submodules/turret7_example.sv" "turret7_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_example.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735925 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory turret7_rom.sv(7) " "Verilog HDL warning at turret7_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/turret7_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735927 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|turret7_example:turret7|turret7_rom:turret7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turret7_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette " "Elaborating entity \"turret7_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\"" {  } { { "lab7soc/synthesis/submodules/turret7_example.sv" "turret7_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/turret7_example.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bricks_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks " "Elaborating entity \"bricks_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "bricks" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bricks_example.sv(20) " "Verilog HDL assignment warning at bricks_example.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/bricks_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731735961 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bricks_example:bricks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bricks_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom " "Elaborating entity \"bricks_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\"" {  } { { "lab7soc/synthesis/submodules/bricks_example.sv" "bricks_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735975 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory bricks_rom.sv(7) " "Verilog HDL warning at bricks_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/bricks_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731735978 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|bricks_example:bricks|bricks_rom:bricks_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bricks_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette " "Elaborating entity \"bricks_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\"" {  } { { "lab7soc/synthesis/submodules/bricks_example.sv" "bricks_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/bricks_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731735991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stone_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0 " "Elaborating entity \"stone_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "wall_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stone_example.sv(20) " "Verilog HDL assignment warning at stone_example.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736008 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|stone_example:wall_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stone_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_rom:stone_rom " "Elaborating entity \"stone_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_rom:stone_rom\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "stone_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736020 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory stone_rom.sv(7) " "Verilog HDL warning at stone_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/stone_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731736021 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|stone_example:wall_0|stone_rom:stone_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stone_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette " "Elaborating entity \"stone_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "stone_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_gold_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold " "Elaborating entity \"coin_gold_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "coin_gold" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 coin_gold_example.sv(20) " "Verilog HDL assignment warning at coin_gold_example.sv(20): truncated value with size 32 to match size of target (11)" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736324 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_gold_example:coin_gold"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_gold_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom " "Elaborating entity \"coin_gold_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\"" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "coin_gold_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736347 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory coin_gold_rom.sv(7) " "Verilog HDL warning at coin_gold_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/coin_gold_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731736351 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_gold_example:coin_gold|coin_gold_rom:coin_gold_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_gold_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette " "Elaborating entity \"coin_gold_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette\"" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "coin_gold_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_silver_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver " "Elaborating entity \"coin_silver_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "coin_silver" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 coin_silver_example.sv(20) " "Verilog HDL assignment warning at coin_silver_example.sv(20): truncated value with size 32 to match size of target (11)" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736403 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_silver_example:coin_silver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_silver_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom " "Elaborating entity \"coin_silver_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\"" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "coin_silver_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736418 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory coin_silver_rom.sv(7) " "Verilog HDL warning at coin_silver_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/coin_silver_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731736421 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_silver_example:coin_silver|coin_silver_rom:coin_silver_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_silver_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette " "Elaborating entity \"coin_silver_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette\"" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "coin_silver_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_copper_example lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper " "Elaborating entity \"coin_copper_example\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "coin_copper" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 coin_copper_example.sv(20) " "Verilog HDL assignment warning at coin_copper_example.sv(20): truncated value with size 32 to match size of target (11)" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736460 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_copper_example:coin_copper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_copper_rom lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom " "Elaborating entity \"coin_copper_rom\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\"" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "coin_copper_rom" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736472 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory coin_copper_rom.sv(7) " "Verilog HDL warning at coin_copper_rom.sv(7): object memory used but never assigned" {  } { { "lab7soc/synthesis/submodules/coin_copper_rom.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682731736474 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|color_mapper:mapper|coin_copper_example:coin_copper|coin_copper_rom:coin_copper_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_copper_palette lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette " "Elaborating entity \"coin_copper_palette\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette\"" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "coin_copper_palette" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feedback lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback " "Elaborating entity \"feedback\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "feedback" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736517 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731736534 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bullet_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bullet_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682731736534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coins lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|coins:coins " "Elaborating entity \"coins\" for hierarchy \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|coins:coins\"" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "coins" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin.sv(48) " "Verilog HDL assignment warning at coin.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736552 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin.sv(51) " "Verilog HDL assignment warning at coin.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736552 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin.sv(60) " "Verilog HDL assignment warning at coin.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736553 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 coin.sv(107) " "Verilog HDL assignment warning at coin.sv(107): truncated value with size 32 to match size of target (26)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736554 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coin.sv(109) " "Verilog HDL assignment warning at coin.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736554 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i coin.sv(46) " "Verilog HDL Always Construct warning at coin.sv(46): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682731736557 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k coin.sv(46) " "Verilog HDL Always Construct warning at coin.sv(46): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682731736558 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|coins:coins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_button lab7soc:u0\|lab7soc_button:button " "Elaborating entity \"lab7soc_button\" for hierarchy \"lab7soc:u0\|lab7soc_button:button\"" {  } { { "lab7soc/synthesis/lab7soc.v" "button" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_hex lab7soc:u0\|lab7soc_hex:hex " "Elaborating entity \"lab7soc_hex\" for hierarchy \"lab7soc:u0\|lab7soc_hex:hex\"" {  } { { "lab7soc/synthesis/lab7soc.v" "hex" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c lab7soc:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "i2c_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736654 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736654 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736654 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736654 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736654 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682731736654 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736860 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682731736861 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731736963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731736963 ""}  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731736963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731737094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731737094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737156 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682731737158 "|lab7|lab7soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737243 ""}  } { { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731737243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731737360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731737360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"lab7soc:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_jtag_uart_0 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab7soc_jtag_uart_0\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "jtag_uart_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_jtag_uart_0_scfifo_w lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab7soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "the_lab7soc_jtag_uart_0_scfifo_w" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "wfifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731737765 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731737765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731737878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731737878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731737943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731737943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731737992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731737992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731737999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731738077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731738077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731738085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731738174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731738174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731738182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731738260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731738260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_w:the_lab7soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731738266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_jtag_uart_0_scfifo_r lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab7soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|lab7soc_jtag_uart_0_scfifo_r:the_lab7soc_jtag_uart_0_scfifo_r\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "the_lab7soc_jtag_uart_0_scfifo_r" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731738300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "lab7soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731738723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731738743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731738743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731738743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731738743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731738743 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731738743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7soc:u0\|lab7soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_keycode lab7soc:u0\|lab7soc_keycode:keycode " "Elaborating entity \"lab7soc_keycode\" for hierarchy \"lab7soc:u0\|lab7soc_keycode:keycode\"" {  } { { "lab7soc/synthesis/lab7soc.v" "keycode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_led lab7soc:u0\|lab7soc_led:led " "Elaborating entity \"lab7soc_led\" for hierarchy \"lab7soc:u0\|lab7soc_led:led\"" {  } { { "lab7soc/synthesis/lab7soc.v" "led" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0 lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab7soc_nios2_gen2_0\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "nios2_gen2_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" "cpu" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_test_bench lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_test_bench:the_lab7soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_test_bench" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_register_bank_a_module lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "lab7soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731739968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731739968 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731739968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731740067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731740067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_a_module:lab7soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_register_bank_b_module lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_register_bank_b_module:lab7soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "lab7soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_debug lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740364 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731740364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_break lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "lab7soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_pib lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_oci_im lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_nios2_ocimem lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "lab7soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731740761 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731740761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731740855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731740855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_debug_slave_tck lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731740915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab7soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741211 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731741211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741235 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_onchip_memory2_0 lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab7soc_onchip_memory2_0\" for hierarchy \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "onchip_memory2_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab7soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731741394 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731741394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2g1 " "Found entity 1: altsyncram_i2g1" {  } { { "db/altsyncram_i2g1.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_i2g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731741534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731741534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2g1 lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated " "Elaborating entity \"altsyncram_i2g1\" for hierarchy \"lab7soc:u0\|lab7soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731741538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram lab7soc:u0\|lab7soc_sdram:sdram " "Elaborating entity \"lab7soc_sdram\" for hierarchy \"lab7soc:u0\|lab7soc_sdram:sdram\"" {  } { { "lab7soc/synthesis/lab7soc.v" "sdram" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_input_efifo_module lab7soc:u0\|lab7soc_sdram:sdram\|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module " "Elaborating entity \"lab7soc_sdram_input_efifo_module\" for hierarchy \"lab7soc:u0\|lab7soc_sdram:sdram\|lab7soc_sdram_input_efifo_module:the_lab7soc_sdram_input_efifo_module\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "the_lab7soc_sdram_input_efifo_module" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_pll lab7soc:u0\|lab7soc_sdram_pll:sdram_pll " "Elaborating entity \"lab7soc_sdram_pll\" for hierarchy \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\"" {  } { { "lab7soc/synthesis/lab7soc.v" "sdram_pll" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_pll_stdsync_sv6 lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab7soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "stdsync2" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_pll_dffpipe_l2c lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_stdsync_sv6:stdsync2\|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab7soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_stdsync_sv6:stdsync2\|lab7soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "dffpipe3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sdram_pll_altpll_vg92 lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab7soc_sdram_pll_altpll_vg92\" for hierarchy \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "sd1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_spi_0 lab7soc:u0\|lab7soc_spi_0:spi_0 " "Elaborating entity \"lab7soc_spi_0\" for hierarchy \"lab7soc:u0\|lab7soc_spi_0:spi_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "spi_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_switch lab7soc:u0\|lab7soc_switch:switch " "Elaborating entity \"lab7soc_switch\" for hierarchy \"lab7soc:u0\|lab7soc_switch:switch\"" {  } { { "lab7soc/synthesis/lab7soc.v" "switch" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_sysid_qsys_0 lab7soc:u0\|lab7soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab7soc_sysid_qsys_0\" for hierarchy \"lab7soc:u0\|lab7soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "sysid_qsys_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_timer_0 lab7soc:u0\|lab7soc_timer_0:timer_0 " "Elaborating entity \"lab7soc_timer_0\" for hierarchy \"lab7soc:u0\|lab7soc_timer_0:timer_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "timer_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_usb_gpx lab7soc:u0\|lab7soc_usb_gpx:usb_gpx " "Elaborating entity \"lab7soc_usb_gpx\" for hierarchy \"lab7soc:u0\|lab7soc_usb_gpx:usb_gpx\"" {  } { { "lab7soc/synthesis/lab7soc.v" "usb_gpx" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_usb_rst lab7soc:u0\|lab7soc_usb_rst:usb_rst " "Elaborating entity \"lab7soc_usb_rst\" for hierarchy \"lab7soc:u0\|lab7soc_usb_rst:usb_rst\"" {  } { { "lab7soc/synthesis/lab7soc.v" "usb_rst" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab7soc_mm_interconnect_0\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab7soc/synthesis/lab7soc.v" "mm_interconnect_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731742992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "led_s1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 3285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 3869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 3910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 3951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router:router " "Elaborating entity \"lab7soc_mm_interconnect_0_router\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router:router\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router:router\|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router:router\|lab7soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_001 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab7soc_mm_interconnect_0_router_001\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router_001" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731743990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_001_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_001:router_001\|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_001:router_001\|lab7soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_002 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab7soc_mm_interconnect_0_router_002\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router_002" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_002_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_002:router_002\|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_002:router_002\|lab7soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_004 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab7soc_mm_interconnect_0_router_004\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_004:router_004\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router_004" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_004_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_004:router_004\|lab7soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_004:router_004\|lab7soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_010 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"lab7soc_mm_interconnect_0_router_010\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_010:router_010\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "router_010" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_router_010_default_decode lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_010:router_010\|lab7soc_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"lab7soc_mm_interconnect_0_router_010_default_decode\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_router_010:router_010\|lab7soc_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_cmd_demux lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab7soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_cmd_demux_001 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab7soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_cmd_mux lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab7soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_cmd_mux_002 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab7soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 5687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_rsp_demux lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab7soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_rsp_demux_002 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab7soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_rsp_mux lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab7soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_rsp_mux_001 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab7soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682731744726 "|lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682731744727 "|lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682731744727 "|lab7|lab7soc:u0|lab7soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "crosser" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_avalon_st_adapter lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab7soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 6831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731744940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_avalon_st_adapter_008 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 " "Elaborating entity \"lab7soc_mm_interconnect_0_avalon_st_adapter_008\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" "avalon_st_adapter_008" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v" 7063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731745030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0\" for hierarchy \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|lab7soc_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|lab7soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0\"" {  } { { "lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008.v" "error_adapter_0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_008.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731745044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7soc_irq_mapper lab7soc:u0\|lab7soc_irq_mapper:irq_mapper " "Elaborating entity \"lab7soc_irq_mapper\" for hierarchy \"lab7soc:u0\|lab7soc_irq_mapper:irq_mapper\"" {  } { { "lab7soc/synthesis/lab7soc.v" "irq_mapper" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731745129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab7soc/synthesis/lab7soc.v" "rst_controller" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731745139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731745152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731745162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab7soc/synthesis/lab7soc.v" "rst_controller_001" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731745172 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682731748359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.28.20:29:13 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2023.04.28.20:29:13 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731753108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731756035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731756187 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731760014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731760129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731760238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731760366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731760371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731760371 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682731761055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731761329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731761329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731761427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731761427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731761433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731761433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731761513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731761513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731761604 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731761604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731761604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731761679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731761679 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|init_pos_reg " "RAM logic \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|init_pos_reg\" is uninferred due to inappropriate RAM size" {  } { { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "init_pos_reg" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1682731777777 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab7soc:u0\|lab7soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1682731777777 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682731777777 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "64 " "Inferred 64 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_rom:stone_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_rom:stone_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./stone/stone.mif " "Parameter INIT_FILE set to ./stone/stone.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./coin_copper/coin_copper.mif " "Parameter INIT_FILE set to ./coin_copper/coin_copper.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./coin_silver/coin_silver.mif " "Parameter INIT_FILE set to ./coin_silver/coin_silver.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./coin_gold/coin_gold.mif " "Parameter INIT_FILE set to ./coin_gold/coin_gold.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./bricks/bricks.mif " "Parameter INIT_FILE set to ./bricks/bricks.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./base0/base0.mif " "Parameter INIT_FILE set to ./base0/base0.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./base2/base2.mif " "Parameter INIT_FILE set to ./base2/base2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./base4/base4.mif " "Parameter INIT_FILE set to ./base4/base4.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./base6/base6.mif " "Parameter INIT_FILE set to ./base6/base6.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret0/turret0.mif " "Parameter INIT_FILE set to ./turret0/turret0.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret1/turret1.mif " "Parameter INIT_FILE set to ./turret1/turret1.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret2/turret2.mif " "Parameter INIT_FILE set to ./turret2/turret2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret3/turret3.mif " "Parameter INIT_FILE set to ./turret3/turret3.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret4/turret4.mif " "Parameter INIT_FILE set to ./turret4/turret4.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret5/turret5.mif " "Parameter INIT_FILE set to ./turret5/turret5.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret6/turret6.mif " "Parameter INIT_FILE set to ./turret6/turret6.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./turret7/turret7.mif " "Parameter INIT_FILE set to ./turret7/turret7.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab70.rtl.mif " "Parameter INIT_FILE set to lab7.lab70.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab71.rtl.mif " "Parameter INIT_FILE set to lab7.lab71.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab72.rtl.mif " "Parameter INIT_FILE set to lab7.lab72.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab73.rtl.mif " "Parameter INIT_FILE set to lab7.lab73.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab74.rtl.mif " "Parameter INIT_FILE set to lab7.lab74.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab75.rtl.mif " "Parameter INIT_FILE set to lab7.lab75.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab76.rtl.mif " "Parameter INIT_FILE set to lab7.lab76.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab77.rtl.mif " "Parameter INIT_FILE set to lab7.lab77.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab78.rtl.mif " "Parameter INIT_FILE set to lab7.lab78.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab79.rtl.mif " "Parameter INIT_FILE set to lab7.lab79.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|WideOr9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|WideOr9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab710.rtl.mif " "Parameter INIT_FILE set to lab7.lab710.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab711.rtl.mif " "Parameter INIT_FILE set to lab7.lab711.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|WideOr10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|WideOr10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab712.rtl.mif " "Parameter INIT_FILE set to lab7.lab712.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab713.rtl.mif " "Parameter INIT_FILE set to lab7.lab713.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab714.rtl.mif " "Parameter INIT_FILE set to lab7.lab714.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab715.rtl.mif " "Parameter INIT_FILE set to lab7.lab715.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab716.rtl.mif " "Parameter INIT_FILE set to lab7.lab716.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab717.rtl.mif " "Parameter INIT_FILE set to lab7.lab717.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab718.rtl.mif " "Parameter INIT_FILE set to lab7.lab718.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab719.rtl.mif " "Parameter INIT_FILE set to lab7.lab719.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab720.rtl.mif " "Parameter INIT_FILE set to lab7.lab720.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab721.rtl.mif " "Parameter INIT_FILE set to lab7.lab721.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab722.rtl.mif " "Parameter INIT_FILE set to lab7.lab722.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab723.rtl.mif " "Parameter INIT_FILE set to lab7.lab723.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab724.rtl.mif " "Parameter INIT_FILE set to lab7.lab724.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab725.rtl.mif " "Parameter INIT_FILE set to lab7.lab725.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab726.rtl.mif " "Parameter INIT_FILE set to lab7.lab726.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab727.rtl.mif " "Parameter INIT_FILE set to lab7.lab727.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab728.rtl.mif " "Parameter INIT_FILE set to lab7.lab728.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab729.rtl.mif " "Parameter INIT_FILE set to lab7.lab729.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab730.rtl.mif " "Parameter INIT_FILE set to lab7.lab730.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette\|WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette\|WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE lab7.lab731.rtl.mif " "Parameter INIT_FILE set to lab7.lab731.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810119 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682731810119 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "72 " "Inferred 72 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|Div0\"" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|Div0\"" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|Div0\"" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|Div0\"" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "Div0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|Div1\"" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|Div1\"" {  } { { "lab7soc/synthesis/submodules/coin_silver_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_silver_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|Div1\"" {  } { { "lab7soc/synthesis/submodules/coin_gold_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_gold_example.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|Div1\"" {  } { { "lab7soc/synthesis/submodules/base0_example.sv" "Div1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/base0_example.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult24\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult24" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult25\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult25" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult26\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult26" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult27\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult27" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult30\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult30" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult31\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult31" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult28\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult28" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult29\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult29" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult20\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult20" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult21\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult21" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult22\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult22" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult23\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult23" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult16\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult16" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult17\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult17" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult18\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult18" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult19\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult19" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult12\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult12" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult13\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult13" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult14\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult14" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult15\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult15" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult8\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult8" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult9\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult9" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult10\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult10" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult11\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult11" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult6\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult6" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult7\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult7" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult0\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult0" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult1\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult1" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult2\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult2" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult3\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult3" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult4\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult4" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|Mult5\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "Mult5" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731810135 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682731810135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731810205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_rom:stone_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./stone/stone.mif " "Parameter \"INIT_FILE\" = \"./stone/stone.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731810205 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731810205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mc41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mc41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mc41 " "Found entity 1: altsyncram_mc41" {  } { { "db/altsyncram_mc41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_mc41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731810289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731810289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731811178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_rom:coin_copper_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./coin_copper/coin_copper.mif " "Parameter \"INIT_FILE\" = \"./coin_copper/coin_copper.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731811178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ej51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ej51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ej51 " "Found entity 1: altsyncram_ej51" {  } { { "db/altsyncram_ej51.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_ej51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731811272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731811272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731811353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_rom:coin_silver_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./coin_silver/coin_silver.mif " "Parameter \"INIT_FILE\" = \"./coin_silver/coin_silver.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811353 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731811353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6k51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6k51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6k51 " "Found entity 1: altsyncram_6k51" {  } { { "db/altsyncram_6k51.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_6k51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731811442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731811442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731811530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_rom:coin_gold_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./coin_gold/coin_gold.mif " "Parameter \"INIT_FILE\" = \"./coin_gold/coin_gold.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811530 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731811530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8551.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8551.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8551 " "Found entity 1: altsyncram_8551" {  } { { "db/altsyncram_8551.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_8551.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731811625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731811625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731811712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_rom:bricks_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./bricks/bricks.mif " "Parameter \"INIT_FILE\" = \"./bricks/bricks.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811712 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731811712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0i41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0i41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0i41 " "Found entity 1: altsyncram_0i41" {  } { { "db/altsyncram_0i41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_0i41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731811807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731811807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731811887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_rom:base0_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./base0/base0.mif " "Parameter \"INIT_FILE\" = \"./base0/base0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731811887 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731811887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q641 " "Found entity 1: altsyncram_q641" {  } { { "db/altsyncram_q641.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_q641.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731811975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731811975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731812051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_rom:base2_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./base2/base2.mif " "Parameter \"INIT_FILE\" = \"./base2/base2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731812051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u641 " "Found entity 1: altsyncram_u641" {  } { { "db/altsyncram_u641.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_u641.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731812157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731812157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731812263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_rom:base4_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./base4/base4.mif " "Parameter \"INIT_FILE\" = \"./base4/base4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812264 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731812264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2741 " "Found entity 1: altsyncram_2741" {  } { { "db/altsyncram_2741.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_2741.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731812386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731812386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731812473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_rom:base6_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./base6/base6.mif " "Parameter \"INIT_FILE\" = \"./base6/base6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812473 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731812473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6741 " "Found entity 1: altsyncram_6741" {  } { { "db/altsyncram_6741.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_6741.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731812570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731812570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731812651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_rom:turret0_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret0/turret0.mif " "Parameter \"INIT_FILE\" = \"./turret0/turret0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731812651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gn41 " "Found entity 1: altsyncram_gn41" {  } { { "db/altsyncram_gn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_gn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731812742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731812742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731812822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_rom:turret1_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret1/turret1.mif " "Parameter \"INIT_FILE\" = \"./turret1/turret1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731812822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_in41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_in41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_in41 " "Found entity 1: altsyncram_in41" {  } { { "db/altsyncram_in41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_in41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731812907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731812907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731812988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_rom:turret2_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret2/turret2.mif " "Parameter \"INIT_FILE\" = \"./turret2/turret2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731812988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731812988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kn41 " "Found entity 1: altsyncram_kn41" {  } { { "db/altsyncram_kn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_kn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731813082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731813082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731813164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_rom:turret3_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret3/turret3.mif " "Parameter \"INIT_FILE\" = \"./turret3/turret3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813164 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731813164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn41 " "Found entity 1: altsyncram_mn41" {  } { { "db/altsyncram_mn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_mn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731813268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731813268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731813353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_rom:turret4_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret4/turret4.mif " "Parameter \"INIT_FILE\" = \"./turret4/turret4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813353 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731813353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_on41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_on41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_on41 " "Found entity 1: altsyncram_on41" {  } { { "db/altsyncram_on41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_on41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731813443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731813443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731813529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_rom:turret5_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret5/turret5.mif " "Parameter \"INIT_FILE\" = \"./turret5/turret5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813529 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731813529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qn41 " "Found entity 1: altsyncram_qn41" {  } { { "db/altsyncram_qn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_qn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731813626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731813626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731813713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_rom:turret6_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret6/turret6.mif " "Parameter \"INIT_FILE\" = \"./turret6/turret6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813713 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731813713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sn41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sn41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sn41 " "Found entity 1: altsyncram_sn41" {  } { { "db/altsyncram_sn41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_sn41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731813812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731813812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731813889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_rom:turret7_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./turret7/turret7.mif " "Parameter \"INIT_FILE\" = \"./turret7/turret7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731813889 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731813889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_un41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_un41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_un41 " "Found entity 1: altsyncram_un41" {  } { { "db/altsyncram_un41.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_un41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731813979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731813979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731814059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base0_example:base0\|base0_palette:base0_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab70.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab70.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731814059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47u " "Found entity 1: altsyncram_47u" {  } { { "db/altsyncram_47u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_47u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731814150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731814150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731814258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base2_example:base2\|base2_palette:base2_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab71.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab71.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814258 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731814258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_57u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_57u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_57u " "Found entity 1: altsyncram_57u" {  } { { "db/altsyncram_57u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_57u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731814353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731814353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731814446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base4_example:base4\|base4_palette:base4_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab72.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab72.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814446 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731814446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67u " "Found entity 1: altsyncram_67u" {  } { { "db/altsyncram_67u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_67u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731814537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731814537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731814628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|base6_example:base6\|base6_palette:base6_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab73.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab73.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814628 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731814628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77u " "Found entity 1: altsyncram_77u" {  } { { "db/altsyncram_77u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_77u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731814715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731814715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731814829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret0_example:turret0\|turret0_palette:turret0_palette\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab74.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab74.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731814829 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731814829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7u " "Found entity 1: altsyncram_e7u" {  } { { "db/altsyncram_e7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_e7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731814940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731814940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731815044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret1_example:turret1\|turret1_palette:turret1_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab75.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab75.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815044 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731815044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97u " "Found entity 1: altsyncram_97u" {  } { { "db/altsyncram_97u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_97u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731815156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731815156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731815267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret2_example:turret2\|turret2_palette:turret2_palette\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab76.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab76.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815267 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731815267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7u " "Found entity 1: altsyncram_f7u" {  } { { "db/altsyncram_f7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_f7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731815404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731815404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731815496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret3_example:turret3\|turret3_palette:turret3_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab77.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab77.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815496 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731815496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7u " "Found entity 1: altsyncram_b7u" {  } { { "db/altsyncram_b7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_b7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731815586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731815586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731815676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret4_example:turret4\|turret4_palette:turret4_palette\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab78.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab78.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815676 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731815676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7u " "Found entity 1: altsyncram_c7u" {  } { { "db/altsyncram_c7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_c7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731815768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731815768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731815862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret5_example:turret5\|turret5_palette:turret5_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab79.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab79.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731815862 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731815862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7u " "Found entity 1: altsyncram_d7u" {  } { { "db/altsyncram_d7u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_d7u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731815952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731815952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|altsyncram:WideOr9_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|altsyncram:WideOr9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731816045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|altsyncram:WideOr9_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret6_example:turret6\|turret6_palette:turret6_palette\|altsyncram:WideOr9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab710.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab710.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816045 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731816045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8u " "Found entity 1: altsyncram_j8u" {  } { { "db/altsyncram_j8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_j8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731816130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731816130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731816215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|turret7_example:turret7\|turret7_palette:turret7_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab711.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab711.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816215 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731816215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l8u " "Found entity 1: altsyncram_l8u" {  } { { "db/altsyncram_l8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_l8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731816306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731816306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|altsyncram:WideOr10_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|altsyncram:WideOr10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731816402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|altsyncram:WideOr10_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|bricks_example:bricks\|bricks_palette:bricks_palette\|altsyncram:WideOr10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab712.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab712.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816402 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731816402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8u " "Found entity 1: altsyncram_q8u" {  } { { "db/altsyncram_q8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_q8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731816489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731816489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731816595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_0\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab713.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab713.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816595 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731816595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8u " "Found entity 1: altsyncram_r8u" {  } { { "db/altsyncram_r8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_r8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731816686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731816686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731816798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_1\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab714.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab714.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816798 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731816798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8u " "Found entity 1: altsyncram_s8u" {  } { { "db/altsyncram_s8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_s8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731816890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731816890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731816985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_2\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab715.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab715.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731816986 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731816986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8u " "Found entity 1: altsyncram_t8u" {  } { { "db/altsyncram_t8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_t8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731817085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731817085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731817230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_3\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab716.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab716.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817230 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731817230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8u " "Found entity 1: altsyncram_u8u" {  } { { "db/altsyncram_u8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_u8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731817362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731817362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731817490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_4\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab717.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab717.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817490 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731817490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8u " "Found entity 1: altsyncram_v8u" {  } { { "db/altsyncram_v8u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_v8u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731817591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731817591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731817716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_5\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab718.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab718.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817717 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731817717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09u " "Found entity 1: altsyncram_09u" {  } { { "db/altsyncram_09u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_09u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731817819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731817819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731817919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_6\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab719.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab719.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731817919 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731817919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_19u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_19u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_19u " "Found entity 1: altsyncram_19u" {  } { { "db/altsyncram_19u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_19u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731818006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731818006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731818114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_7\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab720.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab720.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818114 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731818114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29u " "Found entity 1: altsyncram_29u" {  } { { "db/altsyncram_29u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_29u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731818215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731818215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731818333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_8\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab721.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab721.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731818333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39u " "Found entity 1: altsyncram_39u" {  } { { "db/altsyncram_39u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_39u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731818433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731818433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731818545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_9\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab722.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab722.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818545 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731818545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49u " "Found entity 1: altsyncram_49u" {  } { { "db/altsyncram_49u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_49u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731818662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731818662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731818773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_10\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab723.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab723.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731818773 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731818773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59u " "Found entity 1: altsyncram_59u" {  } { { "db/altsyncram_59u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_59u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731818907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731818907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731819018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_11\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab724.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab724.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819018 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731819018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69u " "Found entity 1: altsyncram_69u" {  } { { "db/altsyncram_69u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_69u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731819105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731819105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731819209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_12\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab725.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab725.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731819209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79u " "Found entity 1: altsyncram_79u" {  } { { "db/altsyncram_79u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_79u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731819300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731819300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731819403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_13\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab726.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab726.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731819403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89u " "Found entity 1: altsyncram_89u" {  } { { "db/altsyncram_89u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_89u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731819501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731819501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731819612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_14\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab727.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab727.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819612 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731819612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99u " "Found entity 1: altsyncram_99u" {  } { { "db/altsyncram_99u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_99u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731819700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731819700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731819809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|stone_palette:stone_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab728.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab728.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731819809 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731819809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9u " "Found entity 1: altsyncram_a9u" {  } { { "db/altsyncram_a9u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_a9u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731819901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731819901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731820005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_gold_example:coin_gold\|coin_gold_palette:coin_gold_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab729.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab729.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820005 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731820005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b9u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b9u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b9u " "Found entity 1: altsyncram_b9u" {  } { { "db/altsyncram_b9u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_b9u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731820102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731820102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731820227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_silver_example:coin_silver\|coin_silver_palette:coin_silver_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab730.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab730.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820227 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731820227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9u " "Found entity 1: altsyncram_c9u" {  } { { "db/altsyncram_c9u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_c9u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731820329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731820329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette\|altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette\|altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731820449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette\|altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|coin_copper_palette:coin_copper_palette\|altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE lab7.lab731.rtl.mif " "Parameter \"INIT_FILE\" = \"lab7.lab731.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820449 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731820449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9u " "Found entity 1: altsyncram_d9u" {  } { { "db/altsyncram_d9u.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_d9u.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731820555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731820555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div0\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731820806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731820807 ""}  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731820807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/lpm_divide_4vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731820881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731820881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731820926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731820926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731820990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731820990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731821100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731821100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731821188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731821188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|lpm_divide:Div0\"" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731822863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|lpm_divide:Div0 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731822863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731822863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731822863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731822863 ""}  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731822863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6vl " "Found entity 1: lpm_divide_6vl" {  } { { "db/lpm_divide_6vl.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/lpm_divide_6vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731822939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731822939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731822985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731822985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qke " "Found entity 1: alt_u_div_qke" {  } { { "db/alt_u_div_qke.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/alt_u_div_qke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731823048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731823048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div1\"" {  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731823452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div1 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|stone_example:wall_15\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731823452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731823452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731823452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731823452 ""}  } { { "lab7soc/synthesis/submodules/stone_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/stone_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731823452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/lpm_divide_stl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731823534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731823534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731823583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731823583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/alt_u_div_6ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731823644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731823644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|lpm_divide:Div1\"" {  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731825363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|lpm_divide:Div1 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|coin_copper_example:coin_copper\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731825363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731825363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731825363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731825363 ""}  } { { "lab7soc/synthesis/submodules/coin_copper_example.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/coin_copper_example.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731825363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rtl " "Found entity 1: lpm_divide_rtl" {  } { { "db/lpm_divide_rtl.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/lpm_divide_rtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731825438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731825438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731825483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731825483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/alt_u_div_4ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731825546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731825546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|lpm_mult:Mult24 " "Elaborated megafunction instantiation \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|lpm_mult:Mult24\"" {  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731826102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|lpm_mult:Mult24 " "Instantiated megafunction \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|color_mapper:mapper\|lpm_mult:Mult24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682731826102 ""}  } { { "lab7soc/synthesis/submodules/Color_Mapper.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/Color_Mapper.sv" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682731826102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682731826183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731826183 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "45 " "45 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682731831346 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682731831737 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1682731831737 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682731831737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682731831737 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1682731831737 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab7soc/synthesis/submodules/tank.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/tank.sv" 350 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 356 -1 0 } } { "lab7soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 352 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 243 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 132 -1 0 } } { "lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v" 398 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_spi_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_spi_0.v" 253 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_timer_0.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/lab7soc_timer_0.v" 181 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682731831964 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682731831964 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731844352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731844352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731844352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731844352 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731844352 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682731844352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682731844353 "|lab7|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682731844353 "|lab7|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682731844353 "|lab7|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682731844353 "|lab7|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682731844353 "|lab7|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682731844353 "|lab7|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682731844353 "|lab7|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682731844353 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731845022 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "511 " "511 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682731867920 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\|altsyncram_kjm2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:my_vram\|altsyncram:altsyncram_component\|altsyncram_kjm2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kjm2.tdf" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/db/altsyncram_kjm2.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab7soc/synthesis/submodules/ram.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/ram.v" 106 0 0 } } { "lab7soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/submodules/vga_text_avl_interface.sv" 114 0 0 } } { "lab7soc/synthesis/lab7soc.v" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7soc/synthesis/lab7soc.v" 173 0 0 } } { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 174 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731868018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682731868458 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682731868458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731868603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/_NewTerm/ECE385/FPGA-Tank-World/output_files/lab7.map.smsg " "Generated suppressed messages file D:/_NewTerm/ECE385/FPGA-Tank-World/output_files/lab7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731869868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682731874967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682731874967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7.sv" "" { Text "D:/_NewTerm/ECE385/FPGA-Tank-World/lab7.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682731876333 "|lab7|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682731876333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24175 " "Implemented 24175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682731876335 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682731876335 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682731876335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23146 " "Implemented 23146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682731876335 ""} { "Info" "ICUT_CUT_TM_RAMS" "818 " "Implemented 818 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682731876335 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682731876335 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "64 " "Implemented 64 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682731876335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682731876335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5269 " "Peak virtual memory: 5269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682731876533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 20:31:16 2023 " "Processing ended: Fri Apr 28 20:31:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682731876533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682731876533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682731876533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682731876533 ""}
