<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>PCI Express* IP Support Center</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<!-- <section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">FPGA Support Resources</a></li>
                <li><a href="">FPGA IP Support</a></li>
                <li><p class="mb-0">PCI Express* IP Support Center</p></li>
            </ol>
        </div>
    </nav>
</section> -->

<section class="m_ai_tdrop">
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            Altera® FPGAs and Programmable Devices
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
            <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
        </ul>
    </div>


    <div class="m_ai_shlash">/</div>
    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Product Support
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>

    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA Support Resources
        </button>
        <ul class="dropdown-menu">
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/system_architect_developer_center.html">System Architect Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_configuration_support_center.html">Device Configuration Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/board_developer_center.html">Board Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/FPGA_Design_Software_Resource_Centers.html">FPGA Design Software Resource Centers</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">HLS Compiler Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/DSP_IP_Support_Center.html">Digital Signal Processing (DSP) IP Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_IP_Support.html">FPGA IP Support</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/power_solutions.html">Power Solutions Resources</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/Programming_Support_Center.html">Programming Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/EDA_tool_support_resource_center.html">EDA Tool Support Resource Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/intel_FPGA_SDK_for_OpenCL_support_center.html">FPGA SDK for OpenCL™ - Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quality_and_reliability.html">FPGA Quality and Reliability</a></li>
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>

    <div>
        <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
            FPGA IP Support
        </button>
        <ul class="dropdown-menu">
            <!-- <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/SoC_bare_metal_developer.html">SoC FPGA Bare-metal Developer Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/SoC_bootloader.html">SoC Bootloader</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/SoC_support_center.html">SoC Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">SoC FPGA Embedded Development Suite Support Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/nios_v_processor_developer.html">Nios® V Processor Developer Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/nios_processor_bare_metal_developer_center.html">Nios® II Processor Bare-Metal Developer Center</a></li>
            <li><a class="dropdown-item m_dropActive" href="#">Nios® II Processors Support</a></li> -->
        </ul>
    </div>

    <div class="m_ai_shlash">/</div>
    <div class="m_ai_httl">PCI Express* IP Support Center</div>

</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">PCI Express* IP Support Center</h1>
            <p style="color: #fff;">PCI Express* (PCIe*) support center provides guidance for how to select design. You will find resources organized by the categories that align with a PCIe system design flow from start to finish.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#dk_device_selection" class="text-dark text-decoration-none py-4 d-block">
                            1. Device Selection		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_user_guides_and_ref" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. User Guides and Reference Designs	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_ip_integration" class="text-dark text-decoration-none py-4 d-block">
                            3. IP Integration	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_training_course" class="text-dark text-decoration-none py-4 d-block">
                            4. Training Courses and Videos	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_debug" class="text-dark text-decoration-none py-4 d-block">
                            5. Debug	
                        </a>
                    </li>
                    <li>
                        <a href="#dk_add_resources" class="text-dark text-decoration-none py-4 d-block">
                            6. Additional Resources	
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <div style="padding: 1rem 0rem 2rem;">
        <div class="container">
            <p>The PCI Express (PCIe*) IP support center provides information about how to select, design, and implement PCIe links. There are also guidelines on how to bring up your system and debug the PCIe links. This page is organized into categories that align with a PCIe system design flow from start to finish.</p>
            <p>Get support resources for <a title="Agilex™ 7 FPGA Interface Protocol Design Journey" class="b_special_a1" href="">Agilex™ 7 FPGA Interface Protocol Design Journey</a>, <a title="Agilex™ 5 FPGA Interface Protocol Design Journey" class="b_special_a1" href="">Agilex™ 5 FPGA Interface Protocol Design Journey</a>, Stratix® 10, Arria® 10, and Cyclone® 10 devices from the pages below. For other devices, search from the following links: <a class="b_special_a1" href="" title="FPGA Documentation">FPGA Documentation</a>, <a class="b_special_a1" href="" title="Training Courses">Training Courses</a>, <a class="b_special_a1" href="" title="Videos">Videos</a>, <a class="b_special_a1" href="" title="Design Examples">Design Examples</a>, <a class="b_special_a1" href="" title="Knowledge Base">Knowledge Base</a>.<br>
            </p>
        </div>
    </div> 

    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/darshit_image/diagram-pcie-support-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    
    <!---------------------------------- Device Selection	 ------------------------------>
    <section id="dk_device_selection">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">1. Device Selection</h2>
                <h4 style="font-weight: 300;">FPGA Device Family</h4>
                <p>Refer to the tables on page <a class="b_special_a1" href="" title="Intel® FPGA IP for PCIe*">FPGA IP for PCIe*</a><span style="font-weight: normal;"> for Device Support for Number of Hardened PCI Express IP Blocks and Device Configurations and Features Support to understand the PCIe support for FPGAs.</span></p>
                <p>You can compare the devices in the tables and select the right device for your PCIe system implementation.</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Device Support and Number of Hardened PCIe IP Blocks Table">Device Support and Number of Hardened PCIe IP Blocks Table</a></li>
                    <li><a class="b_special_a1" href="" title="Device Configurations and Features Support Table">Device Configurations and Features Support Table</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------ 2. User Guides and Reference Designs  ------------------->

    <section id="dk_user_guides_and_ref">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <h2 style="font-weight: 350;">2. User Guides and Reference Designs</h2>
                <p>The PCIe IP solutions encompass the Altera® technology-leading PCIe hardened protocol stack that includes the transaction and data link layers; and hardened physical
                 layer, which includes both the physical medium attachment (PMA) and physical coding sublayer (PCS). The Altera® PCIe IP also includes optional blocks, such as direct memory access (DMA) engines and single root I/O virtualization (SR-IOV). For more information, refer to the following user guides:<br>
                </p>
                <h4 style="font-weight: 300; margin-bottom: 1.5rem;">IP User Guides</h4>

                <p><b>Agilex™ 7 Devices</b></p>
                <p>F-Tile IP User Guides</p>
                <ul>
                    <li><a class="b_special_a1" class="b_special_a1" href="" title="Intel® FPGA F-Tile Avalon® Streaming IP for PCI Express User Guide">FPGA F-Tile Avalon® Streaming IP for PCI Express User Guide</a></li>
                    <li><a class="b_special_a1" class="b_special_a1" href="" title="AXI Streaming Intel® FPGA IP for PCI Express*">AXI Streaming FPGA IP for PCI Express*</a></li>
                    <li><a title="Scalable Switch Intel® FPGA IP for PCI Express* User Guide" class="b_special_a1" class="b_special_a1" href="">Scalable Switch FPGA IP for PCI Express* User Guide</a></li>
                </ul>
                <p>R-Tile IP User Guides</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel® FPGA R-Tile Avalon® Streaming IP for PCI Express User Guide">FPGA R-Tile Avalon® Streaming IP for PCI Express User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="AXI Streaming Intel® FPGA IP for PCI Express*">AXI Streaming FPGA IP for PCI Express*</a></li>
                    <li><a title="Scalable Switch Intel® FPGA IP for PCI Express* User Guide" class="b_special_a1" href="">Scalable Switch FPGA IP for PCI Express* User Guide</a></li>
                </ul>
                <p>P-Tile IP User Guides<br></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel® FPGA P-Tile Avalon Streaming IP for PCI Express User Guide">FPGA P-Tile Avalon Streaming IP for PCI Express User Guide</a><br>
                    </li>
                    <li><a title="Intel® FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP for PCI Express User Guide" class="b_special_a1" href="">FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP for PCI Express User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP User Guide">Multi Channel DMA for PCI Express IP User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="AXI Streaming Intel® FPGA IP for PCI Express*">AXI Streaming FPGA IP for PCI Express*</a></li>
                    <li><a title="Scalable Switch Intel® FPGA IP for PCI Express* User Guide" class="b_special_a1" href="">Scalable Switch FPGA IP for PCI Express* User Guide</a></li>
                </ul>
                <p><b>Agilex™ 5 Devices</b></p>
                <ul>
                    <li><a title="GTS AXI Streaming Intel® FPGA IP for PCI Express* User Guide" class="b_special_a1" href="">GTS AXI Streaming FPGA IP for PCI Express* User Guide</a></li>
                    <li><a title="Scalable Scatter-Gather DMA Intel® FPGA IP User Guide" class="b_special_a1" href="">Scalable Scatter-Gather DMA FPGA IP User Guide</a></li>
                </ul>
                <p><b>Stratix® 10 Devices</b></p>
                <p>P-Tile User Guides<br></p>
                <ul>
                    <li><a title="Intel® FPGA P-Tile Avalon-ST Hard IP for PCI Express User Guide" class="b_special_a1" href="">FPGA P-Tile Avalon-ST Hard IP for PCI Express User Guide</a></li>
                    <li><a title="Intel® FPGA P-Tile Avalon Memory Mapped IP for PCI Express User Guide" class="b_special_a1" href="">FPGA P-Tile Avalon Memory Mapped IP for PCI Express User Guide</a></li>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP User Guide">Multi Channel DMA for PCI Express IP User Guide</a></li>
                    <li><a title="Scalable Switch Intel® FPGA IP for PCI Express* User Guide" class="b_special_a1" href="">Scalable Switch FPGA IP for PCI Express* User Guide</a></li>
                </ul>
                <p>H-Tile/L-Tile User Guides</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP User Guide">Multi Channel DMA for PCI Express IP User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="">Avalon Memory Mapped (Avalon-MM) Stratix® 10 Hard IP+ for PCI Express Solutions User Guide</a></li>
                    <li><a title="Intel® Stratix® 10 H-Tile/L-Tile Avalon Memory Mapped (AvalonMM) Hard IP for PCI Express User Guide" class="b_special_a1" href="">Stratix® 10 H-Tile/L-Tile Avalon Memory Mapped (AvalonMM) Hard IP for PCI Express User Guide</a></li>
                    <li><a title="Intel® Stratix® 10 Avalon Streaming (Avalon-ST) and Single Root I/O Virtualization (SR-IOV) Interface for PCI Express Solutions User Guide" class="b_special_a1" href="">Stratix® 10 Avalon Streaming (Avalon-ST) and Single Root I/O Virtualization (SR-IOV) Interface for PCI Express Solutions User Guide</a></li>
                    <li><a title="Intel® Stratix® 10 Configuration via Protocol (CvP) Implementation User Guide" class="b_special_a1" href="">Stratix® 10 Configuration via Protocol (CvP) Implementation User Guide</a></li>
                </ul>
                <p><b>Arria® 10 and Cyclone® 10&nbsp;Devices</b></p>
                <ul>
                    <li><a title="Intel® Arria® 10 and Intel Cyclone 10 GX Avalon Memory Mapped (Avalon-MM) Interface for PCI Express User Guide" class="b_special_a1" href="">Arria® 10 and Cyclone® 10 GX Avalon Memory Mapped (Avalon-MM) Interface for PCI Express User Guide</a><br>
                    </li>
                    <li><a title="Intel® Arria® 10 or Intel Cyclone 10 GX Avalon Memory Mapped (Avalon-MM) DMA Interface for PCI Express Solutions User Guide" class="b_special_a1" href="">Arria® 10 or Cyclone® 10 GX Avalon Memory Mapped (Avalon-MM) DMA Interface for PCI Express Solutions User Guide</a></li>
                    <li><a title="Intel® Arria® 10 and Intel Cyclone 10 GX Avalon-ST Interface for PCI Express User Guide" class="b_special_a1" href="">Arria® 10 and Cyclone® 10 GX Avalon-ST Interface for PCI Express User Guide</a></li>
                    <li><a title="Intel® Arria® 10 Avalon Streaming (Avalon-ST) Interface with SR-IOV PCIe Solutions User Guide" class="b_special_a1" href="">Arria® 10 Avalon Streaming (Avalon-ST) Interface with SR-IOV PCIe Solutions User Guide</a></li>
                    <li><a title="Intel® Quartus® Prime Pro Edition User Guide Partial Reconfiguration" class="b_special_a1" href="">Quartus® Prime Pro Edition User Guide Partial Reconfiguration</a></li>
                    <li><a title="Intel® Arria® 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide" class="b_special_a1" href="">Arria® 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide</a></li>
                </ul>
                <h4 style="font-weight: 300; margin-bottom: 1.5rem;">Design Example User Guides</h4>
                <p><b>Agilex™ 7 Devices</b></p>
                <p>F-Tile Design Example User Guides</p>
                <ul>
                    <li><a title="Intel® FPGA F-Tile Avalon Streaming (Avalon-ST) IP for PCI Express Design Example User Guide" class="b_special_a1" href="">FPGA F-Tile Avalon Streaming (Avalon-ST) IP for PCI Express Design Example User Guide</a></li>
                </ul>
                <p>R-Tile Design Example User Guides</p>
                <ul>
                    <li><a title="Intel® FPGA R-Tile Avalon Streaming (Avalon-ST) IP for PCI Express Design Example User Guide" class="b_special_a1" href="">FPGA R-Tile Avalon Streaming (Avalon-ST) IP for PCI Express Design Example User Guide</a><br>
                    </li>
                </ul>
                <p>P-Tile Design Example User Guides<br></p>
                <ul>
                    <li><a title="Intel® FPGA P-Tile Avalon Streaming (Avalon-ST) IP for PCI Express Design Example User Guide" class="b_special_a1" href="">FPGA P-Tile Avalon Streaming (Avalon-ST) IP for PCI Express Design Example User Guide</a><br>
                    </li>
                    <li><a title="Intel® FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP for PCI Express Design Example" class="b_special_a1" href="">FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP for PCI Express Design Example</a></li>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP Design Example User Guide">Multi Channel DMA for PCI Express IP Design Example User Guide</a></li>
                </ul>
                <p><b>Agilex™ 5 Devices</b></p>
                <ul>
                    <li><a title="GTS AXI Streaming Intel® FPGA IP for PCI Express* Design Example User Guide" class="b_special_a1" href="">GTS AXI Streaming FPGA IP for PCI Express* Design Example User Guide</a></li>
                    <li><a title="Scalable Scatter-Gather DMA Intel® FPGA IP Design Example User Guide" class="b_special_a1" href="">Scalable Scatter-Gather DMA FPGA IP Design Example User Guide</a></li>
                </ul>
                <p><b>Stratix® 10 Devices</b></p>
                <p>P-Tile Design Example User Guides<br></p>
                <ul>
                    <li><a title="Intel® FPGA P-Tile Avalon Streaming (Avalon-ST) IP for PCI Express Design Example User Guide" class="b_special_a1" href="">FPGA P-Tile Avalon Streaming (Avalon-ST) IP for PCI Express Design Example User Guide</a><br>
                    </li>
                    <li><a title="Intel® FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP for PCI Express Design Example" class="b_special_a1" href="">FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP for PCI Express Design Example</a></li>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP Design Example User Guide">Multi Channel DMA for PCI Express IP Design Example User Guide</a></li>
                </ul>
                <p>L/H-Tile Design Example User Guides</p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP Design Example User Guide">Multi Channel DMA for PCI Express IP Design Example User Guide</a><br>
                    </li>
                    <li><a title="Intel® Stratix® 10 Avalon Streaming (Avalon-ST) IP for PCIe Design Example User Guide" class="b_special_a1" href="">Stratix® 10 Avalon Streaming (Avalon-ST) IP for PCIe Design Example User Guide</a></li>
                    <li><a title="Intel® Stratix® 10 Avalon -MM Hard IP for PCIe Design Example User Guide" class="b_special_a1" href="">Stratix® 10 Avalon -MM Hard IP for PCIe Design Example User Guide</a></li>
                </ul>
                <p><b>Arria® 10 and Cyclone® 10&nbsp;Devices</b></p>
                <ul>
                    <li><a title="Intel® Arria® 10 and Intel Cyclone 10 Avalon-ST Hard IP for PCIe Design Example User Guide" class="b_special_a1" href="">Arria® 10 and Cyclone® 10 Avalon-ST Hard IP for PCIe Design Example User Guide</a></li>
                    <li><a title="Intel® Arria® 10 and Intel Cyclone 10 Avalon-MM Interface for PCIe Design Example User Guide" class="b_special_a1" href="">Arria® 10 and Cyclone® 10 Avalon-MM Interface for PCIe Design Example User Guide</a></li>
                </ul>
                <h4 style="font-weight: 300; margin-bottom: 1.5rem;">IP Release Notes</h4>
                <p><b>Agilex™ 7 Devices</b></p>
                <ul>
                    <li><a title="P-Tile IP for PCI Express IP Core Release Notes" class="b_special_a1" href="">P-Tile IP for PCI Express IP Core Release Notes</a><br>
                    </li>
                    <li><a title="F-Tile Avalon® Streaming FPGA IP for PCIe* Release Notes" class="b_special_a1" href="">F-Tile Avalon® Streaming FPGA IP for PCIe* Release Notes</a></li>
                    <li><a title="R-Tile FPGA IP for PCI Express* IP Core Release Notes" class="b_special_a1" href="">R-Tile FPGA IP for PCI Express* IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP Release Notes">Multi Channel DMA for PCI Express IP Release Notes</a></li>
                </ul>
                <p><b>Agilex™ 5 Devices</b></p>
                <ul>
                    <li><a title="GTS AXI Streaming FPGA IP for PCI Express* Release Notes" class="b_special_a1" href="">GTS AXI Streaming FPGA IP for PCI Express* Release Notes</a></li>
                    <li><a title="Scalable Scatter-Gather DMA FPGA IP Release Notes" class="b_special_a1" href="">Scalable Scatter-Gather DMA FPGA IP Release Notes</a></li>
                </ul>
                <p><b>Stratix® 10 Devices</b></p>
                <ul>
                    <li><a title="L/H-Tile Hard IP for PCI Express IP Core Release Notes" class="b_special_a1" href="">L/H-Tile Hard IP for PCI Express IP Core Release Notes</a><br>
                    </li>
                    <li><a title="P-Tile IP for PCI Express IP Core Release Notes" class="b_special_a1" href="">P-Tile IP for PCI Express IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP Release Notes">Multi Channel DMA for PCI Express IP Release Notes</a></li>
                </ul>
                <p><b>Arria® 10 and Cyclone® 10 Devices</b></p>
                <ul>
                    <li><a title="Intel® Arria® 10 and Intel Cyclone 10 Hard IP for PCI Express IP Core Release Notes" class="b_special_a1" href="">Arria® 10 and Cyclone® 10 Hard IP for PCI Express IP Core Release Notes</a><br>
                    </li>
                </ul>
                <h4 style="font-weight: 350; margin-bottom: 1.5rem;">PHY Interface for PCI Express (PIPE) Using Transceiver Native PHY IP Core<br>
                </h4>
                <p>You can also implement just the physical layer of PCIe using the Transceiver Native PHY IP core and stitch it together with the remaining protocol layers implemented as soft logic in the FPGA fabric. This soft logic can be your own design or a third-party IP.</p>
                <p>Find out more about the Transceiver Native PHY IP core in the PIPE chapter of the following user guides:<br>
                </p>
                <p><b>Stratix® 10 Devices<br>
                </b></p>
                <ul>
                    <li><a title="L-Tile/H-Tile Transceiver PHY User Guide" class="b_special_a1" href="">L-Tile/H-Tile Transceiver PHY User Guide</a><br>
                    </li>
                </ul>
                <p><b>Arria® 10 Devices</b></p>
                <ul>
                    <li><a title="Transceiver PHY User Guide" class="b_special_a1" href="">Transceiver PHY User Guide</a><br>
                    </li>
                </ul>
                <p><b>Cyclone® 10 Devices</b></p>
                <ul>
                    <li><a title="GX Transceiver PHY User Guide" class="b_special_a1" href="">GX Transceiver PHY User Guide</a><br>
                    </li>
                </ul>

                <h4 style="font-weight: 350; padding: 1.5rem 0rem;">Reference Designs</h4>
                <p><b>Agilex™ 7 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="">F-Tile Avalon® Streaming FPGA IP for PCI Express* User Guide</a></li>
                </ul>
                <p><b>Stratix® 10 Devices</b><br>
                </p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Gen3x16 Avalon-MM DMA with Internal Memory Reference Design (AN 881)">Gen3x16 Avalon-MM DMA with Internal Memory Reference Design (AN 881)</a><br>
                    </li>
                    <li><a class="b_special_a1" href="" title="Gen3x16 Avalon-MM DMA with External Memory (DDR4) Reference Design (AN 881)">Gen3x16 Avalon-MM DMA with External Memory (DDR4) Reference Design (AN 881)</a></li>
                    <li><a class="b_special_a1" href="" title="Gen3x16 Avalon-MM DMA with HBM2 Reference Design (AN 881)">Gen3x16 Avalon-MM DMA with HBM2 Reference Design (AN 881)</a></li>
                    <li><a class="b_special_a1" href="" title="Gen3x16 Using the Avery BFM for Simulation (AN 811)">Gen3x16 Using the Avery BFM for Simulation (AN 811)</a></li>
                    <li><a class="b_special_a1" href="" title="Gen3x8 Avalon-MM DMA with Internal Memory (Wiki)">Gen3x8 Avalon-MM DMA with Internal Memory (Wiki)</a></li>
                    <li><a class="b_special_a1" href="" title="Gen3x8 Avalon -MM DMA with External DDR3/DDR4 Memory (AN 829)">Gen3x8 Avalon -MM DMA with External DDR3/DDR4 Memory (AN 829)</a></li>
                    <li><a class="b_special_a1" href="" title="Gen3x8 Avalon-MM DMA for Legacy Quartus® Version (AN 690)">Gen3x8 Avalon-MM DMA for Legacy Quartus® Version (AN 690)</a></li>
                    <li><a class="b_special_a1" href="" title="Gen3x8 Partial Reconfiguration over PCI Express Reference Design (AN 819)">Gen3x8 Partial Reconfiguration over PCI Express Reference Design (AN 819)</a></li>
                </ul>
                <p><b>Arria® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Gen3x8 Avalon-MM DMA with External DDR3 Memory (AN 708)">Gen3x8 Avalon-MM DMA with External DDR3 Memory (AN 708)</a><br>
                    </li>
                    <li><a class="b_special_a1" href="" title="Gen3x8 Avalon-MM DMA Reference Design with Internal Memory (AN 690)">Gen3x8 Avalon-MM DMA Reference Design with Internal Memory (AN 690)</a></li>
                    <li><a class="b_special_a1" href="" title="How to run Avalon-MM DMA Design Part1 (video)">How to run Avalon-MM DMA Design Part1 (video)</a></li>
                    <li><a class="b_special_a1" href="" title="How to run Avalon-MM DMA Design Part2 (video)">How to run Avalon-MM DMA Design Part2 (video)</a></li>
                    <li><a class="b_special_a1" href="" title="SoC Hardware Partial Reconfiguration">SoC Hardware Partial Reconfiguration</a></li>
                    <li><a class="b_special_a1" href="" title="Static Update Partial Reconfiguration Tutorial - Intel Arria 10 GX Device Only (AN 817)">Static Update Partial Reconfiguration Tutorial - Arria® 10 GX Device Only (AN 817)</a></li>
                    <li><a class="b_special_a1" href="" title="Hierarchical Partial Reconfiguration over PCIe (AN 813)">Hierarchical Partial Reconfiguration over PCIe (AN 813)</a></li>
                    <li><a class="b_special_a1" href="" title="Hierarchical Partial Reconfiguration Tutorial - Intel Arria 10 GX Device Only (AN 806)">Hierarchical Partial Reconfiguration Tutorial - Arria® 10 GX Device Only (AN 806)</a></li>
                    <li><a class="b_special_a1" href="" title="Partially Reconfiguring a Design - Intel Arria 10 GX Device Only (AN 797)">Partially Reconfiguring a Design - Arria® 10 GX Device Only (AN 797)</a></li>
                    <li><a class="b_special_a1" href="" title="Partial Reconfiguration over PCIe (AN 784)">Partial Reconfiguration over PCIe (AN 784)</a></li>
                    <li><a class="b_special_a1" href="" title="Upto Gen2x8 PCIe Root Port with MSI">Upto Gen2x8 PCIe Root Port with MSI</a></li>
                </ul>
                <p><b>Cyclone® 10 Devices<br>
                </b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Gen2x4 DMA Reference Design - Intel Cyclone 10 GX Device (AN 855)">Gen2x4 DMA Reference Design - Cyclone® 10 GX Device (AN 855)</a><br>
                    </li>
                </ul>
                <p><b>Legacy Devices<br>
                </b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="DMA Reference Design for Legacy Devices (AN 456)">DMA Reference Design for Legacy Devices (AN 456)</a></li>
                </ul>

                <h4 style="font-weight: 350; padding: 1.5rem 0rem;">Development Kits</h3>

                <p><b>Stratix®&nbsp;V GX FPGA Development Kit</b><br></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVMM with Direct Memory Access (DMA) and DDR3 Memory Interface">PCIe AVMM with Direct Memory Access (DMA) and DDR3 Memory Interface</a></li>
                    <li><a class="b_special_a1" href="" title="AN708">AN708</a></li>
                </ul> 
                <p><b>Arria®&nbsp;V GT FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVMM with DMA and On-Chip Memory Interface">PCIe AVMM with DMA and On-Chip Memory Interface</a></li>
                    <li><a class="b_special_a1" href="" title="Gen2x4 AVMM DMA - Arria V">Gen2x4 AVMM DMA - Arria® V</a></li>
                </ul>
                <p><b>Arria® V GX Starter Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVMM with DMA and On-Chip Memory Interface">PCIe AVMM with DMA and On-Chip Memory Interface</a></li>
                </ul>
                <p><b>Cyclone®&nbsp;V GT FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVMM with DMA and On-Chip Memory Interface">PCIe AVMM with DMA and On-Chip Memory Interface</a></li>
                    <li><a class="b_special_a1" href="" title="Gen2x4 AVMM DMA - Cyclone V">Gen2x4 AVMM DMA - Cyclone® V</a></li>
                    <li><a class="b_special_a1" href="" title="PCIe AVMM with DMA and On-Chip Memory Interface (Linux Driver)">PCIe AVMM with DMA and On-Chip Memory Interface (Linux Driver)</a></li>
                    <li><a class="b_special_a1" href="" title="Gen2x4 AVMM DMA - Arria V">Gen2x4 AVMM DMA - Arria® V</a></li>
                    <li><a class="b_special_a1" href="" title="Gen2x4 AVMM DMA - Cyclone V">Gen2x4 AVMM DMA - Cyclone® V</a></li>
                </ul>
                <p><b>PCIe with On-chip Memory Interface Reference Designs<br>
                    Stratix® V GX FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVST and On-Chip Memory Interface">PCIe AVST and On-Chip Memory Interface</a></li>
                    <li><a class="b_special_a1" href="" title="AN456">AN456</a></li>
                </ul>
                <p><b>Arria® V GT FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVST and On-Chip Memory Interface">PCIe AVST and On-Chip Memory Interface</a></li>
                </ul>
                <p><b>Cyclone® V GT FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVST and On-Chip Memory Interface">PCIe AVST and On-Chip Memory Interface</a></li>
                </ul>
                <p><b>Stratix® IV GX FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVST and On-Chip Memory Interface">PCIe AVST and On-Chip Memory Interface</a></li>
                </ul>
                <p><b>Cyclone® IV GX FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVST and On-Chip Memory Interface">PCIe AVST and On-Chip Memory Interface</a></li>
                </ul>
                <p><b>Arria® II GX FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="PCIe AVST and On-Chip Memory Interface">PCIe AVST and On-Chip Memory Interface</a></li>
                </ul>
                <p><b>Other PCIe Collateral Items and Tools</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Implementing MSI-X for PCI Express in Altera FPGA Devices">Implementing MSI-X for PCI Express in Altera FPGA Devices</a></li>
                </ul>
                <p><b>Stratix® V GX FPGA Development Kit</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Transceiver Toolkit for hardened PCIe IP (Gen1x8)">Transceiver Toolkit for hardened PCIe IP (Gen1x8)</a></li>
                    <li><a class="b_special_a1" href="" title="Transceiver Toolkit for hardened PCIe IP (Gen2x8)">Transceiver Toolkit for hardened PCIe IP (Gen2x8)</a></li>
                    <li><a class="b_special_a1" href="" title="Transceiver Toolkit for hardened PCIe IP (Gen3x8)">Transceiver Toolkit for hardened PCIe IP (Gen3x8)</a></li>
                </ul>

                <h4 style="padding: 1.5rem 0rem; font-weight: 350;">Additional Resources</h3>
                 
                <ul>
                    <li><a title="Intel® Agilex® 7 SoC HPS Remote System Update" class="b_special_a1" href="">Agilex™ 7 SoC HPS Remote System Update</a></li>
                    <li><a title="Agilex™ 5 GTS AXI Streaming FPGA IP for PCI Express* Register Map" class="b_special_a1" href="">Agilex™ 5 GTS AXI Streaming FPGA IP for PCI Express* Register Map</a></li>
                    <li><a class="b_special_a1" href="" title="Intel Arria 10 SoC Hardware Reference Design that Demonstrates Partial Reconfiguration">Arria® 10 SoC Hardware Reference Design that Demonstrates Partial Reconfiguration</a></li>
                    <li><a title="Intel® Arria® 10 SoC Development Kit Remote System Debug" class="b_special_a1" href="">Arria® 10 SoC Development Kit Remote System Debug</a></li>
                    <li><a class="b_special_a1" href="" title="Intel FPGA Wiki - Search Listings">FPGA Wiki - Search Listings</a></li>
                </ul>    

            </div>
        </div>
    </section>

    <!-- -----------------------------  3. IP Integration  -------------------- -->

    <section id="dk_ip_integration">
            <div class="container">
                <h2 style="font-weight: 350;">3. IP Integration</h2>
                <p>Refer to the Getting Started section and Physical Layout of Hard IP section of your chosen IP core user guide. You can also refer to the following documents for details:<br>
                </p>
                <p><b>Agilex™ 7 Devices</b></p>
                <ul>
                    <li><a title="E-Tile Transceiver PHY User Guide" class="b_special_a1" href="">E-Tile Transceiver PHY User Guide</a></li>
                </ul>
                <p><b>Stratix® 10 Devices</b><br>
                </p>
                <ul>
                    <li><a class="b_special_a1" href="" title="How to Implement PCI Express (PIPE) in Intel Stratix 10 FPGA Transceivers section of the Intel Stratix L- and H-Tile Transceiver PHY User Guide">How to Implement PCI Express (PIPE) in Stratix® 10 FPGA Transceivers section of the Stratix® L- and H-Tile Transceiver PHY User Guide</a><br>
                    </li>
                    <li><a class="b_special_a1" href="" title="AN 778: Intel Stratix 10 Transceiver Usage Application Note">AN 778: Stratix® 10 Transceiver Usage Application Note</a></li>
                </ul>
                <p><b>Arria® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="How to Implement PCI Express (PIPE) in Intel Arria 10 FPGA Transceivers section of the Intel Arria 10 FPGA Transceiver PHY User Guide">How to Implement PCI Express (PIPE) in Arria® 10 FPGA Transceivers section of the Arria® 10 FPGA Transceiver PHY User Guide</a><br>
                    </li>
                </ul>
                <p><b>Cyclone® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="How to Implement PCI Express (PIPE) in Intel Cyclone 10 GX FPGA Transceivers section of the Intel Cyclone 10 GX FPGA Transceiver PHY User Guide">How to Implement PCI Express (PIPE) in Cyclone® 10 GX FPGA Transceivers section of the Cyclone® 10 GX FPGA Transceiver PHY User Guide</a><br>
                    </li>
                </ul>
            </div>
    </section>

    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------4. Training Courses and Videos ------------------------->
    <section id="dk_training_course">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-2">4. Training Courses and Videos</h2>
                <h4 style="font-weight: 300;">Training Courses</h4>
                <ul class="mb-4">
                    <li><a class="b_special_a1" href="" title="PCIe Training Courses">PCIe Training Courses</a></li>
                </ul>
                <div class="d-flex justify-content-between align-items-center">
                    <div class="">
                        <h4 class="mb-0" style="font-weight: 300;">Additional Videos</h4>
                    </div>
                    <div class="">
                        <a class="mv_coman_btn" href="">FPGA Quick Videos</a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Additional Videos table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Introduction to the FPGA P-Tile</a></td>
                        <td>Agilex™ F-Series and Stratix® 10 DX FPGAs are packaged with the P-Tile transceiver tile, which implements the PCI Express* Gen3 and Gen4 standards. This training is the first step in learning how to build a high-speed interface using the P-Tile. </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Introduction to the FPGA R-Tile</a></td>
                        <td>Select Agilex™ 7 FPGAs are packaged with the R-Tile transceiver tile, which implements the PCI Express* standard Gen3, Gen4 and Gen5. This training is the first step in learning how to build a high-speed interface using the R-Tile. </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Arria® 10 Device Configuration via Protocol (CvP)</a></td>
                        <td>Learn how to configure your Arria® 10 device using the PCIe protocol.</td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><a class="b_special_a1" href="">PCIe Avalon-MM Master DMA Reference Design in Arria® 10 Device (Part 1)</a></p>
                        </td>
                        <td>Learn how to set up the PCIe Avalon Memory Mapped (Avalon-MM) DMA reference design hardware in Arria® 10 devices for both the Linux and Windows operating systems from this Part 1 video.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">PCIe Avalon-MM Master DMA Reference Design in Arria® 10 Device (Part 2)</a></td>
                        <td>Learn how to set up the PCIe Avalon Memory Mapped Master DMA reference design hardware in Arria® 10 devices for both the Linux and Windows operating systems from this Part 2 video.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 5. Debug ------------------------->
    <section id="dk_debug">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-2">5. Debug</h2>
                <h4 style="font-weight: 300; padding-bottom: 1.5rem;">Intellectual Property (IP) Core Release Notes</h4>

                <p><b>Agilex™ 7 Devices</b><br>
                </p>
                <ul>
                    <li><a class="b_special_a1" href="" title="P-Tile IP for PCI Express IP Core Release Notes">P-Tile IP for PCI Express IP Core Release Notes</a><br>
                    </li>
                    <li><a class="b_special_a1" href="" title="Multi Channel DMA for PCI Express IP Release Notes">Multi Channel DMA for PCI Express IP Release Notes</a></li>
                </ul>
                <p><b>Stratix® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Stratix 10 Multi Channel DMA for PCI Express IP Release Notes">Stratix® 10 Multi Channel DMA for PCI Express IP Release Notes</a><br>
                    </li>
                    <li><a class="b_special_a1" href="" title="L/H-Tile Hard IP for PCI Express IP Core Release Notes">L/H-Tile Hard IP for PCI Express IP Core Release Notes</a></li>
                    <li><a class="b_special_a1" href="" title="P-Tile IP for PCI Express IP Core Release Notes">P-Tile IP for PCI Express IP Core Release Notes</a></li>
                </ul>
                <p><b>Arria® 10 and Cyclone® 10 Devices</b></p>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel Arria 10 and Intel Cyclone 10 Hard IP for PCI Express IP Core Release Notes">Arria® 10 and Cyclone® 10 Hard IP for PCI Express IP Core Release Notes</a><br>
                    </li>
                </ul>

                <h4 style="font-weight: 350; padding: 1.5rem 0rem;">Fault Tree Analysis Guides</h4>
                <ul>
                    <li><a class="b_special_a1" href="" title="Fault Tree Analysis Guide for Intel Arria 10 Device PCI Express Solution">Fault Tree Analysis Guide for Arria® 10 Device PCI Express Solution</a></li>
                </ul>

                <h4 style="font-weight: 350; padding: 1.5rem 0rem;">Knowledge Base Solution</h4>
                <ul>
                    <li><a class="b_special_a1" href="" title="Search the Knowledge Base (Intel Agilex® Devices)">Search the Knowledge Base (Agilex™ Devices)</a></li>
                    <li><a class="b_special_a1" href="" title="Search the Knowledge Base (Intel® Stratix® 10 Devices)">Search the Knowledge Base (Stratix® 10 Devices)</a><br>
                    </li>
                    <li><a class="b_special_a1" href="" title="Search the Knowledge Base (Intel® Arria® 10 Devices)">Search the Knowledge Base (Arria® 10 Devices)</a></li>
                    <li><a class="b_special_a1" href="" title="Search the Knowledge Base (Intel® Cyclone® 10 Devices)">Search the Knowledge Base (Cyclone® 10 Devices)</a></li>
                </ul>

                <h4 style="font-weight: 350; padding: 1.5rem 0rem;">FPGA Resource Placement Guidelines</h4>
                <ul>
                    <li><a class="b_special_a1" href="" title="AN 778: Intel Stratix 10 Transceiver Usage Application Note">AN 778: Stratix® 10 Transceiver Usage Application Note</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------ 6. Additional Resources --------------------------->
    <section id="dk_add_resources">
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-2" style="font-weight: 350;">6. Additional Resources</h2>
                <h4 style="font-weight: 350; padding-bottom: 1.5rem;">Migrating to Stratix® 10 Devices</h4>
                <ul>
                    <li><a class="b_special_a1" href="" title="Migrating to Intel Stratix 10 Devices from Intel Arria 10 Devices for the Avalon-MM and Avalon-MM DMA Interfaces AN 790">Migrating to Stratix® 10 Devices from Arria® 10 Devices for the Avalon-MM and Avalon-MM DMA Interfaces AN 790</a><br>
                    </li>
                    <li><a class="b_special_a1" href="" title="Migrating to Intel Stratix 10 Devices for the Avalon Streaming Interface AN 791">Migrating to Stratix® 10 Devices for the Avalon Streaming Interface AN 791</a></li>
                </ul>
                <h4 style="padding: 1.5rem 0rem; font-weight: 350;">PCIe-SIG Integrators List</h4>
                <ul>
                    <li><a class="b_special_a1" href="" title="Intel FPGA products for the PCIe standard">FPGA products for the PCIe standard</a></li>
                    <li><a class="b_special_a1" href="" title="Intel non-programmable products for the PCIe standard">Intel non-programmable products for the PCIe standard</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------- Explore Other ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;">Explore Other Developer Centers</h3>
                <p class="mb-2">For other design guidelines, visit the following Developer Centers:</p>
                <ul class="mb-0">
                    <li><b><a class="b_special_a1" href="/vaidikhtml/mv_product/board_developer_center.html">Board Developer Center</a></b> - Contains detailed guidelines and considerations for high-speed PCB designs with Altera® FPGAs and SoC FPGAs.</li>
                    <li><b><a class="b_special_a1" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Center</a></b> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                    <li><b><a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></b> - Contains resources to complete your Altera® FPGA design.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/diagram-pcie-support-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>