 
****************************************
Report : compile_options
Design : transposer
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:08:07 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
transposer                               flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : transposer
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:08:07 2018
****************************************


  Startpoint: out_reg[3][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][10]/Q (dff_sg)            10.42      10.42 r
  U10547/X (nand_x1_sg)                    7.13      17.55 f
  U9370/X (nand_x1_sg)                     7.27      24.82 r
  out_reg[3][3][10]/D (dff_sg)             0.00      24.82 r
  data arrival time                                  24.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -24.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -22.95


  Startpoint: out_reg[3][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][4]/Q (dff_sg)             10.42      10.42 r
  U10076/X (nand_x1_sg)                    7.13      17.55 f
  U9304/X (nand_x1_sg)                     7.27      24.82 r
  out_reg[3][0][4]/D (dff_sg)              0.00      24.82 r
  data arrival time                                  24.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -24.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -22.95


  Startpoint: out_reg[1][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][0]/Q (dff_sg)             10.42      10.42 r
  U10047/X (nand_x1_sg)                    7.13      17.55 f
  U9180/X (nand_x1_sg)                     7.27      24.82 r
  out_reg[1][2][0]/D (dff_sg)              0.00      24.82 r
  data arrival time                                  24.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -24.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -22.95


  Startpoint: out_reg[0][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][7]/Q (dff_sg)             10.42      10.42 r
  U10028/X (nand_x1_sg)                    7.13      17.55 f
  U9087/X (nand_x1_sg)                     7.27      24.82 r
  out_reg[0][1][7]/D (dff_sg)              0.00      24.82 r
  data arrival time                                  24.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -24.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -22.95


  Startpoint: out_reg[2][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][14]/Q (dff_sg)            13.17      13.17 f
  U10071/X (nand_x1_sg)                    9.11      22.28 r
  U9274/X (nand_x1_sg)                     6.49      28.77 f
  out_reg[2][2][14]/D (dff_sg)             0.00      28.77 f
  data arrival time                                  28.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.77
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.42


  Startpoint: out_reg[0][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][1]/Q (dff_sg)             13.17      13.17 f
  U10122/X (nand_x1_sg)                    9.11      22.28 r
  U9081/X (nand_x1_sg)                     6.49      28.77 f
  out_reg[0][1][1]/D (dff_sg)              0.00      28.77 f
  data arrival time                                  28.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.77
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.42


  Startpoint: out_reg[3][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][5]/Q (dff_sg)             13.17      13.17 f
  U10476/X (nand_x1_sg)                    9.11      22.28 r
  U9325/X (nand_x1_sg)                     6.50      28.79 f
  out_reg[3][1][5]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][6]/Q (dff_sg)             13.17      13.17 f
  U10272/X (nand_x1_sg)                    9.11      22.28 r
  U9186/X (nand_x1_sg)                     6.50      28.79 f
  out_reg[1][2][6]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][4]/Q (dff_sg)             13.17      13.17 f
  U10571/X (nand_x1_sg)                    9.11      22.28 r
  U9164/X (nand_x1_sg)                     6.50      28.79 f
  out_reg[1][1][4]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][9]/Q (dff_sg)             13.17      13.17 f
  U10394/X (nand_x1_sg)                    9.11      22.28 r
  U9269/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][2][9]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][11]/Q (dff_sg)            13.17      13.17 f
  U10370/X (nand_x1_sg)                    9.11      22.28 r
  U9251/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][1][11]/D (dff_sg)             0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][5]/Q (dff_sg)             13.17      13.17 f
  U10128/X (nand_x1_sg)                    9.11      22.28 r
  U9085/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[0][1][5]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][8]/Q (dff_sg)             13.17      13.17 f
  U10446/X (nand_x1_sg)                    9.11      22.28 r
  U9308/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[3][0][8]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][15]/Q (dff_sg)            13.17      13.17 f
  U10344/X (nand_x1_sg)                    9.11      22.28 r
  U9235/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][0][15]/D (dff_sg)             0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][11]/Q (dff_sg)            13.17      13.17 f
  U10340/X (nand_x1_sg)                    9.11      22.28 r
  U9231/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][0][11]/D (dff_sg)             0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][3]/Q (dff_sg)             13.17      13.17 f
  U10328/X (nand_x1_sg)                    9.11      22.28 r
  U9223/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][0][3]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][7]/Q (dff_sg)             13.17      13.17 f
  U10274/X (nand_x1_sg)                    9.11      22.28 r
  U9187/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[1][2][7]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][12]/Q (dff_sg)            13.17      13.17 f
  U10136/X (nand_x1_sg)                    9.11      22.28 r
  U9092/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[0][1][12]/D (dff_sg)             0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][13]/Q (dff_sg)            13.17      13.17 f
  U10492/X (nand_x1_sg)                    9.11      22.28 r
  U9333/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[3][1][13]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][16]/Q (dff_sg)            13.17      13.17 f
  U10639/X (nand_x1_sg)                    9.11      22.28 r
  U9256/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][1][16]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][13]/Q (dff_sg)            13.17      13.17 f
  U10374/X (nand_x1_sg)                    9.11      22.28 r
  U9253/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][1][13]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][9]/Q (dff_sg)             13.17      13.17 f
  U10366/X (nand_x1_sg)                    9.11      22.28 r
  U9249/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][1][9]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][10]/Q (dff_sg)            13.17      13.17 f
  U10561/X (nand_x1_sg)                    9.11      22.28 r
  U9070/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[0][0][10]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][3]/Q (dff_sg)             13.17      13.17 f
  U10090/X (nand_x1_sg)                    9.11      22.28 r
  U9063/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[0][0][3]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][18]/Q (dff_sg)            13.17      13.17 f
  U10406/X (nand_x1_sg)                    9.11      22.28 r
  U9278/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][2][18]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][11]/Q (dff_sg)            13.17      13.17 f
  U10398/X (nand_x1_sg)                    9.11      22.28 r
  U9271/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][2][11]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][13]/Q (dff_sg)            13.17      13.17 f
  U10456/X (nand_x1_sg)                    9.11      22.28 r
  U9313/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[3][0][13]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][13]/Q (dff_sg)            13.17      13.17 f
  U10057/X (nand_x1_sg)                    9.11      22.28 r
  U9233/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[2][0][13]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][11]/Q (dff_sg)            13.17      13.17 f
  U10164/X (nand_x1_sg)                    9.11      22.28 r
  U9111/X (nand_x1_sg)                     6.51      28.79 f
  out_reg[0][2][11]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][7]/Q (dff_sg)             13.17      13.17 f
  U10078/X (nand_x1_sg)                    9.11      22.28 r
  U9367/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[3][3][7]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][2]/Q (dff_sg)             13.17      13.17 f
  U10502/X (nand_x1_sg)                    9.11      22.28 r
  U9342/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[3][2][2]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][3]/Q (dff_sg)             13.17      13.17 f
  U10472/X (nand_x1_sg)                    9.11      22.28 r
  U9323/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[3][1][3]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][2]/Q (dff_sg)             13.17      13.17 f
  U10470/X (nand_x1_sg)                    9.11      22.28 r
  U9322/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[3][1][2]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][9]/Q (dff_sg)             13.17      13.17 f
  U10448/X (nand_x1_sg)                    9.11      22.28 r
  U9309/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[3][0][9]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][17]/Q (dff_sg)            13.17      13.17 f
  U10645/X (nand_x1_sg)                    9.11      22.28 r
  U9297/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[2][3][17]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][4]/Q (dff_sg)             13.17      13.17 f
  U10416/X (nand_x1_sg)                    9.11      22.28 r
  U9284/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[2][3][4]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][5]/Q (dff_sg)             13.17      13.17 f
  U10386/X (nand_x1_sg)                    9.11      22.28 r
  U9265/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[2][2][5]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][5]/Q (dff_sg)             13.17      13.17 f
  U10270/X (nand_x1_sg)                    9.11      22.28 r
  U9185/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[1][2][5]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][16]/Q (dff_sg)            13.17      13.17 f
  U10230/X (nand_x1_sg)                    9.11      22.28 r
  U9156/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[1][0][16]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][14]/Q (dff_sg)            13.17      13.17 f
  U10226/X (nand_x1_sg)                    9.11      22.28 r
  U9154/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[1][0][14]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][1]/Q (dff_sg)             13.17      13.17 f
  U10206/X (nand_x1_sg)                    9.11      22.28 r
  U9141/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[1][0][1]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][0]/Q (dff_sg)             13.17      13.17 f
  U10204/X (nand_x1_sg)                    9.11      22.28 r
  U9140/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[1][0][0]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][10]/Q (dff_sg)            13.17      13.17 f
  U10194/X (nand_x1_sg)                    9.11      22.28 r
  U9130/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][3][10]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][9]/Q (dff_sg)             13.17      13.17 f
  U10567/X (nand_x1_sg)                    9.11      22.28 r
  U9129/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][3][9]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][7]/Q (dff_sg)             13.17      13.17 f
  U10190/X (nand_x1_sg)                    9.11      22.28 r
  U9127/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][3][7]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][6]/Q (dff_sg)             13.17      13.17 f
  U10188/X (nand_x1_sg)                    9.11      22.28 r
  U9126/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][3][6]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][2]/Q (dff_sg)             13.17      13.17 f
  U10180/X (nand_x1_sg)                    9.11      22.28 r
  U9122/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][3][2]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][0]/Q (dff_sg)             13.17      13.17 f
  U10120/X (nand_x1_sg)                    9.11      22.28 r
  U9080/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][1][0]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][19]/Q (dff_sg)            13.17      13.17 f
  U10118/X (nand_x1_sg)                    9.11      22.28 r
  U9079/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][0][19]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][17]/Q (dff_sg)            13.17      13.17 f
  U10114/X (nand_x1_sg)                    9.11      22.28 r
  U9077/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][0][17]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][9]/Q (dff_sg)             13.17      13.17 f
  U10082/X (nand_x1_sg)                    9.11      22.28 r
  U9369/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[3][3][9]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][6]/Q (dff_sg)             13.17      13.17 f
  U10388/X (nand_x1_sg)                    9.11      22.28 r
  U9266/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[2][2][6]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][5]/Q (dff_sg)             13.17      13.17 f
  U10581/X (nand_x1_sg)                    9.11      22.28 r
  U9225/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[2][0][5]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][6]/Q (dff_sg)             13.17      13.17 f
  U10216/X (nand_x1_sg)                    9.11      22.28 r
  U9146/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[1][0][6]/D (dff_sg)              0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][10]/Q (dff_sg)            13.17      13.17 f
  U10132/X (nand_x1_sg)                    9.11      22.28 r
  U9090/X (nand_x1_sg)                     6.51      28.80 f
  out_reg[0][1][10]/D (dff_sg)             0.00      28.80 f
  data arrival time                                  28.80

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.80
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[3][3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][8]/Q (dff_sg)             13.17      13.17 f
  U10080/X (nand_x1_sg)                    9.11      22.28 r
  U9368/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[3][3][8]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][7]/Q (dff_sg)             13.17      13.17 f
  U10512/X (nand_x1_sg)                    9.11      22.28 r
  U9347/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[3][2][7]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][4]/Q (dff_sg)             13.17      13.17 f
  U10506/X (nand_x1_sg)                    9.11      22.28 r
  U9344/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[3][2][4]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][0]/Q (dff_sg)             13.17      13.17 f
  U10498/X (nand_x1_sg)                    9.11      22.28 r
  U9340/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[3][2][0]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][18]/Q (dff_sg)            13.17      13.17 f
  U10611/X (nand_x1_sg)                    9.11      22.28 r
  U9338/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[3][1][18]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][18]/Q (dff_sg)            13.17      13.17 f
  U10466/X (nand_x1_sg)                    9.11      22.28 r
  U9318/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[3][0][18]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][16]/Q (dff_sg)            13.17      13.17 f
  U10402/X (nand_x1_sg)                    9.11      22.28 r
  U9276/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[2][2][16]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][1]/Q (dff_sg)             13.17      13.17 f
  U10298/X (nand_x1_sg)                    9.11      22.28 r
  U9201/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[1][3][1]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][2]/Q (dff_sg)             13.17      13.17 f
  U10264/X (nand_x1_sg)                    9.11      22.28 r
  U9182/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[1][2][2]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][16]/Q (dff_sg)            13.17      13.17 f
  U10629/X (nand_x1_sg)                    9.11      22.28 r
  U9176/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[1][1][16]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][7]/Q (dff_sg)             13.17      13.17 f
  U10246/X (nand_x1_sg)                    9.11      22.28 r
  U9167/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[1][1][7]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][1]/Q (dff_sg)             13.17      13.17 f
  U10238/X (nand_x1_sg)                    9.11      22.28 r
  U9161/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[1][1][1]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][9]/Q (dff_sg)             13.17      13.17 f
  U10044/X (nand_x1_sg)                    9.11      22.28 r
  U9149/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[1][0][9]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][8]/Q (dff_sg)             13.17      13.17 f
  U10042/X (nand_x1_sg)                    9.11      22.28 r
  U9148/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[1][0][8]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[0][3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][15]/Q (dff_sg)            13.17      13.17 f
  U10569/X (nand_x1_sg)                    9.11      22.28 r
  U9135/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[0][3][15]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[0][1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][14]/Q (dff_sg)            13.17      13.17 f
  U10140/X (nand_x1_sg)                    9.11      22.28 r
  U9094/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[0][1][14]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[0][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][11]/Q (dff_sg)            13.17      13.17 f
  U10134/X (nand_x1_sg)                    9.11      22.28 r
  U9091/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[0][1][11]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[0][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][13]/Q (dff_sg)            13.17      13.17 f
  U10106/X (nand_x1_sg)                    9.11      22.28 r
  U9073/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[0][0][13]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[0][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][0]/Q (dff_sg)             13.17      13.17 f
  U10084/X (nand_x1_sg)                    9.11      22.28 r
  U9060/X (nand_x1_sg)                     6.53      28.81 f
  out_reg[0][0][0]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][15]/Q (dff_sg)            13.17      13.17 f
  U10557/X (nand_x1_sg)                    9.11      22.28 r
  U9375/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[3][3][15]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][7]/Q (dff_sg)             13.17      13.17 f
  U10444/X (nand_x1_sg)                    9.11      22.28 r
  U9307/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[3][0][7]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][18]/Q (dff_sg)            13.17      13.17 f
  U10607/X (nand_x1_sg)                    9.11      22.28 r
  U9258/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[2][1][18]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][19]/Q (dff_sg)            13.17      13.17 f
  U10352/X (nand_x1_sg)                    9.11      22.28 r
  U9239/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[2][0][19]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][17]/Q (dff_sg)            13.17      13.17 f
  U10348/X (nand_x1_sg)                    9.11      22.28 r
  U9237/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[2][0][17]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][4]/Q (dff_sg)             13.17      13.17 f
  U10304/X (nand_x1_sg)                    9.11      22.28 r
  U9204/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[1][3][4]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][15]/Q (dff_sg)            13.17      13.17 f
  U10228/X (nand_x1_sg)                    9.11      22.28 r
  U9155/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[1][0][15]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][10]/Q (dff_sg)            13.17      13.17 f
  U10218/X (nand_x1_sg)                    9.11      22.28 r
  U9150/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[1][0][10]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][16]/Q (dff_sg)            13.17      13.17 f
  U10526/X (nand_x1_sg)                    9.11      22.28 r
  U9356/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[3][2][16]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][5]/Q (dff_sg)             13.17      13.17 f
  U10508/X (nand_x1_sg)                    9.11      22.28 r
  U9345/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[3][2][5]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][3]/Q (dff_sg)             13.17      13.17 f
  U10504/X (nand_x1_sg)                    9.11      22.28 r
  U9343/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[3][2][3]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][14]/Q (dff_sg)            13.17      13.17 f
  U10494/X (nand_x1_sg)                    9.11      22.28 r
  U9334/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[3][1][14]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][8]/Q (dff_sg)             13.17      13.17 f
  U10424/X (nand_x1_sg)                    9.11      22.28 r
  U9288/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[2][3][8]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][5]/Q (dff_sg)             13.17      13.17 f
  U10418/X (nand_x1_sg)                    9.11      22.28 r
  U9285/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[2][3][5]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][1]/Q (dff_sg)             13.17      13.17 f
  U10410/X (nand_x1_sg)                    9.11      22.28 r
  U9281/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[2][3][1]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][3]/Q (dff_sg)             13.17      13.17 f
  U10382/X (nand_x1_sg)                    9.11      22.28 r
  U9263/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[2][2][3]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][1]/Q (dff_sg)             13.17      13.17 f
  U10324/X (nand_x1_sg)                    9.11      22.28 r
  U9221/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[2][0][1]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][16]/Q (dff_sg)            13.17      13.17 f
  U10631/X (nand_x1_sg)                    9.11      22.28 r
  U9216/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[1][3][16]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][11]/Q (dff_sg)            13.17      13.17 f
  U10318/X (nand_x1_sg)                    9.11      22.28 r
  U9211/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[1][3][11]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][8]/Q (dff_sg)             13.17      13.17 f
  U10312/X (nand_x1_sg)                    9.11      22.28 r
  U9208/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[1][3][8]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][12]/Q (dff_sg)            13.17      13.17 f
  U10256/X (nand_x1_sg)                    9.11      22.28 r
  U9172/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[1][1][12]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[1][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][12]/Q (dff_sg)            13.17      13.17 f
  U10222/X (nand_x1_sg)                    9.11      22.28 r
  U9152/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[1][0][12]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][1]/Q (dff_sg)             13.17      13.17 f
  U10144/X (nand_x1_sg)                    9.11      22.28 r
  U9101/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[0][2][1]/D (dff_sg)              0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[0][0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][16]/Q (dff_sg)            13.17      13.17 f
  U10112/X (nand_x1_sg)                    9.11      22.28 r
  U9076/X (nand_x1_sg)                     6.53      28.82 f
  out_reg[0][0][16]/D (dff_sg)             0.00      28.82 f
  data arrival time                                  28.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.38


  Startpoint: out_reg[3][3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][16]/Q (dff_sg)            13.17      13.17 f
  U10653/X (nand_x1_sg)                    9.11      22.28 r
  U9376/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][6]/Q (dff_sg)             13.17      13.17 f
  U10546/X (nand_x1_sg)                    9.11      22.28 r
  U9366/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][4]/Q (dff_sg)             13.17      13.17 f
  U10542/X (nand_x1_sg)                    9.11      22.28 r
  U9364/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][3]/Q (dff_sg)             13.17      13.17 f
  U10540/X (nand_x1_sg)                    9.11      22.28 r
  U9363/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][12]/Q (dff_sg)            13.17      13.17 f
  U10518/X (nand_x1_sg)                    9.11      22.28 r
  U9352/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][2][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][9]/Q (dff_sg)             13.17      13.17 f
  U10597/X (nand_x1_sg)                    9.11      22.28 r
  U9349/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][2][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][10]/Q (dff_sg)            13.17      13.17 f
  U10486/X (nand_x1_sg)                    9.11      22.28 r
  U9330/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][5]/Q (dff_sg)             13.17      13.17 f
  U10440/X (nand_x1_sg)                    9.11      22.28 r
  U9305/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][0][5]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][1]/Q (dff_sg)             13.17      13.17 f
  U10438/X (nand_x1_sg)                    9.11      22.28 r
  U9301/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][0][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][11]/Q (dff_sg)            13.17      13.17 f
  U10426/X (nand_x1_sg)                    9.11      22.28 r
  U9291/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][9]/Q (dff_sg)             13.17      13.17 f
  U10589/X (nand_x1_sg)                    9.11      22.28 r
  U9289/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][6]/Q (dff_sg)             13.17      13.17 f
  U10360/X (nand_x1_sg)                    9.11      22.28 r
  U9246/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][5]/Q (dff_sg)             13.17      13.17 f
  U10358/X (nand_x1_sg)                    9.11      22.28 r
  U9245/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][5]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][18]/Q (dff_sg)            13.17      13.17 f
  U10350/X (nand_x1_sg)                    9.11      22.28 r
  U9238/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][0][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][19]/Q (dff_sg)            13.17      13.17 f
  U10637/X (nand_x1_sg)                    9.11      22.28 r
  U9219/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][3][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][14]/Q (dff_sg)            13.17      13.17 f
  U10055/X (nand_x1_sg)                    9.11      22.28 r
  U9214/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][3][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][6]/Q (dff_sg)             13.17      13.17 f
  U10308/X (nand_x1_sg)                    9.11      22.28 r
  U9206/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][3][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][11]/Q (dff_sg)            13.17      13.17 f
  U10254/X (nand_x1_sg)                    9.11      22.28 r
  U9171/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][0]/Q (dff_sg)             13.17      13.17 f
  U10236/X (nand_x1_sg)                    9.11      22.28 r
  U9160/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][7]/Q (dff_sg)             13.17      13.17 f
  U10040/X (nand_x1_sg)                    9.11      22.28 r
  U9147/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][0][7]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][17]/Q (dff_sg)            13.17      13.17 f
  U10623/X (nand_x1_sg)                    9.11      22.28 r
  U9137/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][3][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][0]/Q (dff_sg)             13.17      13.17 f
  U10176/X (nand_x1_sg)                    9.11      22.28 r
  U9120/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][3][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][19]/Q (dff_sg)            13.17      13.17 f
  U10038/X (nand_x1_sg)                    9.11      22.28 r
  U9119/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][14]/Q (dff_sg)            13.17      13.17 f
  U10108/X (nand_x1_sg)                    9.11      22.28 r
  U9074/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][0][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][19]/Q (dff_sg)            13.17      13.17 f
  U10663/X (nand_x1_sg)                    9.11      22.28 r
  U9379/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][2]/Q (dff_sg)             13.17      13.17 f
  U10538/X (nand_x1_sg)                    9.11      22.28 r
  U9362/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][9]/Q (dff_sg)             13.17      13.17 f
  U10484/X (nand_x1_sg)                    9.11      22.28 r
  U9329/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][13]/Q (dff_sg)            13.17      13.17 f
  U10430/X (nand_x1_sg)                    9.11      22.28 r
  U9293/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][7]/Q (dff_sg)             13.17      13.17 f
  U10362/X (nand_x1_sg)                    9.11      22.28 r
  U9247/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][7]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][9]/Q (dff_sg)             13.17      13.17 f
  U10336/X (nand_x1_sg)                    9.11      22.28 r
  U9229/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][0][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][8]/Q (dff_sg)             13.17      13.17 f
  U10334/X (nand_x1_sg)                    9.11      22.28 r
  U9228/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][0][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][4]/Q (dff_sg)             13.17      13.17 f
  U10268/X (nand_x1_sg)                    9.11      22.28 r
  U9184/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][2][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][15]/Q (dff_sg)            13.17      13.17 f
  U10262/X (nand_x1_sg)                    9.11      22.28 r
  U9175/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][2]/Q (dff_sg)             13.17      13.17 f
  U10146/X (nand_x1_sg)                    9.11      22.28 r
  U9102/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][18]/Q (dff_sg)            13.17      13.17 f
  U10619/X (nand_x1_sg)                    9.11      22.28 r
  U9098/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][1][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][4]/Q (dff_sg)             13.17      13.17 f
  U10092/X (nand_x1_sg)                    9.11      22.28 r
  U9064/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][0][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][14]/Q (dff_sg)            13.17      13.17 f
  U10522/X (nand_x1_sg)                    9.11      22.28 r
  U9354/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][2][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][8]/Q (dff_sg)             13.17      13.17 f
  U10482/X (nand_x1_sg)                    9.11      22.28 r
  U9328/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][12]/Q (dff_sg)            13.17      13.17 f
  U10454/X (nand_x1_sg)                    9.11      22.28 r
  U9312/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][0][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][19]/Q (dff_sg)            13.17      13.17 f
  U10649/X (nand_x1_sg)                    9.11      22.28 r
  U9299/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][15]/Q (dff_sg)            13.17      13.17 f
  U10434/X (nand_x1_sg)                    9.11      22.28 r
  U9295/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][4]/Q (dff_sg)             13.17      13.17 f
  U10384/X (nand_x1_sg)                    9.11      22.28 r
  U9264/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][2][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][0]/Q (dff_sg)             13.17      13.17 f
  U10585/X (nand_x1_sg)                    9.11      22.28 r
  U9260/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][2][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][17]/Q (dff_sg)            13.17      13.17 f
  U10661/X (nand_x1_sg)                    9.11      22.28 r
  U9257/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][14]/Q (dff_sg)            13.17      13.17 f
  U10583/X (nand_x1_sg)                    9.11      22.28 r
  U9254/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][1]/Q (dff_sg)             13.17      13.17 f
  U10356/X (nand_x1_sg)                    9.11      22.28 r
  U9241/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][18]/Q (dff_sg)            13.17      13.17 f
  U10635/X (nand_x1_sg)                    9.11      22.28 r
  U9218/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][3][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][10]/Q (dff_sg)            13.17      13.17 f
  U10316/X (nand_x1_sg)                    9.11      22.28 r
  U9210/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][3][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][10]/Q (dff_sg)            13.17      13.17 f
  U10280/X (nand_x1_sg)                    9.11      22.28 r
  U9190/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][2][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][17]/Q (dff_sg)            13.17      13.17 f
  U10601/X (nand_x1_sg)                    9.11      22.28 r
  U9177/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][8]/Q (dff_sg)             13.17      13.17 f
  U10248/X (nand_x1_sg)                    9.11      22.28 r
  U9168/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][4]/Q (dff_sg)             13.17      13.17 f
  U10212/X (nand_x1_sg)                    9.11      22.28 r
  U9144/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][0][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][19]/Q (dff_sg)            13.17      13.17 f
  U10627/X (nand_x1_sg)                    9.11      22.28 r
  U9139/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][3][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][14]/Q (dff_sg)            13.17      13.17 f
  U10202/X (nand_x1_sg)                    9.11      22.28 r
  U9134/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][3][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][12]/Q (dff_sg)            13.17      13.17 f
  U10198/X (nand_x1_sg)                    9.11      22.28 r
  U9132/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][3][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][8]/Q (dff_sg)             13.17      13.17 f
  U10158/X (nand_x1_sg)                    9.11      22.28 r
  U9108/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][17]/Q (dff_sg)            13.17      13.17 f
  U10617/X (nand_x1_sg)                    9.11      22.28 r
  U9097/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][1][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][12]/Q (dff_sg)            13.17      13.17 f
  U10104/X (nand_x1_sg)                    9.11      22.28 r
  U9072/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][0][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][6]/Q (dff_sg)             13.17      13.17 f
  U10096/X (nand_x1_sg)                    9.11      22.28 r
  U9066/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][0][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][5]/Q (dff_sg)             13.17      13.17 f
  U10094/X (nand_x1_sg)                    9.11      22.28 r
  U9065/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][0][5]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][14]/Q (dff_sg)            13.17      13.17 f
  U10555/X (nand_x1_sg)                    9.11      22.28 r
  U9374/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][13]/Q (dff_sg)            13.17      13.17 f
  U10553/X (nand_x1_sg)                    9.11      22.28 r
  U9373/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][5]/Q (dff_sg)             13.17      13.17 f
  U10544/X (nand_x1_sg)                    9.11      22.28 r
  U9365/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][5]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][0]/Q (dff_sg)             13.17      13.17 f
  U10534/X (nand_x1_sg)                    9.11      22.28 r
  U9360/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][3][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][18]/Q (dff_sg)            13.17      13.17 f
  U10530/X (nand_x1_sg)                    9.11      22.28 r
  U9358/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][2][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][15]/Q (dff_sg)            13.17      13.17 f
  U10524/X (nand_x1_sg)                    9.11      22.28 r
  U9355/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][2][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][8]/Q (dff_sg)             13.17      13.17 f
  U10514/X (nand_x1_sg)                    9.11      22.28 r
  U9348/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][2][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][19]/Q (dff_sg)            13.17      13.17 f
  U10613/X (nand_x1_sg)                    9.11      22.28 r
  U9339/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][15]/Q (dff_sg)            13.17      13.17 f
  U10496/X (nand_x1_sg)                    9.11      22.28 r
  U9335/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][12]/Q (dff_sg)            13.17      13.17 f
  U10490/X (nand_x1_sg)                    9.11      22.28 r
  U9332/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][11]/Q (dff_sg)            13.17      13.17 f
  U10488/X (nand_x1_sg)                    9.11      22.28 r
  U9331/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][7]/Q (dff_sg)             13.17      13.17 f
  U10480/X (nand_x1_sg)                    9.11      22.28 r
  U9327/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][7]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][0]/Q (dff_sg)             13.17      13.17 f
  U10595/X (nand_x1_sg)                    9.11      22.28 r
  U9320/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][1][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][16]/Q (dff_sg)            13.17      13.17 f
  U10462/X (nand_x1_sg)                    9.11      22.28 r
  U9316/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][0][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][11]/Q (dff_sg)            13.17      13.17 f
  U10452/X (nand_x1_sg)                    9.11      22.28 r
  U9311/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][0][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][3]/Q (dff_sg)             13.17      13.17 f
  U10075/X (nand_x1_sg)                    9.11      22.28 r
  U9303/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][0][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][2]/Q (dff_sg)             13.17      13.17 f
  U10073/X (nand_x1_sg)                    9.11      22.28 r
  U9302/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[3][0][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][18]/Q (dff_sg)            13.17      13.17 f
  U10647/X (nand_x1_sg)                    9.11      22.28 r
  U9298/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][16]/Q (dff_sg)            13.17      13.17 f
  U10643/X (nand_x1_sg)                    9.11      22.28 r
  U9296/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][7]/Q (dff_sg)             13.17      13.17 f
  U10422/X (nand_x1_sg)                    9.11      22.28 r
  U9287/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][7]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][12]/Q (dff_sg)            13.17      13.17 f
  U10067/X (nand_x1_sg)                    9.11      22.28 r
  U9272/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][2][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][12]/Q (dff_sg)            13.17      13.17 f
  U10372/X (nand_x1_sg)                    9.11      22.28 r
  U9252/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][4]/Q (dff_sg)             13.17      13.17 f
  U10065/X (nand_x1_sg)                    9.11      22.28 r
  U9244/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][2]/Q (dff_sg)             13.17      13.17 f
  U10061/X (nand_x1_sg)                    9.11      22.28 r
  U9242/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][1][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][16]/Q (dff_sg)            13.17      13.17 f
  U10346/X (nand_x1_sg)                    9.11      22.28 r
  U9236/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][0][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][12]/Q (dff_sg)            13.17      13.17 f
  U10342/X (nand_x1_sg)                    9.11      22.28 r
  U9232/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][0][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][18]/Q (dff_sg)            13.17      13.17 f
  U10292/X (nand_x1_sg)                    9.11      22.28 r
  U9198/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][2][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][16]/Q (dff_sg)            13.17      13.17 f
  U10288/X (nand_x1_sg)                    9.11      22.28 r
  U9196/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][2][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][13]/Q (dff_sg)            13.17      13.17 f
  U10286/X (nand_x1_sg)                    9.11      22.28 r
  U9193/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][2][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][18]/Q (dff_sg)            13.17      13.17 f
  U10603/X (nand_x1_sg)                    9.11      22.28 r
  U9178/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][9]/Q (dff_sg)             13.17      13.17 f
  U10250/X (nand_x1_sg)                    9.11      22.28 r
  U9169/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][3]/Q (dff_sg)             13.17      13.17 f
  U10242/X (nand_x1_sg)                    9.11      22.28 r
  U9163/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][19]/Q (dff_sg)            13.17      13.17 f
  U10234/X (nand_x1_sg)                    9.11      22.28 r
  U9159/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][0][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][17]/Q (dff_sg)            13.17      13.17 f
  U10046/X (nand_x1_sg)                    9.11      22.28 r
  U9157/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][0][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][11]/Q (dff_sg)            13.17      13.17 f
  U10220/X (nand_x1_sg)                    9.11      22.28 r
  U9151/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][0][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][5]/Q (dff_sg)             13.17      13.17 f
  U10214/X (nand_x1_sg)                    9.11      22.28 r
  U9145/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][0][5]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][2]/Q (dff_sg)             13.17      13.17 f
  U10208/X (nand_x1_sg)                    9.11      22.28 r
  U9142/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][0][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][8]/Q (dff_sg)             13.17      13.17 f
  U10192/X (nand_x1_sg)                    9.11      22.28 r
  U9128/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][3][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][3]/Q (dff_sg)             13.17      13.17 f
  U10182/X (nand_x1_sg)                    9.11      22.28 r
  U9123/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][3][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][14]/Q (dff_sg)            13.17      13.17 f
  U10170/X (nand_x1_sg)                    9.11      22.28 r
  U9114/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][9]/Q (dff_sg)             13.17      13.17 f
  U10160/X (nand_x1_sg)                    9.11      22.28 r
  U9109/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][3]/Q (dff_sg)             13.17      13.17 f
  U10148/X (nand_x1_sg)                    9.11      22.28 r
  U9103/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][19]/Q (dff_sg)            13.17      13.17 f
  U10659/X (nand_x1_sg)                    9.11      22.28 r
  U9099/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][1][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][16]/Q (dff_sg)            13.17      13.17 f
  U10615/X (nand_x1_sg)                    9.11      22.28 r
  U9096/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][1][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][4]/Q (dff_sg)             13.17      13.17 f
  U10126/X (nand_x1_sg)                    9.11      22.28 r
  U9084/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][1][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][2]/Q (dff_sg)             13.17      13.17 f
  U10124/X (nand_x1_sg)                    9.11      22.28 r
  U9082/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][1][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][18]/Q (dff_sg)            13.17      13.17 f
  U10116/X (nand_x1_sg)                    9.11      22.28 r
  U9078/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][0][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][1]/Q (dff_sg)             13.17      13.17 f
  U10086/X (nand_x1_sg)                    9.11      22.28 r
  U9061/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][0][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][14]/Q (dff_sg)            13.17      13.17 f
  U10432/X (nand_x1_sg)                    9.11      22.28 r
  U9294/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][3][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][10]/Q (dff_sg)            13.17      13.17 f
  U10396/X (nand_x1_sg)                    9.11      22.28 r
  U9270/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][2][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][4]/Q (dff_sg)             13.17      13.17 f
  U10579/X (nand_x1_sg)                    9.11      22.28 r
  U9224/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[2][0][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][1]/Q (dff_sg)             13.17      13.17 f
  U10049/X (nand_x1_sg)                    9.11      22.28 r
  U9181/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][2][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][13]/Q (dff_sg)            13.17      13.17 f
  U10258/X (nand_x1_sg)                    9.11      22.28 r
  U9173/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[1][1][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][18]/Q (dff_sg)            13.17      13.17 f
  U10036/X (nand_x1_sg)                    9.11      22.28 r
  U9118/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][13]/Q (dff_sg)            13.17      13.17 f
  U10168/X (nand_x1_sg)                    9.11      22.28 r
  U9113/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][7]/Q (dff_sg)             13.17      13.17 f
  U10156/X (nand_x1_sg)                    9.11      22.28 r
  U9107/X (nand_x1_sg)                     6.54      28.82 f
  out_reg[0][2][7]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][18]/Q (dff_sg)            13.17      13.17 f
  U10657/X (nand_x1_sg)                    9.11      22.28 r
  U9378/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][3][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][17]/Q (dff_sg)            13.17      13.17 f
  U10655/X (nand_x1_sg)                    9.11      22.28 r
  U9377/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][3][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][12]/Q (dff_sg)            13.17      13.17 f
  U10551/X (nand_x1_sg)                    9.11      22.28 r
  U9372/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][3][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][11]/Q (dff_sg)            13.17      13.17 f
  U10549/X (nand_x1_sg)                    9.11      22.28 r
  U9371/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][3][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][3][1]/Q (dff_sg)             13.17      13.17 f
  U10536/X (nand_x1_sg)                    9.11      22.28 r
  U9361/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][3][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][19]/Q (dff_sg)            13.17      13.17 f
  U10532/X (nand_x1_sg)                    9.11      22.28 r
  U9359/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][2][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][17]/Q (dff_sg)            13.17      13.17 f
  U10528/X (nand_x1_sg)                    9.11      22.28 r
  U9357/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][2][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][13]/Q (dff_sg)            13.17      13.17 f
  U10520/X (nand_x1_sg)                    9.11      22.28 r
  U9353/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][2][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][11]/Q (dff_sg)            13.17      13.17 f
  U10516/X (nand_x1_sg)                    9.11      22.28 r
  U9351/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][2][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][2][10]/Q (dff_sg)            13.17      13.17 f
  U10599/X (nand_x1_sg)                    9.11      22.28 r
  U9350/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][2][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][6]/Q (dff_sg)             13.17      13.17 f
  U10510/X (nand_x1_sg)                    9.11      22.28 r
  U9346/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][2][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][2][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][2][1]/Q (dff_sg)             13.17      13.17 f
  U10500/X (nand_x1_sg)                    9.11      22.28 r
  U9341/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][2][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][2][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][17]/Q (dff_sg)            13.17      13.17 f
  U10609/X (nand_x1_sg)                    9.11      22.28 r
  U9337/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][1][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][1][16]/Q (dff_sg)            13.17      13.17 f
  U10651/X (nand_x1_sg)                    9.11      22.28 r
  U9336/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][1][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][4]/Q (dff_sg)             13.17      13.17 f
  U10474/X (nand_x1_sg)                    9.11      22.28 r
  U9324/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][1][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][1]/Q (dff_sg)             13.17      13.17 f
  U10468/X (nand_x1_sg)                    9.11      22.28 r
  U9321/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][1][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][17]/Q (dff_sg)            13.17      13.17 f
  U10464/X (nand_x1_sg)                    9.11      22.28 r
  U9317/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][0][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][15]/Q (dff_sg)            13.17      13.17 f
  U10460/X (nand_x1_sg)                    9.11      22.28 r
  U9315/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][0][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][14]/Q (dff_sg)            13.17      13.17 f
  U10458/X (nand_x1_sg)                    9.11      22.28 r
  U9314/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][0][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][6]/Q (dff_sg)             13.17      13.17 f
  U10442/X (nand_x1_sg)                    9.11      22.28 r
  U9306/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][0][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][0]/Q (dff_sg)             13.17      13.17 f
  U10436/X (nand_x1_sg)                    9.11      22.28 r
  U9300/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[3][0][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][12]/Q (dff_sg)            13.17      13.17 f
  U10428/X (nand_x1_sg)                    9.11      22.28 r
  U9292/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][3][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][3][10]/Q (dff_sg)            13.17      13.17 f
  U10591/X (nand_x1_sg)                    9.11      22.28 r
  U9290/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][3][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][6]/Q (dff_sg)             13.17      13.17 f
  U10420/X (nand_x1_sg)                    9.11      22.28 r
  U9286/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][3][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][2]/Q (dff_sg)             13.17      13.17 f
  U10412/X (nand_x1_sg)                    9.11      22.28 r
  U9282/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][3][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][0]/Q (dff_sg)             13.17      13.17 f
  U10587/X (nand_x1_sg)                    9.11      22.28 r
  U9280/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][3][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][19]/Q (dff_sg)            13.17      13.17 f
  U10408/X (nand_x1_sg)                    9.11      22.28 r
  U9279/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][2][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][17]/Q (dff_sg)            13.17      13.17 f
  U10404/X (nand_x1_sg)                    9.11      22.28 r
  U9277/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][2][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][15]/Q (dff_sg)            13.17      13.17 f
  U10400/X (nand_x1_sg)                    9.11      22.28 r
  U9275/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][2][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][13]/Q (dff_sg)            13.17      13.17 f
  U10069/X (nand_x1_sg)                    9.11      22.28 r
  U9273/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][2][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][8]/Q (dff_sg)             13.17      13.17 f
  U10392/X (nand_x1_sg)                    9.11      22.28 r
  U9268/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][2][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][2]/Q (dff_sg)             13.17      13.17 f
  U10380/X (nand_x1_sg)                    9.11      22.28 r
  U9262/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][2][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][1]/Q (dff_sg)             13.17      13.17 f
  U10378/X (nand_x1_sg)                    9.11      22.28 r
  U9261/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][2][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][19]/Q (dff_sg)            13.17      13.17 f
  U10641/X (nand_x1_sg)                    9.11      22.28 r
  U9259/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][1][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][15]/Q (dff_sg)            13.17      13.17 f
  U10376/X (nand_x1_sg)                    9.11      22.28 r
  U9255/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][1][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][10]/Q (dff_sg)            13.17      13.17 f
  U10368/X (nand_x1_sg)                    9.11      22.28 r
  U9250/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][1][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][8]/Q (dff_sg)             13.17      13.17 f
  U10364/X (nand_x1_sg)                    9.11      22.28 r
  U9248/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][1][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][3]/Q (dff_sg)             13.17      13.17 f
  U10063/X (nand_x1_sg)                    9.11      22.28 r
  U9243/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][1][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][14]/Q (dff_sg)            13.17      13.17 f
  U10059/X (nand_x1_sg)                    9.11      22.28 r
  U9234/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][0][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][0][10]/Q (dff_sg)            13.17      13.17 f
  U10338/X (nand_x1_sg)                    9.11      22.28 r
  U9230/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][0][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][6]/Q (dff_sg)             13.17      13.17 f
  U10330/X (nand_x1_sg)                    9.11      22.28 r
  U9226/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][0][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[2][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][2]/Q (dff_sg)             13.17      13.17 f
  U10326/X (nand_x1_sg)                    9.11      22.28 r
  U9222/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[2][0][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][17]/Q (dff_sg)            13.17      13.17 f
  U10633/X (nand_x1_sg)                    9.11      22.28 r
  U9217/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][13]/Q (dff_sg)            13.17      13.17 f
  U10053/X (nand_x1_sg)                    9.11      22.28 r
  U9213/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][12]/Q (dff_sg)            13.17      13.17 f
  U10051/X (nand_x1_sg)                    9.11      22.28 r
  U9212/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][9]/Q (dff_sg)             13.17      13.17 f
  U10314/X (nand_x1_sg)                    9.11      22.28 r
  U9209/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][7]/Q (dff_sg)             13.17      13.17 f
  U10310/X (nand_x1_sg)                    9.11      22.28 r
  U9207/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][7]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][5]/Q (dff_sg)             13.17      13.17 f
  U10306/X (nand_x1_sg)                    9.11      22.28 r
  U9205/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][5]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][3]/Q (dff_sg)             13.17      13.17 f
  U10302/X (nand_x1_sg)                    9.11      22.28 r
  U9203/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][2]/Q (dff_sg)             13.17      13.17 f
  U10300/X (nand_x1_sg)                    9.11      22.28 r
  U9202/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][3][0]/Q (dff_sg)             13.17      13.17 f
  U10296/X (nand_x1_sg)                    9.11      22.28 r
  U9200/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][3][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][19]/Q (dff_sg)            13.17      13.17 f
  U10294/X (nand_x1_sg)                    9.11      22.28 r
  U9199/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][2][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][17]/Q (dff_sg)            13.17      13.17 f
  U10290/X (nand_x1_sg)                    9.11      22.28 r
  U9197/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][2][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][15]/Q (dff_sg)            13.17      13.17 f
  U10577/X (nand_x1_sg)                    9.11      22.28 r
  U9195/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][2][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][14]/Q (dff_sg)            13.17      13.17 f
  U10575/X (nand_x1_sg)                    9.11      22.28 r
  U9194/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][2][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][12]/Q (dff_sg)            13.17      13.17 f
  U10284/X (nand_x1_sg)                    9.11      22.28 r
  U9192/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][2][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][2][11]/Q (dff_sg)            13.17      13.17 f
  U10282/X (nand_x1_sg)                    9.11      22.28 r
  U9191/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][2][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][9]/Q (dff_sg)             13.17      13.17 f
  U10278/X (nand_x1_sg)                    9.11      22.28 r
  U9189/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][2][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][3]/Q (dff_sg)             13.17      13.17 f
  U10266/X (nand_x1_sg)                    9.11      22.28 r
  U9183/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][2][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][19]/Q (dff_sg)            13.17      13.17 f
  U10605/X (nand_x1_sg)                    9.11      22.28 r
  U9179/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][1][19]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][14]/Q (dff_sg)            13.17      13.17 f
  U10260/X (nand_x1_sg)                    9.11      22.28 r
  U9174/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][1][14]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][6]/Q (dff_sg)             13.17      13.17 f
  U10244/X (nand_x1_sg)                    9.11      22.28 r
  U9166/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][1][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][5]/Q (dff_sg)             13.17      13.17 f
  U10573/X (nand_x1_sg)                    9.11      22.28 r
  U9165/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][1][5]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][2]/Q (dff_sg)             13.17      13.17 f
  U10240/X (nand_x1_sg)                    9.11      22.28 r
  U9162/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][1][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][18]/Q (dff_sg)            13.17      13.17 f
  U10232/X (nand_x1_sg)                    9.11      22.28 r
  U9158/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][0][18]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][0][13]/Q (dff_sg)            13.17      13.17 f
  U10224/X (nand_x1_sg)                    9.11      22.28 r
  U9153/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][0][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[1][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][0][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][0][3]/Q (dff_sg)             13.17      13.17 f
  U10210/X (nand_x1_sg)                    9.11      22.28 r
  U9143/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[1][0][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][0][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][16]/Q (dff_sg)            13.17      13.17 f
  U10621/X (nand_x1_sg)                    9.11      22.28 r
  U9136/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][3][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][13]/Q (dff_sg)            13.17      13.17 f
  U10200/X (nand_x1_sg)                    9.11      22.28 r
  U9133/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][3][13]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][11]/Q (dff_sg)            13.17      13.17 f
  U10196/X (nand_x1_sg)                    9.11      22.28 r
  U9131/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][3][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][5]/Q (dff_sg)             13.17      13.17 f
  U10186/X (nand_x1_sg)                    9.11      22.28 r
  U9125/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][3][5]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][4]/Q (dff_sg)             13.17      13.17 f
  U10184/X (nand_x1_sg)                    9.11      22.28 r
  U9124/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][3][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][3][1]/Q (dff_sg)             13.17      13.17 f
  U10178/X (nand_x1_sg)                    9.11      22.28 r
  U9121/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][3][1]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][17]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][17]/Q (dff_sg)            13.17      13.17 f
  U10034/X (nand_x1_sg)                    9.11      22.28 r
  U9117/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][2][17]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][17]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][16]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][16]/Q (dff_sg)            13.17      13.17 f
  U10174/X (nand_x1_sg)                    9.11      22.28 r
  U9116/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][2][16]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][16]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][15]/Q (dff_sg)            13.17      13.17 f
  U10172/X (nand_x1_sg)                    9.11      22.28 r
  U9115/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][2][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][12]/Q (dff_sg)            13.17      13.17 f
  U10166/X (nand_x1_sg)                    9.11      22.28 r
  U9112/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][2][12]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][2][10]/Q (dff_sg)            13.17      13.17 f
  U10162/X (nand_x1_sg)                    9.11      22.28 r
  U9110/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][2][10]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][6]/Q (dff_sg)             13.17      13.17 f
  U10154/X (nand_x1_sg)                    9.11      22.28 r
  U9106/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][2][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][4]/Q (dff_sg)             13.17      13.17 f
  U10150/X (nand_x1_sg)                    9.11      22.28 r
  U9104/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][2][4]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][0]/Q (dff_sg)             13.17      13.17 f
  U10565/X (nand_x1_sg)                    9.11      22.28 r
  U9100/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][2][0]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][15]/Q (dff_sg)            13.17      13.17 f
  U10142/X (nand_x1_sg)                    9.11      22.28 r
  U9095/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][1][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][9]/Q (dff_sg)             13.17      13.17 f
  U10032/X (nand_x1_sg)                    9.11      22.28 r
  U9089/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][1][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][8]/Q (dff_sg)             13.17      13.17 f
  U10030/X (nand_x1_sg)                    9.11      22.28 r
  U9088/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][1][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][6]/Q (dff_sg)             13.17      13.17 f
  U10130/X (nand_x1_sg)                    9.11      22.28 r
  U9086/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][1][6]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][3]/Q (dff_sg)             13.17      13.17 f
  U10563/X (nand_x1_sg)                    9.11      22.28 r
  U9083/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][1][3]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][15]/Q (dff_sg)            13.17      13.17 f
  U10110/X (nand_x1_sg)                    9.11      22.28 r
  U9075/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][0][15]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][11]/Q (dff_sg)            13.17      13.17 f
  U10102/X (nand_x1_sg)                    9.11      22.28 r
  U9071/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][0][11]/D (dff_sg)             0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][9]/Q (dff_sg)             13.17      13.17 f
  U10559/X (nand_x1_sg)                    9.11      22.28 r
  U9069/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][0][9]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][8]/Q (dff_sg)             13.17      13.17 f
  U10100/X (nand_x1_sg)                    9.11      22.28 r
  U9068/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][0][8]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][7]/Q (dff_sg)             13.17      13.17 f
  U10098/X (nand_x1_sg)                    9.11      22.28 r
  U9067/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][0][7]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[0][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][0][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][2]/Q (dff_sg)             13.17      13.17 f
  U10088/X (nand_x1_sg)                    9.11      22.28 r
  U9062/X (nand_x1_sg)                     6.54      28.83 f
  out_reg[0][0][2]/D (dff_sg)              0.00      28.83 f
  data arrival time                                  28.83

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][0][2]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.83
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.37


  Startpoint: out_reg[3][1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][6]/Q (dff_sg)             13.17      13.17 f
  U10478/X (nand_x1_sg)                    9.11      22.28 r
  U9326/X (nand_x1_sg)                     6.57      28.85 f
  out_reg[3][1][6]/D (dff_sg)              0.00      28.85 f
  data arrival time                                  28.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.85
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.34


  Startpoint: out_reg[3][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][10]/Q (dff_sg)            13.17      13.17 f
  U10450/X (nand_x1_sg)                    9.11      22.28 r
  U9310/X (nand_x1_sg)                     6.57      28.85 f
  out_reg[3][0][10]/D (dff_sg)             0.00      28.85 f
  data arrival time                                  28.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.85
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.34


  Startpoint: out_reg[0][2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][2][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][2][5]/Q (dff_sg)             13.17      13.17 f
  U10152/X (nand_x1_sg)                    9.11      22.28 r
  U9105/X (nand_x1_sg)                     6.57      28.85 f
  out_reg[0][2][5]/D (dff_sg)              0.00      28.85 f
  data arrival time                                  28.85

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][2][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.85
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.34


  Startpoint: out_reg[3][0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][19]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][0][19]/Q (dff_sg)            13.17      13.17 f
  U10593/X (nand_x1_sg)                    9.11      22.28 r
  U9319/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[3][0][19]/D (dff_sg)             0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][19]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[2][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][3][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][3][3]/Q (dff_sg)             13.17      13.17 f
  U10414/X (nand_x1_sg)                    9.11      22.28 r
  U9283/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[2][3][3]/D (dff_sg)              0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][3][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[2][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][7]/Q (dff_sg)             13.17      13.17 f
  U10390/X (nand_x1_sg)                    9.11      22.28 r
  U9267/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[2][2][7]/D (dff_sg)              0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[2][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][1][0]/Q (dff_sg)             13.17      13.17 f
  U10354/X (nand_x1_sg)                    9.11      22.28 r
  U9240/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[2][1][0]/D (dff_sg)              0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[2][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][7]/Q (dff_sg)             13.17      13.17 f
  U10332/X (nand_x1_sg)                    9.11      22.28 r
  U9227/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[2][0][7]/D (dff_sg)              0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[2][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][0]/Q (dff_sg)             13.17      13.17 f
  U10322/X (nand_x1_sg)                    9.11      22.28 r
  U9220/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[2][0][0]/D (dff_sg)              0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[1][3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][3][15]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][3][15]/Q (dff_sg)            13.17      13.17 f
  U10320/X (nand_x1_sg)                    9.11      22.28 r
  U9215/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[1][3][15]/D (dff_sg)             0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][3][15]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[1][2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][8]/Q (dff_sg)             13.17      13.17 f
  U10276/X (nand_x1_sg)                    9.11      22.28 r
  U9188/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[1][2][8]/D (dff_sg)              0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][8]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[1][1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[1][1][10]/Q (dff_sg)            13.17      13.17 f
  U10252/X (nand_x1_sg)                    9.11      22.28 r
  U9170/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[1][1][10]/D (dff_sg)             0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[0][3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][3][18]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][3][18]/Q (dff_sg)            13.17      13.17 f
  U10625/X (nand_x1_sg)                    9.11      22.28 r
  U9138/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[0][3][18]/D (dff_sg)             0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][3][18]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: out_reg[0][1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][13]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][13]/Q (dff_sg)            13.17      13.17 f
  U10138/X (nand_x1_sg)                    9.11      22.28 r
  U9093/X (nand_x1_sg)                     6.58      28.86 f
  out_reg[0][1][13]/D (dff_sg)             0.00      28.86 f
  data arrival time                                  28.86

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][13]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.86
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.33


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  U10668/X (nand_x1_sg)                    8.13      28.89 r
  U9701/X (nand_x1_sg)                     6.55      35.44 f
  state_reg[0]/D (dff_sg)                  0.00      35.45 f
  data arrival time                                  35.45

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  state_reg[0]/CP (dff_sg)                 0.00      50.00 r
  library hold time                        0.18      50.18
  data required time                                 50.18
  -----------------------------------------------------------
  data required time                                 50.18
  data arrival time                                 -35.45
  -----------------------------------------------------------
  slack (VIOLATED)                                  -14.74


  Startpoint: reg_in_reg[3][0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][17]/Q (dff_sg)         20.27      20.27 r
  U11086/X (nand_x1_sg)                    7.86      28.13 f
  U9637/X (nand_x1_sg)                     7.19      35.32 r
  reg_in_reg[3][0][17]/D (dff_sg)          0.00      35.33 r
  data arrival time                                  35.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.33
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.46


  Startpoint: reg_in_reg[3][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][10]/Q (dff_sg)         20.27      20.27 r
  U11072/X (nand_x1_sg)                    7.86      28.13 f
  U9630/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[3][0][10]/D (dff_sg)          0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[2][3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][7]/Q (dff_sg)          20.27      20.27 r
  U11036/X (nand_x1_sg)                    7.86      28.13 f
  U9607/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[2][3][7]/D (dff_sg)           0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[2][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][5]/Q (dff_sg)          20.27      20.27 r
  U11032/X (nand_x1_sg)                    7.86      28.13 f
  U9605/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[2][3][5]/D (dff_sg)           0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[2][1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][15]/Q (dff_sg)         20.27      20.27 r
  U11262/X (nand_x1_sg)                    7.86      28.13 f
  U9575/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[2][1][15]/D (dff_sg)          0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[1][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][8]/Q (dff_sg)          20.27      20.27 r
  U11228/X (nand_x1_sg)                    7.86      28.13 f
  U9468/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[1][0][8]/D (dff_sg)           0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[0][1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][15]/Q (dff_sg)         20.27      20.27 r
  U10732/X (nand_x1_sg)                    7.86      28.13 f
  U9415/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[0][1][15]/D (dff_sg)          0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[3][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][7]/Q (dff_sg)          20.27      20.27 r
  U11106/X (nand_x1_sg)                    7.86      28.13 f
  U9647/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[3][1][7]/D (dff_sg)           0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[2][2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][11]/Q (dff_sg)         20.27      20.27 r
  U11274/X (nand_x1_sg)                    7.86      28.13 f
  U9591/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[2][2][11]/D (dff_sg)          0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[1][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][6]/Q (dff_sg)          20.27      20.27 r
  U11224/X (nand_x1_sg)                    7.86      28.13 f
  U9466/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[1][0][6]/D (dff_sg)           0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[0][3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][11]/Q (dff_sg)         20.27      20.27 r
  U11214/X (nand_x1_sg)                    7.86      28.13 f
  U9451/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[0][3][11]/D (dff_sg)          0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[0][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][4]/Q (dff_sg)          20.27      20.27 r
  U10780/X (nand_x1_sg)                    7.86      28.13 f
  U9444/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[0][3][4]/D (dff_sg)           0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[0][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][11]/Q (dff_sg)         20.27      20.27 r
  U10694/X (nand_x1_sg)                    7.86      28.13 f
  U9391/X (nand_x1_sg)                     7.34      35.47 r
  reg_in_reg[0][0][11]/D (dff_sg)          0.00      35.47 r
  data arrival time                                  35.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.30


  Startpoint: reg_in_reg[3][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][3]/Q (dff_sg)          20.27      20.27 r
  U11168/X (nand_x1_sg)                    7.86      28.13 f
  U9683/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][3][3]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][14]/Q (dff_sg)         20.27      20.27 r
  U11120/X (nand_x1_sg)                    7.86      28.13 f
  U9654/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][1][14]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][6]/Q (dff_sg)          20.27      20.27 r
  U11064/X (nand_x1_sg)                    7.86      28.13 f
  U9626/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][0][6]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][3]/Q (dff_sg)          20.27      20.27 r
  U11028/X (nand_x1_sg)                    7.86      28.13 f
  U9603/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][3][3]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][0]/Q (dff_sg)          20.27      20.27 r
  U11252/X (nand_x1_sg)                    7.86      28.13 f
  U9560/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][1][0]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][3]/Q (dff_sg)          20.27      20.27 r
  U10938/X (nand_x1_sg)                    7.86      28.13 f
  U9543/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][0][3]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][0]/Q (dff_sg)          20.27      20.27 r
  U11092/X (nand_x1_sg)                    7.86      28.13 f
  U9640/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][1][0]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][2]/Q (dff_sg)          20.27      20.27 r
  U10996/X (nand_x1_sg)                    7.86      28.13 f
  U9582/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][2][2]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][1]/Q (dff_sg)          20.27      20.27 r
  U11254/X (nand_x1_sg)                    7.86      28.13 f
  U9561/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][1][1]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][11]/Q (dff_sg)         20.27      20.27 r
  U10954/X (nand_x1_sg)                    7.86      28.13 f
  U9551/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][0][11]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][16]/Q (dff_sg)         20.27      20.27 r
  U11204/X (nand_x1_sg)                    7.86      28.13 f
  U9436/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][2][16]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][0]/Q (dff_sg)          20.27      20.27 r
  U10672/X (nand_x1_sg)                    7.86      28.13 f
  U9380/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][0][0]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][17]/Q (dff_sg)         20.27      20.27 r
  U11296/X (nand_x1_sg)                    7.86      28.13 f
  U9657/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][1][17]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][8]/Q (dff_sg)          20.27      20.27 r
  U11068/X (nand_x1_sg)                    7.86      28.13 f
  U9628/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][0][8]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][9]/Q (dff_sg)          20.27      20.27 r
  U10980/X (nand_x1_sg)                    7.86      28.13 f
  U9569/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][1][9]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][8]/Q (dff_sg)          20.27      20.27 r
  U10948/X (nand_x1_sg)                    7.86      28.13 f
  U9548/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][0][8]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][7]/Q (dff_sg)          20.27      20.27 r
  U10946/X (nand_x1_sg)                    7.86      28.13 f
  U9547/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][0][7]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[1][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][5]/Q (dff_sg)          20.27      20.27 r
  U10912/X (nand_x1_sg)                    7.86      28.13 f
  U9525/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[1][3][5]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[1][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][2]/Q (dff_sg)          20.27      20.27 r
  U10806/X (nand_x1_sg)                    7.86      28.13 f
  U9462/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[1][0][2]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[1][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][1]/Q (dff_sg)          20.27      20.27 r
  U10804/X (nand_x1_sg)                    7.86      28.13 f
  U9461/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[1][0][1]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][15]/Q (dff_sg)         20.27      20.27 r
  U10792/X (nand_x1_sg)                    7.86      28.13 f
  U9455/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][3][15]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][0]/Q (dff_sg)          20.27      20.27 r
  U10772/X (nand_x1_sg)                    7.86      28.13 f
  U9440/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][3][0]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][6]/Q (dff_sg)          20.27      20.27 r
  U10754/X (nand_x1_sg)                    7.86      28.13 f
  U9426/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][2][6]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][12]/Q (dff_sg)         20.27      20.27 r
  U10726/X (nand_x1_sg)                    7.86      28.13 f
  U9412/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][1][12]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][4]/Q (dff_sg)          20.27      20.27 r
  U11130/X (nand_x1_sg)                    7.86      28.13 f
  U9664/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][2][4]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][17]/Q (dff_sg)         20.27      20.27 r
  U10966/X (nand_x1_sg)                    7.86      28.13 f
  U9557/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][0][17]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[1][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][13]/Q (dff_sg)         20.27      20.27 r
  U10818/X (nand_x1_sg)                    7.86      28.13 f
  U9473/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[1][0][13]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][10]/Q (dff_sg)         20.27      20.27 r
  U11212/X (nand_x1_sg)                    7.86      28.13 f
  U9450/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][3][10]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][3]/Q (dff_sg)          20.27      20.27 r
  U10778/X (nand_x1_sg)                    7.86      28.13 f
  U9443/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][3][3]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][9]/Q (dff_sg)          20.27      20.27 r
  U10690/X (nand_x1_sg)                    7.86      28.13 f
  U9389/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][0][9]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][16]/Q (dff_sg)         20.27      20.27 r
  U11184/X (nand_x1_sg)                    7.86      28.13 f
  U9696/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][3][16]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][9]/Q (dff_sg)          20.27      20.27 r
  U11140/X (nand_x1_sg)                    7.86      28.13 f
  U9669/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][2][9]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][0]/Q (dff_sg)          20.27      20.27 r
  U11282/X (nand_x1_sg)                    7.86      28.13 f
  U9620/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[3][0][0]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][17]/Q (dff_sg)         20.27      20.27 r
  U11056/X (nand_x1_sg)                    7.86      28.13 f
  U9617/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][3][17]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][4]/Q (dff_sg)          20.27      20.27 r
  U11000/X (nand_x1_sg)                    7.86      28.13 f
  U9584/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][2][4]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][8]/Q (dff_sg)          20.27      20.27 r
  U10978/X (nand_x1_sg)                    7.86      28.13 f
  U9568/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][1][8]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[2][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][13]/Q (dff_sg)         20.27      20.27 r
  U10958/X (nand_x1_sg)                    7.86      28.13 f
  U9553/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[2][0][13]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[1][1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][10]/Q (dff_sg)         20.27      20.27 r
  U10852/X (nand_x1_sg)                    7.86      28.13 f
  U9490/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[1][1][10]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[1][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][4]/Q (dff_sg)          20.27      20.27 r
  U10840/X (nand_x1_sg)                    7.86      28.13 f
  U9484/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[1][1][4]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][17]/Q (dff_sg)         20.27      20.27 r
  U11206/X (nand_x1_sg)                    7.86      28.13 f
  U9437/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][2][17]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][14]/Q (dff_sg)         20.27      20.27 r
  U10770/X (nand_x1_sg)                    7.86      28.13 f
  U9434/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][2][14]/D (dff_sg)          0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[0][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][8]/Q (dff_sg)          20.27      20.27 r
  U10688/X (nand_x1_sg)                    7.86      28.13 f
  U9388/X (nand_x1_sg)                     7.37      35.50 r
  reg_in_reg[0][0][8]/D (dff_sg)           0.00      35.50 r
  data arrival time                                  35.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -35.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.27


  Startpoint: reg_in_reg[3][3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][12]/Q (dff_sg)         20.27      20.27 r
  U11176/X (nand_x1_sg)                    7.86      28.13 f
  U9692/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[3][3][12]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[3][3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][11]/Q (dff_sg)         20.27      20.27 r
  U11174/X (nand_x1_sg)                    7.86      28.13 f
  U9691/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[3][3][11]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[3][1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][9]/Q (dff_sg)          20.27      20.27 r
  U11110/X (nand_x1_sg)                    7.86      28.13 f
  U9649/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[3][1][9]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[3][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][1]/Q (dff_sg)          20.27      20.27 r
  U11284/X (nand_x1_sg)                    7.86      28.13 f
  U9621/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[3][0][1]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][14]/Q (dff_sg)         20.27      20.27 r
  U11280/X (nand_x1_sg)                    7.86      28.13 f
  U9594/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][2][14]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][9]/Q (dff_sg)          20.27      20.27 r
  U11010/X (nand_x1_sg)                    7.86      28.13 f
  U9589/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][2][9]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][3]/Q (dff_sg)          20.27      20.27 r
  U10998/X (nand_x1_sg)                    7.86      28.13 f
  U9583/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][2][3]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][4]/Q (dff_sg)          20.27      20.27 r
  U10940/X (nand_x1_sg)                    7.86      28.13 f
  U9544/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][0][4]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][12]/Q (dff_sg)         20.27      20.27 r
  U11246/X (nand_x1_sg)                    7.86      28.13 f
  U9532/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][3][12]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][18]/Q (dff_sg)         20.27      20.27 r
  U10898/X (nand_x1_sg)                    7.86      28.13 f
  U9518/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][2][18]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][9]/Q (dff_sg)          20.27      20.27 r
  U10850/X (nand_x1_sg)                    7.86      28.13 f
  U9489/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][1][9]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][8]/Q (dff_sg)          20.27      20.27 r
  U10758/X (nand_x1_sg)                    7.86      28.13 f
  U9428/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][2][8]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[3][1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][18]/Q (dff_sg)         20.27      20.27 r
  U11298/X (nand_x1_sg)                    7.86      28.13 f
  U9658/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[3][1][18]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][16]/Q (dff_sg)         20.27      20.27 r
  U11054/X (nand_x1_sg)                    7.86      28.13 f
  U9616/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][3][16]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][4]/Q (dff_sg)          20.27      20.27 r
  U11030/X (nand_x1_sg)                    7.86      28.13 f
  U9604/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][3][4]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][5]/Q (dff_sg)          20.27      20.27 r
  U10942/X (nand_x1_sg)                    7.86      28.13 f
  U9545/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][0][5]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][8]/Q (dff_sg)          20.27      20.27 r
  U10918/X (nand_x1_sg)                    7.86      28.13 f
  U9528/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][3][8]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][12]/Q (dff_sg)         20.27      20.27 r
  U10886/X (nand_x1_sg)                    7.86      28.13 f
  U9512/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][2][12]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][10]/Q (dff_sg)         20.27      20.27 r
  U10882/X (nand_x1_sg)                    7.86      28.13 f
  U9510/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][2][10]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][8]/Q (dff_sg)          20.27      20.27 r
  U10848/X (nand_x1_sg)                    7.86      28.13 f
  U9488/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][1][8]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][6]/Q (dff_sg)          20.27      20.27 r
  U10844/X (nand_x1_sg)                    7.86      28.13 f
  U9486/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][1][6]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][5]/Q (dff_sg)          20.27      20.27 r
  U10782/X (nand_x1_sg)                    7.86      28.13 f
  U9445/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][3][5]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][10]/Q (dff_sg)         20.27      20.27 r
  U10762/X (nand_x1_sg)                    7.86      28.13 f
  U9430/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][2][10]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][17]/Q (dff_sg)         20.27      20.27 r
  U10736/X (nand_x1_sg)                    7.86      28.13 f
  U9417/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][1][17]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][7]/Q (dff_sg)          20.27      20.27 r
  U11196/X (nand_x1_sg)                    7.86      28.13 f
  U9407/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][1][7]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][5]/Q (dff_sg)          20.27      20.27 r
  U11192/X (nand_x1_sg)                    7.86      28.13 f
  U9405/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][1][5]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][16]/Q (dff_sg)         20.27      20.27 r
  U10704/X (nand_x1_sg)                    7.86      28.13 f
  U9396/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][0][16]/D (dff_sg)          0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][7]/Q (dff_sg)          20.27      20.27 r
  U10686/X (nand_x1_sg)                    7.86      28.13 f
  U9387/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][0][7]/D (dff_sg)           0.00      35.54 r
  data arrival time                                  35.54

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.54
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[3][0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][19]/Q (dff_sg)         20.27      20.27 r
  U11090/X (nand_x1_sg)                    7.86      28.13 f
  U9639/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[3][0][19]/D (dff_sg)          0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][0]/Q (dff_sg)          20.27      20.27 r
  U10992/X (nand_x1_sg)                    7.86      28.13 f
  U9580/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][2][0]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][1]/Q (dff_sg)          20.27      20.27 r
  U10934/X (nand_x1_sg)                    7.86      28.13 f
  U9541/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][0][1]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][0]/Q (dff_sg)          20.27      20.27 r
  U10932/X (nand_x1_sg)                    7.86      28.13 f
  U9540/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[2][0][0]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][9]/Q (dff_sg)          20.27      20.27 r
  U10920/X (nand_x1_sg)                    7.86      28.13 f
  U9529/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][3][9]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][4]/Q (dff_sg)          20.27      20.27 r
  U10910/X (nand_x1_sg)                    7.86      28.13 f
  U9524/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][3][4]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][0]/Q (dff_sg)          20.27      20.27 r
  U10902/X (nand_x1_sg)                    7.86      28.13 f
  U9520/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][3][0]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][9]/Q (dff_sg)          20.27      20.27 r
  U10880/X (nand_x1_sg)                    7.86      28.13 f
  U9509/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][2][9]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][8]/Q (dff_sg)          20.27      20.27 r
  U10878/X (nand_x1_sg)                    7.86      28.13 f
  U9508/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][2][8]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][5]/Q (dff_sg)          20.27      20.27 r
  U10872/X (nand_x1_sg)                    7.86      28.13 f
  U9505/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][2][5]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][3]/Q (dff_sg)          20.27      20.27 r
  U10868/X (nand_x1_sg)                    7.86      28.13 f
  U9503/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][2][3]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[1][0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][16]/Q (dff_sg)         20.27      20.27 r
  U10824/X (nand_x1_sg)                    7.86      28.13 f
  U9476/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[1][0][16]/D (dff_sg)          0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][7]/Q (dff_sg)          20.27      20.27 r
  U10786/X (nand_x1_sg)                    7.86      28.13 f
  U9447/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][3][7]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][15]/Q (dff_sg)         20.27      20.27 r
  U11202/X (nand_x1_sg)                    7.86      28.13 f
  U9435/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][2][15]/D (dff_sg)          0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][10]/Q (dff_sg)         20.27      20.27 r
  U10722/X (nand_x1_sg)                    7.86      28.13 f
  U9410/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][1][10]/D (dff_sg)          0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[0][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][12]/Q (dff_sg)         20.27      20.27 r
  U10696/X (nand_x1_sg)                    7.86      28.13 f
  U9392/X (nand_x1_sg)                     7.41      35.54 r
  reg_in_reg[0][0][12]/D (dff_sg)          0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.23


  Startpoint: reg_in_reg[2][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][6]/Q (dff_sg)          20.27      20.27 r
  U11034/X (nand_x1_sg)                    7.86      28.13 f
  U9606/X (nand_x1_sg)                     7.41      35.55 r
  reg_in_reg[2][3][6]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.22


  Startpoint: reg_in_reg[2][0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][18]/Q (dff_sg)         20.27      20.27 r
  U10968/X (nand_x1_sg)                    7.86      28.13 f
  U9558/X (nand_x1_sg)                     7.41      35.55 r
  reg_in_reg[2][0][18]/D (dff_sg)          0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.22


  Startpoint: reg_in_reg[1][2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][4]/Q (dff_sg)          20.27      20.27 r
  U10870/X (nand_x1_sg)                    7.86      28.13 f
  U9504/X (nand_x1_sg)                     7.41      35.55 r
  reg_in_reg[1][2][4]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.22


  Startpoint: reg_in_reg[0][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][2]/Q (dff_sg)          20.27      20.27 r
  U10716/X (nand_x1_sg)                    7.86      28.13 f
  U9402/X (nand_x1_sg)                     7.41      35.55 r
  reg_in_reg[0][1][2]/D (dff_sg)           0.00      35.55 r
  data arrival time                                  35.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.22


  Startpoint: reg_in_reg[3][3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][14]/Q (dff_sg)         20.27      20.27 r
  U11180/X (nand_x1_sg)                    7.86      28.13 f
  U9694/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[3][3][14]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][19]/Q (dff_sg)         20.27      20.27 r
  U11160/X (nand_x1_sg)                    7.86      28.13 f
  U9679/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[3][2][19]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][16]/Q (dff_sg)         20.27      20.27 r
  U11154/X (nand_x1_sg)                    7.86      28.13 f
  U9676/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[3][2][16]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][7]/Q (dff_sg)          20.27      20.27 r
  U11136/X (nand_x1_sg)                    7.86      28.13 f
  U9667/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[3][2][7]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][11]/Q (dff_sg)         20.27      20.27 r
  U11114/X (nand_x1_sg)                    7.86      28.13 f
  U9651/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[3][1][11]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][3]/Q (dff_sg)          20.27      20.27 r
  U11098/X (nand_x1_sg)                    7.86      28.13 f
  U9643/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[3][1][3]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][4]/Q (dff_sg)          20.27      20.27 r
  U11290/X (nand_x1_sg)                    7.86      28.13 f
  U9624/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[3][0][4]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][11]/Q (dff_sg)         20.27      20.27 r
  U11044/X (nand_x1_sg)                    7.86      28.13 f
  U9611/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[2][3][11]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][9]/Q (dff_sg)          20.27      20.27 r
  U11040/X (nand_x1_sg)                    7.86      28.13 f
  U9609/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[2][3][9]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][12]/Q (dff_sg)         20.27      20.27 r
  U11276/X (nand_x1_sg)                    7.86      28.13 f
  U9592/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[2][2][12]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][16]/Q (dff_sg)         20.27      20.27 r
  U11264/X (nand_x1_sg)                    7.86      28.13 f
  U9576/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[2][1][16]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][12]/Q (dff_sg)         20.27      20.27 r
  U10986/X (nand_x1_sg)                    7.86      28.13 f
  U9572/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[2][1][12]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][15]/Q (dff_sg)         20.27      20.27 r
  U10892/X (nand_x1_sg)                    7.86      28.13 f
  U9515/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[1][2][15]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][13]/Q (dff_sg)         20.27      20.27 r
  U10858/X (nand_x1_sg)                    7.86      28.13 f
  U9493/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[1][1][13]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][11]/Q (dff_sg)         20.27      20.27 r
  U10854/X (nand_x1_sg)                    7.86      28.13 f
  U9491/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[1][1][11]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][1]/Q (dff_sg)          20.27      20.27 r
  U10834/X (nand_x1_sg)                    7.86      28.13 f
  U9481/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[1][1][1]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][15]/Q (dff_sg)         20.27      20.27 r
  U10822/X (nand_x1_sg)                    7.86      28.13 f
  U9475/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[1][0][15]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][19]/Q (dff_sg)         20.27      20.27 r
  U10800/X (nand_x1_sg)                    7.86      28.13 f
  U9459/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[0][3][19]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][12]/Q (dff_sg)         20.27      20.27 r
  U10766/X (nand_x1_sg)                    7.86      28.13 f
  U9432/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[0][2][12]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][8]/Q (dff_sg)          20.27      20.27 r
  U11198/X (nand_x1_sg)                    7.86      28.13 f
  U9408/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[0][1][8]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][6]/Q (dff_sg)          20.27      20.27 r
  U11194/X (nand_x1_sg)                    7.86      28.13 f
  U9406/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[0][1][6]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][3]/Q (dff_sg)          20.27      20.27 r
  U10718/X (nand_x1_sg)                    7.86      28.13 f
  U9403/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[0][1][3]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][13]/Q (dff_sg)         20.27      20.27 r
  U10698/X (nand_x1_sg)                    7.86      28.13 f
  U9393/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[0][0][13]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][1]/Q (dff_sg)          20.27      20.27 r
  U10674/X (nand_x1_sg)                    7.86      28.13 f
  U9381/X (nand_x1_sg)                     7.43      35.57 r
  reg_in_reg[0][0][1]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][18]/Q (dff_sg)         20.27      20.27 r
  U11188/X (nand_x1_sg)                    7.86      28.13 f
  U9698/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][18]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][16]/Q (dff_sg)         20.27      20.27 r
  U11294/X (nand_x1_sg)                    7.86      28.13 f
  U9656/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][16]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][2]/Q (dff_sg)          20.27      20.27 r
  U11286/X (nand_x1_sg)                    7.86      28.13 f
  U9622/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][2]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][16]/Q (dff_sg)         20.27      20.27 r
  U11014/X (nand_x1_sg)                    7.86      28.13 f
  U9596/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][16]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][11]/Q (dff_sg)         20.27      20.27 r
  U10984/X (nand_x1_sg)                    7.86      28.13 f
  U9571/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][11]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][10]/Q (dff_sg)         20.27      20.27 r
  U10982/X (nand_x1_sg)                    7.86      28.13 f
  U9570/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][10]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][2]/Q (dff_sg)          20.27      20.27 r
  U10936/X (nand_x1_sg)                    7.86      28.13 f
  U9542/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][0][2]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][10]/Q (dff_sg)         20.27      20.27 r
  U11242/X (nand_x1_sg)                    7.86      28.13 f
  U9530/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][10]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][14]/Q (dff_sg)         20.27      20.27 r
  U10890/X (nand_x1_sg)                    7.86      28.13 f
  U9514/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][14]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][18]/Q (dff_sg)         20.27      20.27 r
  U11238/X (nand_x1_sg)                    7.86      28.13 f
  U9498/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][18]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][16]/Q (dff_sg)         20.27      20.27 r
  U11234/X (nand_x1_sg)                    7.86      28.13 f
  U9496/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][16]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][12]/Q (dff_sg)         20.27      20.27 r
  U10856/X (nand_x1_sg)                    7.86      28.13 f
  U9492/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][12]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][18]/Q (dff_sg)         20.27      20.27 r
  U10828/X (nand_x1_sg)                    7.86      28.13 f
  U9478/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][18]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][0]/Q (dff_sg)          20.27      20.27 r
  U10802/X (nand_x1_sg)                    7.86      28.13 f
  U9460/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][0]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][18]/Q (dff_sg)         20.27      20.27 r
  U11208/X (nand_x1_sg)                    7.86      28.13 f
  U9438/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][18]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][18]/Q (dff_sg)         20.27      20.27 r
  U10708/X (nand_x1_sg)                    7.86      28.13 f
  U9398/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][18]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][13]/Q (dff_sg)         20.27      20.27 r
  U11178/X (nand_x1_sg)                    7.86      28.13 f
  U9693/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][13]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][0]/Q (dff_sg)          20.27      20.27 r
  U11162/X (nand_x1_sg)                    7.86      28.13 f
  U9680/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][0]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][18]/Q (dff_sg)         20.27      20.27 r
  U11158/X (nand_x1_sg)                    7.86      28.13 f
  U9678/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][18]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][6]/Q (dff_sg)          20.27      20.27 r
  U11134/X (nand_x1_sg)                    7.86      28.13 f
  U9666/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][6]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][9]/Q (dff_sg)          20.27      20.27 r
  U11070/X (nand_x1_sg)                    7.86      28.13 f
  U9629/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][9]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][15]/Q (dff_sg)         20.27      20.27 r
  U11012/X (nand_x1_sg)                    7.86      28.13 f
  U9595/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][15]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][7]/Q (dff_sg)          20.27      20.27 r
  U10976/X (nand_x1_sg)                    7.86      28.13 f
  U9567/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][7]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][11]/Q (dff_sg)         20.27      20.27 r
  U10884/X (nand_x1_sg)                    7.86      28.13 f
  U9511/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][11]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][19]/Q (dff_sg)         20.27      20.27 r
  U11190/X (nand_x1_sg)                    7.86      28.13 f
  U9699/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][19]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][15]/Q (dff_sg)         20.27      20.27 r
  U11182/X (nand_x1_sg)                    7.86      28.13 f
  U9695/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][15]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][6]/Q (dff_sg)          20.27      20.27 r
  U11304/X (nand_x1_sg)                    7.86      28.13 f
  U9686/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][6]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][13]/Q (dff_sg)         20.27      20.27 r
  U11148/X (nand_x1_sg)                    7.86      28.13 f
  U9673/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][13]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][11]/Q (dff_sg)         20.27      20.27 r
  U11144/X (nand_x1_sg)                    7.86      28.13 f
  U9671/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][11]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][0]/Q (dff_sg)          20.27      20.27 r
  U11122/X (nand_x1_sg)                    7.86      28.13 f
  U9660/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][0]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][19]/Q (dff_sg)         20.27      20.27 r
  U11300/X (nand_x1_sg)                    7.86      28.13 f
  U9659/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][19]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][15]/Q (dff_sg)         20.27      20.27 r
  U11292/X (nand_x1_sg)                    7.86      28.13 f
  U9655/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][15]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][7]/Q (dff_sg)          20.27      20.27 r
  U11066/X (nand_x1_sg)                    7.86      28.13 f
  U9627/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][7]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][5]/Q (dff_sg)          20.27      20.27 r
  U11062/X (nand_x1_sg)                    7.86      28.13 f
  U9625/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][5]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][0][3]/Q (dff_sg)          20.27      20.27 r
  U11288/X (nand_x1_sg)                    7.86      28.13 f
  U9623/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][3]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][1]/Q (dff_sg)          20.27      20.27 r
  U11024/X (nand_x1_sg)                    7.86      28.13 f
  U9601/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][1]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][10]/Q (dff_sg)         20.27      20.27 r
  U11272/X (nand_x1_sg)                    7.86      28.13 f
  U9590/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][10]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][10]/Q (dff_sg)         20.27      20.27 r
  U10952/X (nand_x1_sg)                    7.86      28.13 f
  U9550/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][0][10]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][9]/Q (dff_sg)          20.27      20.27 r
  U10950/X (nand_x1_sg)                    7.86      28.13 f
  U9549/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][0][9]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][16]/Q (dff_sg)         20.27      20.27 r
  U10924/X (nand_x1_sg)                    7.86      28.13 f
  U9536/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][16]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][15]/Q (dff_sg)         20.27      20.27 r
  U10922/X (nand_x1_sg)                    7.86      28.13 f
  U9535/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][15]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][19]/Q (dff_sg)         20.27      20.27 r
  U10900/X (nand_x1_sg)                    7.86      28.13 f
  U9519/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][19]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][13]/Q (dff_sg)         20.27      20.27 r
  U10888/X (nand_x1_sg)                    7.86      28.13 f
  U9513/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][13]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][19]/Q (dff_sg)         20.27      20.27 r
  U11240/X (nand_x1_sg)                    7.86      28.13 f
  U9499/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][19]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][15]/Q (dff_sg)         20.27      20.27 r
  U11232/X (nand_x1_sg)                    7.86      28.13 f
  U9495/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][15]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][17]/Q (dff_sg)         20.27      20.27 r
  U10826/X (nand_x1_sg)                    7.86      28.13 f
  U9477/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][17]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][4]/Q (dff_sg)          20.27      20.27 r
  U10810/X (nand_x1_sg)                    7.86      28.13 f
  U9464/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][4]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][16]/Q (dff_sg)         20.27      20.27 r
  U10794/X (nand_x1_sg)                    7.86      28.13 f
  U9456/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][16]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][6]/Q (dff_sg)          20.27      20.27 r
  U10784/X (nand_x1_sg)                    7.86      28.13 f
  U9446/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][6]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][2]/Q (dff_sg)          20.27      20.27 r
  U10776/X (nand_x1_sg)                    7.86      28.13 f
  U9442/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][2]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][11]/Q (dff_sg)         20.27      20.27 r
  U10764/X (nand_x1_sg)                    7.86      28.13 f
  U9431/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][11]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][7]/Q (dff_sg)          20.27      20.27 r
  U10756/X (nand_x1_sg)                    7.86      28.13 f
  U9427/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][7]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][1]/Q (dff_sg)          20.27      20.27 r
  U10744/X (nand_x1_sg)                    7.86      28.13 f
  U9421/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][1]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][0]/Q (dff_sg)          20.27      20.27 r
  U10742/X (nand_x1_sg)                    7.86      28.13 f
  U9420/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][0]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][4]/Q (dff_sg)          20.27      20.27 r
  U10680/X (nand_x1_sg)                    7.86      28.13 f
  U9384/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][4]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][3]/Q (dff_sg)          20.27      20.27 r
  U10678/X (nand_x1_sg)                    7.86      28.13 f
  U9383/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][3]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][2]/Q (dff_sg)          20.27      20.27 r
  U11126/X (nand_x1_sg)                    7.86      28.13 f
  U9662/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][2]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][8]/Q (dff_sg)          20.27      20.27 r
  U11108/X (nand_x1_sg)                    7.86      28.13 f
  U9648/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][8]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][18]/Q (dff_sg)         20.27      20.27 r
  U11058/X (nand_x1_sg)                    7.86      28.13 f
  U9618/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][18]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][12]/Q (dff_sg)         20.27      20.27 r
  U11046/X (nand_x1_sg)                    7.86      28.13 f
  U9612/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][12]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][2]/Q (dff_sg)          20.27      20.27 r
  U11026/X (nand_x1_sg)                    7.86      28.13 f
  U9602/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][2]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][17]/Q (dff_sg)         20.27      20.27 r
  U11266/X (nand_x1_sg)                    7.86      28.13 f
  U9577/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][17]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][7]/Q (dff_sg)          20.27      20.27 r
  U10876/X (nand_x1_sg)                    7.86      28.13 f
  U9507/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][7]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][9]/Q (dff_sg)          20.27      20.27 r
  U11200/X (nand_x1_sg)                    7.86      28.13 f
  U9409/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][9]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][1]/Q (dff_sg)          20.27      20.27 r
  U11164/X (nand_x1_sg)                    7.86      28.13 f
  U9681/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][1]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][8]/Q (dff_sg)          20.27      20.27 r
  U11138/X (nand_x1_sg)                    7.86      28.13 f
  U9668/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][8]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][5]/Q (dff_sg)          20.27      20.27 r
  U11132/X (nand_x1_sg)                    7.86      28.13 f
  U9665/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][5]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][19]/Q (dff_sg)         20.27      20.27 r
  U11060/X (nand_x1_sg)                    7.86      28.13 f
  U9619/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][19]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][8]/Q (dff_sg)          20.27      20.27 r
  U11038/X (nand_x1_sg)                    7.86      28.13 f
  U9608/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][8]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][13]/Q (dff_sg)         20.27      20.27 r
  U11278/X (nand_x1_sg)                    7.86      28.13 f
  U9593/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][13]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][7]/Q (dff_sg)          20.27      20.27 r
  U11006/X (nand_x1_sg)                    7.86      28.13 f
  U9587/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][7]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][19]/Q (dff_sg)         20.27      20.27 r
  U11270/X (nand_x1_sg)                    7.86      28.13 f
  U9579/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][19]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][13]/Q (dff_sg)         20.27      20.27 r
  U10988/X (nand_x1_sg)                    7.86      28.13 f
  U9573/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][13]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][5]/Q (dff_sg)          20.27      20.27 r
  U10972/X (nand_x1_sg)                    7.86      28.13 f
  U9565/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][5]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][4]/Q (dff_sg)          20.27      20.27 r
  U11260/X (nand_x1_sg)                    7.86      28.13 f
  U9564/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][4]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][15]/Q (dff_sg)         20.27      20.27 r
  U10962/X (nand_x1_sg)                    7.86      28.13 f
  U9555/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][0][15]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][11]/Q (dff_sg)         20.27      20.27 r
  U11244/X (nand_x1_sg)                    7.86      28.13 f
  U9531/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][11]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][3]/Q (dff_sg)          20.27      20.27 r
  U10908/X (nand_x1_sg)                    7.86      28.13 f
  U9523/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][3]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][17]/Q (dff_sg)         20.27      20.27 r
  U10896/X (nand_x1_sg)                    7.86      28.13 f
  U9517/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][17]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][2]/Q (dff_sg)          20.27      20.27 r
  U10866/X (nand_x1_sg)                    7.86      28.13 f
  U9502/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][2]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][0]/Q (dff_sg)          20.27      20.27 r
  U10862/X (nand_x1_sg)                    7.86      28.13 f
  U9500/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][0]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][2]/Q (dff_sg)          20.27      20.27 r
  U10836/X (nand_x1_sg)                    7.86      28.13 f
  U9482/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][2]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][9]/Q (dff_sg)          20.27      20.27 r
  U10790/X (nand_x1_sg)                    7.86      28.13 f
  U9449/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][9]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][13]/Q (dff_sg)         20.27      20.27 r
  U10768/X (nand_x1_sg)                    7.86      28.13 f
  U9433/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][13]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][9]/Q (dff_sg)          20.27      20.27 r
  U10760/X (nand_x1_sg)                    7.86      28.13 f
  U9429/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][9]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][14]/Q (dff_sg)         20.27      20.27 r
  U10730/X (nand_x1_sg)                    7.86      28.13 f
  U9414/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][14]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][17]/Q (dff_sg)         20.27      20.27 r
  U10706/X (nand_x1_sg)                    7.86      28.13 f
  U9397/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][17]/D (dff_sg)          0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][6]/Q (dff_sg)          20.27      20.27 r
  U10684/X (nand_x1_sg)                    7.86      28.13 f
  U9386/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][6]/D (dff_sg)           0.00      35.57 r
  data arrival time                                  35.57

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.57
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][17]/Q (dff_sg)         20.27      20.27 r
  U11186/X (nand_x1_sg)                    7.86      28.13 f
  U9697/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][17]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][9]/Q (dff_sg)          20.27      20.27 r
  U11310/X (nand_x1_sg)                    7.86      28.13 f
  U9689/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][9]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][4]/Q (dff_sg)          20.27      20.27 r
  U11170/X (nand_x1_sg)                    7.86      28.13 f
  U9684/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][4]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][17]/Q (dff_sg)         20.27      20.27 r
  U11156/X (nand_x1_sg)                    7.86      28.13 f
  U9677/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][17]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][12]/Q (dff_sg)         20.27      20.27 r
  U11146/X (nand_x1_sg)                    7.86      28.13 f
  U9672/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][12]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][1]/Q (dff_sg)          20.27      20.27 r
  U11124/X (nand_x1_sg)                    7.86      28.13 f
  U9661/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][1]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][10]/Q (dff_sg)         20.27      20.27 r
  U11112/X (nand_x1_sg)                    7.86      28.13 f
  U9650/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][10]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][4]/Q (dff_sg)          20.27      20.27 r
  U11100/X (nand_x1_sg)                    7.86      28.13 f
  U9644/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][4]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][1]/Q (dff_sg)          20.27      20.27 r
  U11094/X (nand_x1_sg)                    7.86      28.13 f
  U9641/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][1]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][15]/Q (dff_sg)         20.27      20.27 r
  U11082/X (nand_x1_sg)                    7.86      28.13 f
  U9635/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][15]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][13]/Q (dff_sg)         20.27      20.27 r
  U11078/X (nand_x1_sg)                    7.86      28.13 f
  U9633/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][13]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][12]/Q (dff_sg)         20.27      20.27 r
  U11076/X (nand_x1_sg)                    7.86      28.13 f
  U9632/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][12]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][14]/Q (dff_sg)         20.27      20.27 r
  U11050/X (nand_x1_sg)                    7.86      28.13 f
  U9614/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][18]/Q (dff_sg)         20.27      20.27 r
  U11018/X (nand_x1_sg)                    7.86      28.13 f
  U9598/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][18]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][17]/Q (dff_sg)         20.27      20.27 r
  U11016/X (nand_x1_sg)                    7.86      28.13 f
  U9597/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][17]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][6]/Q (dff_sg)          20.27      20.27 r
  U11004/X (nand_x1_sg)                    7.86      28.13 f
  U9586/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][6]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][5]/Q (dff_sg)          20.27      20.27 r
  U11002/X (nand_x1_sg)                    7.86      28.13 f
  U9585/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][5]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][1]/Q (dff_sg)          20.27      20.27 r
  U10994/X (nand_x1_sg)                    7.86      28.13 f
  U9581/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][1]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][14]/Q (dff_sg)         20.27      20.27 r
  U10990/X (nand_x1_sg)                    7.86      28.13 f
  U9574/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][6]/Q (dff_sg)          20.27      20.27 r
  U10974/X (nand_x1_sg)                    7.86      28.13 f
  U9566/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][6]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][3]/Q (dff_sg)          20.27      20.27 r
  U11258/X (nand_x1_sg)                    7.86      28.13 f
  U9563/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][3]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][1][2]/Q (dff_sg)          20.27      20.27 r
  U11256/X (nand_x1_sg)                    7.86      28.13 f
  U9562/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][1][2]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][14]/Q (dff_sg)         20.27      20.27 r
  U10960/X (nand_x1_sg)                    7.86      28.13 f
  U9554/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][0][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][18]/Q (dff_sg)         20.27      20.27 r
  U10928/X (nand_x1_sg)                    7.86      28.13 f
  U9538/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][18]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][14]/Q (dff_sg)         20.27      20.27 r
  U11250/X (nand_x1_sg)                    7.86      28.13 f
  U9534/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][6]/Q (dff_sg)          20.27      20.27 r
  U10914/X (nand_x1_sg)                    7.86      28.13 f
  U9526/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][6]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][6]/Q (dff_sg)          20.27      20.27 r
  U10874/X (nand_x1_sg)                    7.86      28.13 f
  U9506/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][6]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][2][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][2][1]/Q (dff_sg)          20.27      20.27 r
  U10864/X (nand_x1_sg)                    7.86      28.13 f
  U9501/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][2][1]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][17]/Q (dff_sg)         20.27      20.27 r
  U11236/X (nand_x1_sg)                    7.86      28.13 f
  U9497/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][17]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][1][14]/Q (dff_sg)         20.27      20.27 r
  U10860/X (nand_x1_sg)                    7.86      28.13 f
  U9494/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][5]/Q (dff_sg)          20.27      20.27 r
  U10842/X (nand_x1_sg)                    7.86      28.13 f
  U9485/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][5]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][3]/Q (dff_sg)          20.27      20.27 r
  U10838/X (nand_x1_sg)                    7.86      28.13 f
  U9483/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][3]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][0]/Q (dff_sg)          20.27      20.27 r
  U10832/X (nand_x1_sg)                    7.86      28.13 f
  U9480/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][0]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][19]/Q (dff_sg)         20.27      20.27 r
  U10830/X (nand_x1_sg)                    7.86      28.13 f
  U9479/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][19]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][14]/Q (dff_sg)         20.27      20.27 r
  U10820/X (nand_x1_sg)                    7.86      28.13 f
  U9474/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][12]/Q (dff_sg)         20.27      20.27 r
  U10816/X (nand_x1_sg)                    7.86      28.13 f
  U9472/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][12]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][10]/Q (dff_sg)         20.27      20.27 r
  U10812/X (nand_x1_sg)                    7.86      28.13 f
  U9470/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][10]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][7]/Q (dff_sg)          20.27      20.27 r
  U11226/X (nand_x1_sg)                    7.86      28.13 f
  U9467/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][7]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][5]/Q (dff_sg)          20.27      20.27 r
  U11222/X (nand_x1_sg)                    7.86      28.13 f
  U9465/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][5]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][17]/Q (dff_sg)         20.27      20.27 r
  U10796/X (nand_x1_sg)                    7.86      28.13 f
  U9457/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][17]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][12]/Q (dff_sg)         20.27      20.27 r
  U11216/X (nand_x1_sg)                    7.86      28.13 f
  U9452/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][12]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][2][19]/Q (dff_sg)         20.27      20.27 r
  U11210/X (nand_x1_sg)                    7.86      28.13 f
  U9439/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][19]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][5]/Q (dff_sg)          20.27      20.27 r
  U10752/X (nand_x1_sg)                    7.86      28.13 f
  U9425/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][5]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][2]/Q (dff_sg)          20.27      20.27 r
  U10746/X (nand_x1_sg)                    7.86      28.13 f
  U9422/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][2]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][19]/Q (dff_sg)         20.27      20.27 r
  U10740/X (nand_x1_sg)                    7.86      28.13 f
  U9419/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][19]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][16]/Q (dff_sg)         20.27      20.27 r
  U10734/X (nand_x1_sg)                    7.86      28.13 f
  U9416/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][16]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][11]/Q (dff_sg)         20.27      20.27 r
  U10724/X (nand_x1_sg)                    7.86      28.13 f
  U9411/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][11]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][1]/Q (dff_sg)          20.27      20.27 r
  U10714/X (nand_x1_sg)                    7.86      28.13 f
  U9401/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][1]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][19]/Q (dff_sg)         20.27      20.27 r
  U10710/X (nand_x1_sg)                    7.86      28.13 f
  U9399/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][19]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][15]/Q (dff_sg)         20.27      20.27 r
  U10702/X (nand_x1_sg)                    7.86      28.13 f
  U9395/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][15]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][10]/Q (dff_sg)         20.27      20.27 r
  U10692/X (nand_x1_sg)                    7.86      28.13 f
  U9390/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][10]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][2]/Q (dff_sg)          20.27      20.27 r
  U10676/X (nand_x1_sg)                    7.86      28.13 f
  U9382/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][2]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][3][10]/Q (dff_sg)         20.27      20.27 r
  U11172/X (nand_x1_sg)                    7.86      28.13 f
  U9690/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][10]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][8]/Q (dff_sg)          20.27      20.27 r
  U11308/X (nand_x1_sg)                    7.86      28.13 f
  U9688/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][8]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][7]/Q (dff_sg)          20.27      20.27 r
  U11306/X (nand_x1_sg)                    7.86      28.13 f
  U9687/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][7]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][2]/Q (dff_sg)          20.27      20.27 r
  U11166/X (nand_x1_sg)                    7.86      28.13 f
  U9682/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][3][2]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][15]/Q (dff_sg)         20.27      20.27 r
  U11152/X (nand_x1_sg)                    7.86      28.13 f
  U9675/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][15]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][14]/Q (dff_sg)         20.27      20.27 r
  U11150/X (nand_x1_sg)                    7.86      28.13 f
  U9674/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][2][10]/Q (dff_sg)         20.27      20.27 r
  U11142/X (nand_x1_sg)                    7.86      28.13 f
  U9670/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][10]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][2][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][2][3]/Q (dff_sg)          20.27      20.27 r
  U11128/X (nand_x1_sg)                    7.86      28.13 f
  U9663/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][2][3]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][2][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][13]/Q (dff_sg)         20.27      20.27 r
  U11118/X (nand_x1_sg)                    7.86      28.13 f
  U9653/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][13]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][1][12]/Q (dff_sg)         20.27      20.27 r
  U11116/X (nand_x1_sg)                    7.86      28.13 f
  U9652/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][12]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][6]/Q (dff_sg)          20.27      20.27 r
  U11104/X (nand_x1_sg)                    7.86      28.13 f
  U9646/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][6]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][5]/Q (dff_sg)          20.27      20.27 r
  U11102/X (nand_x1_sg)                    7.86      28.13 f
  U9645/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][5]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][1][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][1][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][1][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][1][2]/Q (dff_sg)          20.27      20.27 r
  U11096/X (nand_x1_sg)                    7.86      28.13 f
  U9642/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][1][2]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][1][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][18]/Q (dff_sg)         20.27      20.27 r
  U11088/X (nand_x1_sg)                    7.86      28.13 f
  U9638/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][18]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][16]/Q (dff_sg)         20.27      20.27 r
  U11084/X (nand_x1_sg)                    7.86      28.13 f
  U9636/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[3][0][16]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][13]/Q (dff_sg)         20.27      20.27 r
  U11048/X (nand_x1_sg)                    7.86      28.13 f
  U9613/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][13]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][10]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][10]/Q (dff_sg)         20.27      20.27 r
  U11042/X (nand_x1_sg)                    7.86      28.13 f
  U9610/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][10]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][10]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][3][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][3][0]/Q (dff_sg)          20.27      20.27 r
  U11022/X (nand_x1_sg)                    7.86      28.13 f
  U9600/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][3][0]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][2][19]/Q (dff_sg)         20.27      20.27 r
  U11020/X (nand_x1_sg)                    7.86      28.13 f
  U9599/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][19]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][2][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][2][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][2][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][2][8]/Q (dff_sg)          20.27      20.27 r
  U11008/X (nand_x1_sg)                    7.86      28.13 f
  U9588/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][2][8]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][2][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][0][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][19]/Q (dff_sg)         20.27      20.27 r
  U10970/X (nand_x1_sg)                    7.86      28.13 f
  U9559/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][0][19]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][0][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][16]/Q (dff_sg)         20.27      20.27 r
  U10964/X (nand_x1_sg)                    7.86      28.13 f
  U9556/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][0][16]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[2][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][12]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][0][12]/Q (dff_sg)         20.27      20.27 r
  U10956/X (nand_x1_sg)                    7.86      28.13 f
  U9552/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[2][0][12]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][12]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][19]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][19]/Q (dff_sg)         20.27      20.27 r
  U10930/X (nand_x1_sg)                    7.86      28.13 f
  U9539/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][19]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][19]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][17]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][17]/Q (dff_sg)         20.27      20.27 r
  U10926/X (nand_x1_sg)                    7.86      28.13 f
  U9537/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][17]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][17]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][7]/Q (dff_sg)          20.27      20.27 r
  U10916/X (nand_x1_sg)                    7.86      28.13 f
  U9527/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][7]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][3][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][2]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][2]/Q (dff_sg)          20.27      20.27 r
  U10906/X (nand_x1_sg)                    7.86      28.13 f
  U9522/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][3][2]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][2]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][1][7]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][1][7]/Q (dff_sg)          20.27      20.27 r
  U10846/X (nand_x1_sg)                    7.86      28.13 f
  U9487/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][1][7]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][1][7]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][0][11]/Q (dff_sg)         20.27      20.27 r
  U10814/X (nand_x1_sg)                    7.86      28.13 f
  U9471/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][11]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][9]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][9]/Q (dff_sg)          20.27      20.27 r
  U11230/X (nand_x1_sg)                    7.86      28.13 f
  U9469/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][9]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][9]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[1][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][0][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][0][3]/Q (dff_sg)          20.27      20.27 r
  U10808/X (nand_x1_sg)                    7.86      28.13 f
  U9463/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[1][0][3]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][0][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][18]/Q (dff_sg)         20.27      20.27 r
  U10798/X (nand_x1_sg)                    7.86      28.13 f
  U9458/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][18]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][14]/Q (dff_sg)         20.27      20.27 r
  U11220/X (nand_x1_sg)                    7.86      28.13 f
  U9454/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][3][13]/Q (dff_sg)         20.27      20.27 r
  U11218/X (nand_x1_sg)                    7.86      28.13 f
  U9453/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][13]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][8]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][8]/Q (dff_sg)          20.27      20.27 r
  U10788/X (nand_x1_sg)                    7.86      28.13 f
  U9448/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][8]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][8]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][3][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][3][1]/Q (dff_sg)          20.27      20.27 r
  U10774/X (nand_x1_sg)                    7.86      28.13 f
  U9441/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][3][1]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][3][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][4]/Q (dff_sg)          20.27      20.27 r
  U10750/X (nand_x1_sg)                    7.86      28.13 f
  U9424/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][4]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][2][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][2][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][2][3]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][2][3]/Q (dff_sg)          20.27      20.27 r
  U10748/X (nand_x1_sg)                    7.86      28.13 f
  U9423/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][2][3]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][2][3]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][18]/Q (dff_sg)         20.27      20.27 r
  U10738/X (nand_x1_sg)                    7.86      28.13 f
  U9418/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][18]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][1][13]/Q (dff_sg)         20.27      20.27 r
  U10728/X (nand_x1_sg)                    7.86      28.13 f
  U9413/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][13]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][4]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][4]/Q (dff_sg)          20.27      20.27 r
  U10720/X (nand_x1_sg)                    7.86      28.13 f
  U9404/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][4]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][4]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][1][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][1][0]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][1][0]/Q (dff_sg)          20.27      20.27 r
  U10712/X (nand_x1_sg)                    7.86      28.13 f
  U9400/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][1][0]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][1][0]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[0][0][14]/Q (dff_sg)         20.27      20.27 r
  U10700/X (nand_x1_sg)                    7.86      28.13 f
  U9394/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][14]/D (dff_sg)          0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[0][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[0][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[0][0][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[0][0][5]/Q (dff_sg)          20.27      20.27 r
  U10682/X (nand_x1_sg)                    7.86      28.13 f
  U9385/X (nand_x1_sg)                     7.44      35.57 r
  reg_in_reg[0][0][5]/D (dff_sg)           0.00      35.58 r
  data arrival time                                  35.58

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[0][0][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.58
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.20


  Startpoint: reg_in_reg[3][3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][3][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][3][5]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[3][3][5]/Q (dff_sg)          20.27      20.27 r
  U11302/X (nand_x1_sg)                    7.86      28.13 f
  U9685/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[3][3][5]/D (dff_sg)           0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][3][5]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


  Startpoint: reg_in_reg[3][0][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][14]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][14]/Q (dff_sg)         20.27      20.27 r
  U11080/X (nand_x1_sg)                    7.86      28.13 f
  U9634/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[3][0][14]/D (dff_sg)          0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][14]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


  Startpoint: reg_in_reg[2][3][15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][3][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][3][15]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][3][15]/Q (dff_sg)         20.27      20.27 r
  U11052/X (nand_x1_sg)                    7.86      28.13 f
  U9615/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[2][3][15]/D (dff_sg)          0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][3][15]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


  Startpoint: reg_in_reg[2][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][0][6]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[2][0][6]/Q (dff_sg)          20.27      20.27 r
  U10944/X (nand_x1_sg)                    7.86      28.13 f
  U9546/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[2][0][6]/D (dff_sg)           0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][0][6]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


  Startpoint: reg_in_reg[1][3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][1]/CP (dff_sg)          0.00       0.00 r
  reg_in_reg[1][3][1]/Q (dff_sg)          20.27      20.27 r
  U10904/X (nand_x1_sg)                    7.86      28.13 f
  U9521/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[1][3][1]/D (dff_sg)           0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][1]/CP (dff_sg)          0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


  Startpoint: reg_in_reg[1][2][16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][2][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][2][16]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][2][16]/Q (dff_sg)         20.27      20.27 r
  U10894/X (nand_x1_sg)                    7.86      28.13 f
  U9516/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[1][2][16]/D (dff_sg)          0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][2][16]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


  Startpoint: reg_in_reg[3][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[3][0][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[3][0][11]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[3][0][11]/Q (dff_sg)         20.27      20.27 r
  U11074/X (nand_x1_sg)                    7.86      28.13 f
  U9631/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[3][0][11]/D (dff_sg)          0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[3][0][11]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


  Startpoint: reg_in_reg[2][1][18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[2][1][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[2][1][18]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[2][1][18]/Q (dff_sg)         20.27      20.27 r
  U11268/X (nand_x1_sg)                    7.86      28.13 f
  U9578/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[2][1][18]/D (dff_sg)          0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[2][1][18]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


  Startpoint: reg_in_reg[1][3][13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_in_reg[1][3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg_in_reg[1][3][13]/CP (dff_sg)         0.00       0.00 r
  reg_in_reg[1][3][13]/Q (dff_sg)         20.27      20.27 r
  U11248/X (nand_x1_sg)                    7.86      28.13 f
  U9533/X (nand_x1_sg)                     7.51      35.65 r
  reg_in_reg[1][3][13]/D (dff_sg)          0.00      35.65 r
  data arrival time                                  35.65

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  reg_in_reg[1][3][13]/CP (dff_sg)         0.00      50.00 r
  library hold time                       -2.23      47.77
  data required time                                 47.77
  -----------------------------------------------------------
  data required time                                 47.77
  data arrival time                                 -35.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.12


    Net: n10121

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10122

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10126

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10127

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10151

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10152

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10156

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10157

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10206

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10227

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10228

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10241

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10242

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10246

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10247

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10263

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10264

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10277

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10278

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10279

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10280

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10291

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10292

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10436

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10437

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10439

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10440

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10441

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10442

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10445

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10446

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10447

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10448

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10449

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10450

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10451

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10453

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10454

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10455

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10457

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10459

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10460

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10494

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10496

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10497

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10499

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10501

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10502

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10548

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10549

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10550

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10551

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10553

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10554

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10555

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10556

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10682

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n10684

    max_capacitance        0.13
  - Capacitance            2.92
  ------------------------------
    Slack                 -2.79  (VIOLATED)


    Net: n12287

    max_capacitance        0.13
  - Capacitance            2.85
  ------------------------------
    Slack                 -2.72  (VIOLATED)


    Net: n10063

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10088

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10201

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10202

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10205

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10290

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10456

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10458

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10491

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10492

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10495

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10500

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10547

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10552

    max_capacitance        0.13
  - Capacitance            2.65
  ------------------------------
    Slack                 -2.53  (VIOLATED)


    Net: n10546

    max_capacitance        0.13
  - Capacitance            2.41
  ------------------------------
    Slack                 -2.28  (VIOLATED)


    Net: n10019

    max_capacitance        0.13
  - Capacitance            2.39
  ------------------------------
    Slack                 -2.26  (VIOLATED)


    Net: n10066

    max_capacitance        0.13
  - Capacitance            2.39
  ------------------------------
    Slack                 -2.26  (VIOLATED)


    Net: n10114

    max_capacitance        0.13
  - Capacitance            2.39
  ------------------------------
    Slack                 -2.26  (VIOLATED)


    Net: n10018

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10033

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10034

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10037

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10045

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10046

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10062

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10064

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10444

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10634

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n10636

    max_capacitance        0.13
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.06  (VIOLATED)


    Net: n9359

    max_capacitance        0.17
  - Capacitance            2.19
  ------------------------------
    Slack                 -2.02  (VIOLATED)


    Net: n10027

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: n10068

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: n10110

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: n10112

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: n10118

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: n10153

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: n10414

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: n10564

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: n10677

    max_capacitance        0.13
  - Capacitance            2.12
  ------------------------------
    Slack                 -1.99  (VIOLATED)


    Net: state[1]

    max_capacitance        0.41
  - Capacitance            2.22
  ------------------------------
    Slack                 -1.81  (VIOLATED)


    Net: n10004

    max_capacitance        0.13
  - Capacitance            1.92
  ------------------------------
    Slack                 -1.79  (VIOLATED)


    Net: n10036

    max_capacitance        0.13
  - Capacitance            1.92
  ------------------------------
    Slack                 -1.79  (VIOLATED)


    Net: n10635

    max_capacitance        0.13
  - Capacitance            1.92
  ------------------------------
    Slack                 -1.79  (VIOLATED)


    Net: n12286

    max_capacitance        0.13
  - Capacitance            1.89
  ------------------------------
    Slack                 -1.77  (VIOLATED)


    Net: n10006

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10007

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10008

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10009

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10010

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10011

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10014

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10030

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10070

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10071

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10072

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10076

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10078

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10082

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10096

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10099

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10115

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10117

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10119

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10120

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10123

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10124

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10125

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10129

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10130

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10134

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10138

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10139

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10143

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10148

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10149

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10150

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10154

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10155

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10160

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10163

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10169

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10172

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10176

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10181

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10182

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10187

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10190

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10194

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10195

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10199

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10200

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10203

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10204

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10210

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10218

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10226

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10244

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10248

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10251

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10253

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10254

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10256

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10257

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10260

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10337

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10345

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10369

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10375

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10381

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10407

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10418

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10423

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10427

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10438

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10443

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10542

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10557

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10569

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10573

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10577

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10583

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10587

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10591

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10597

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10598

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10599

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10609

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10610

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10611

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10621

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10623

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10639

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10640

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10641

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10651

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10652

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10653

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10663

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10664

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10665

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10678

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10680

    max_capacitance        0.13
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.73  (VIOLATED)


    Net: n10676

    max_capacitance        0.13
  - Capacitance            1.65
  ------------------------------
    Slack                 -1.53  (VIOLATED)


    Net: n10683

    max_capacitance        0.13
  - Capacitance            1.61
  ------------------------------
    Slack                 -1.48  (VIOLATED)


    Net: n8716

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n8719

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10568

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10581

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10582

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10595

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10596

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10637

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10638

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10685

    max_capacitance        0.50
  - Capacitance            1.85
  ------------------------------
    Slack                 -1.35  (VIOLATED)


    Net: n10012

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10013

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10015

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10016

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10085

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10090

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10101

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10103

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10116

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10128

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10137

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10158

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10159

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10164

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10167

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10168

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10175

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10177

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10180

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10185

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10186

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10243

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10245

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10252

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10255

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10319

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10325

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10331

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10351

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10357

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10363

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10385

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10391

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10397

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10403

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10517

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10537

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10622

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10633

    max_capacitance        0.13
  - Capacitance            1.39
  ------------------------------
    Slack                 -1.26  (VIOLATED)


    Net: n10404

    max_capacitance        0.13
  - Capacitance            1.38
  ------------------------------
    Slack                 -1.25  (VIOLATED)


    Net: n10409

    max_capacitance        0.13
  - Capacitance            1.38
  ------------------------------
    Slack                 -1.25  (VIOLATED)


    Net: n10035

    max_capacitance        0.13
  - Capacitance            1.36
  ------------------------------
    Slack                 -1.23  (VIOLATED)


    Net: n10017

    max_capacitance        0.13
  - Capacitance            1.14
  ------------------------------
    Slack                 -1.01  (VIOLATED)


    Net: n10021

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10075

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10080

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10089

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10107

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10108

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10213

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10220

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10221

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10289

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10309

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10342

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10373

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10413

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10416

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10422

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10426

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10429

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10434

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10488

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10559

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10560

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10561

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10565

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10570

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10571

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10584

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10588

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10592

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10600

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10603

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10606

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10612

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10617

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10620

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10626

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10629

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10642

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10668

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10671

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n10681

    max_capacitance        0.13
  - Capacitance            1.11
  ------------------------------
    Slack                 -0.99  (VIOLATED)


    Net: n8710

    max_capacitance        0.50
  - Capacitance            1.36
  ------------------------------
    Slack                 -0.86  (VIOLATED)


    Net: n8712

    max_capacitance        0.50
  - Capacitance            1.36
  ------------------------------
    Slack                 -0.86  (VIOLATED)


    Net: n10675

    max_capacitance        0.50
  - Capacitance            1.36
  ------------------------------
    Slack                 -0.86  (VIOLATED)


    Net: n10094

    max_capacitance        0.13
  - Capacitance            0.94
  ------------------------------
    Slack                 -0.81  (VIOLATED)


    Net: n10005

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n10133

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n10142

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n10198

    max_capacitance        0.13
  - Capacitance            0.92
  ------------------------------
    Slack                 -0.79  (VIOLATED)


    Net: n10022

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n10044

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n10065

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n10087

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n10452

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n10493

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: n10498

    max_capacitance        0.13
  - Capacitance            0.89
  ------------------------------
    Slack                 -0.76  (VIOLATED)


    Net: reg_in[0][0][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][0][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][1][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][2][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[0][3][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][0][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][1][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][2][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[1][3][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][0][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][1][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][2][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[2][3][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][0][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][1][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][2][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][0]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][1]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][2]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][3]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][4]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][5]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][6]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][7]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][8]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][9]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][10]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][11]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][12]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][13]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][14]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][15]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][16]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][17]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][18]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: reg_in[3][3][19]

    max_capacitance        0.41
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.75  (VIOLATED)


    Net: n10020

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10023

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10024

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10025

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10026

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10028

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10029

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10031

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10032

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10053

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10060

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10061

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10067

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10069

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10073

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10074

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10077

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10079

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10081

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10083

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10084

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10086

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10091

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10097

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10100

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10102

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10104

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10105

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10106

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10109

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10111

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10113

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10132

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10136

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10140

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10141

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10144

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10145

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10146

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10147

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10162

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10165

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10166

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10171

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10173

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10174

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10178

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10179

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10183

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10184

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10188

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10189

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10191

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10192

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10196

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10197

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10207

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10208

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10209

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10211

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10212

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10214

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10215

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10216

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10217

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10219

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10222

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10223

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10224

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10225

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10229

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10230

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10231

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10232

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10233

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10234

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10235

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10236

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10237

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10238

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10239

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10240

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10249

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10250

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10258

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10259

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10261

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10262

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10265

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10266

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10267

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10268

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10269

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10270

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10271

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10272

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10273

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10274

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10275

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10276

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10281

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10282

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10283

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10284

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10285

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10286

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10287

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10288

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10293

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10296

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10297

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10299

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10300

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10301

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10302

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10303

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10304

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10305

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10306

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10307

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10308

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10310

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10311

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10312

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10313

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10315

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10316

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10317

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10318

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10320

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10321

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10322

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10323

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10324

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10326

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10327

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10328

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10329

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10330

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10332

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10333

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10334

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10335

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10336

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10338

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10339

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10340

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10341

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10343

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10344

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10346

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10347

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10348

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10349

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10350

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10352

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10353

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10354

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10355

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10356

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10358

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10359

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10360

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10361

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10362

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10364

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10365

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10366

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10367

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10368

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10370

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10371

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10372

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10374

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10376

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10377

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10378

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10379

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10380

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10382

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10383

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10384

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10386

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10387

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10388

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10389

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10390

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10392

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10393

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10394

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10395

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10396

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10398

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10399

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10400

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10401

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10402

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10405

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10406

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10408

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10411

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10412

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10415

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10417

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10419

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10420

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10421

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10424

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10425

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10428

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10430

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10431

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10432

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10433

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10435

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10461

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10462

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10463

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10464

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10466

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10467

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10468

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10470

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10471

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10472

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10473

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10474

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10475

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10477

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10479

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10481

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10483

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10484

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10485

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10486

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10487

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10489

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10490

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10503

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10504

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10505

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10506

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10507

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10508

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10509

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10510

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10511

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10512

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10513

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10514

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10515

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10516

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10518

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10519

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10520

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10521

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10524

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10525

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10528

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10529

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10530

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10531

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10535

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10536

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10538

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10539

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10540

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10541

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10543

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10544

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10545

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10558

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10562

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10563

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10566

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10567

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10572

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10574

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10575

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10576

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10578

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10579

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10580

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10585

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10586

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10589

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10590

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10593

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10594

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10601

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10602

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10604

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10605

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10607

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10608

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10613

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10614

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10615

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10616

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10618

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10619

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10624

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10625

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10627

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10628

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10630

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10631

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10632

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10643

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10644

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10646

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10647

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10648

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10649

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10650

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10654

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10656

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10657

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10658

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10659

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10660

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10661

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10662

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10666

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10667

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10669

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10670

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10672

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10673

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10674

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n10679

    max_capacitance        0.13
  - Capacitance            0.86
  ------------------------------
    Slack                 -0.74  (VIOLATED)


    Net: n8711

    max_capacitance        0.50
  - Capacitance            1.16
  ------------------------------
    Slack                 -0.66  (VIOLATED)


    Net: n10410

    max_capacitance        0.13
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.57  (VIOLATED)


    Net: n8714

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n10002

    max_capacitance        0.17
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.53  (VIOLATED)


    Net: n10038

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10040

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10041

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10042

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10047

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10048

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10049

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10050

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10051

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10052

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10054

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10055

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10056

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10057

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10058

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10059

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10093

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10131

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10135

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10161

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10170

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10193

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10294

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10295

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10298

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10314

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10465

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10469

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10476

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10478

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10480

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10482

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10522

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10523

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10526

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10527

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10533

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10534

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10645

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: n10655

    max_capacitance        0.13
  - Capacitance            0.64
  ------------------------------
    Slack                 -0.52  (VIOLATED)


    Net: state[0]

    max_capacitance        0.41
  - Capacitance            0.76
  ------------------------------
    Slack                 -0.36  (VIOLATED)


    Net: n10003

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n10095

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n10098

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n10532

    max_capacitance        0.13
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n10039

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n10092

    max_capacitance        0.13
  - Capacitance            0.42
  ------------------------------
    Slack                 -0.30  (VIOLATED)


    Net: n8062

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8063

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8064

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8065

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8066

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8067

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8068

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8069

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8070

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8071

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8072

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8073

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8074

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8075

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8076

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8077

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8078

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8079

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8080

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8081

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8082

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8083

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8084

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8085

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8086

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8087

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8088

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8089

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8090

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8091

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8092

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8093

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8094

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8095

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8096

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8097

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8098

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8099

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8100

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8101

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8102

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8103

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8104

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8105

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8106

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8107

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8108

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8109

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8110

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8111

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8112

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8113

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8114

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8115

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8116

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8117

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8118

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8119

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8120

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8121

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8122

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8123

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8124

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8125

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8126

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8127

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8128

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8129

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8130

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8131

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8132

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8133

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8134

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8135

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8136

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8137

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8138

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8139

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8140

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8141

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8142

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8143

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8144

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8145

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8146

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8147

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8148

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8149

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8150

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8151

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8152

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8153

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8154

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8155

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8156

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8157

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8158

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8159

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8160

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8161

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8162

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8163

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8164

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8165

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8166

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8167

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8168

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8169

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8170

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8171

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8172

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8173

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8174

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8175

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8176

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8177

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8178

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8179

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8180

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8181

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8182

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8183

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8184

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8185

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8186

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8187

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8188

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8189

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8190

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8191

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8192

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8193

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8194

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8195

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8196

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8197

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8198

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8199

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8200

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8201

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8202

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8203

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8204

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8205

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8206

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8207

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8208

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8209

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8210

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8211

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8212

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8213

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8214

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8215

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8216

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8217

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8218

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8219

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8220

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8221

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8222

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8223

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8224

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8225

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8226

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8227

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8228

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8229

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8230

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8231

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8232

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8233

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8234

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8235

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8236

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8237

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8238

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8239

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8240

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8241

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8242

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8243

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8244

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8245

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8246

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8247

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8248

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8249

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8250

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8251

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8252

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8253

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8254

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8255

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8256

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8257

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8258

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8259

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8260

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8261

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8262

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8263

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8264

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8265

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8266

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8267

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8268

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8269

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8270

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8271

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8272

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8273

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8274

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8275

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8276

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8277

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8278

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8279

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8280

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8281

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8282

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8283

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8284

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8285

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8286

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8287

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8288

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8289

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8290

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8291

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8292

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8293

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8294

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8295

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8296

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8297

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8298

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8299

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8300

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8301

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8302

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8303

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8304

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8305

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8306

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8307

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8308

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8309

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8310

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8311

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8312

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8313

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8314

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8315

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8316

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8317

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8318

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8319

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8320

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8321

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8322

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8323

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8324

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8325

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8326

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8327

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8328

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8329

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8330

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8331

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8332

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8333

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8334

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8335

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8336

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8337

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8338

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8339

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8340

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8341

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8342

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8343

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8344

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8345

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8346

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8347

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8348

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8349

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8350

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8351

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8352

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8353

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8354

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8355

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8356

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8357

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8358

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8359

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8360

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8361

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8362

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8363

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8364

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8365

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8366

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8367

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8368

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8369

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8370

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8371

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8372

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8373

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8374

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8375

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8376

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8377

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8378

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8379

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8380

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n8381

    max_capacitance        0.17
  - Capacitance            0.43
  ------------------------------
    Slack                 -0.26  (VIOLATED)


    Net: n10001

    max_capacitance        0.50
  - Capacitance            0.69
  ------------------------------
    Slack                 -0.19  (VIOLATED)


    Net: n10043

    max_capacitance        0.13
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.05  (VIOLATED)


    Net: n3866

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3867

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3868

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3869

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3870

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3871

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3872

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3873

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3874

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3875

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3876

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3877

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3878

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3879

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3880

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3881

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3882

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3883

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3884

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3885

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3886

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3887

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3888

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3889

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3890

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3891

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3892

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3893

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3894

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3895

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3896

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3897

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3898

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3899

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3900

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3901

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3902

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3903

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3904

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3905

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3906

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3907

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3908

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3909

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3910

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3911

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3912

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3913

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3914

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3915

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3916

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3917

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3918

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3919

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3920

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3921

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3922

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3923

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3924

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3925

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3926

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3927

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3928

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3929

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3930

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3931

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3932

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3933

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3934

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3935

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3936

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3937

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3938

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3939

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3940

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3941

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3942

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3943

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3944

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3945

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3946

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3947

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3948

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3949

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3950

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3951

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3952

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3953

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3954

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3955

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3956

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3957

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3958

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3959

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3960

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3961

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3962

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3963

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3964

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3965

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3966

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3967

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3968

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3969

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3970

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3971

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3972

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3973

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3974

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3975

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3976

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3977

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3978

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3979

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3980

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3981

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3982

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3983

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3984

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3985

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3986

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3987

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3988

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3989

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3990

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3991

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3992

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3993

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3994

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3995

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3996

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3997

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3998

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n3999

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4000

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4001

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4002

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4003

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4004

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4005

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4006

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4007

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4008

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4009

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4010

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4011

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4012

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4013

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4014

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4015

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4016

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4017

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4018

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4019

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4020

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4021

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4022

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4023

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4024

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4025

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4026

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4027

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4028

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4029

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4030

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4031

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4032

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4033

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4034

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4035

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4036

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4037

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4038

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4039

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4040

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4041

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4042

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4043

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4044

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4045

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4046

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4047

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4048

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4049

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4050

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4051

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4052

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4053

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4054

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4055

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4056

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4057

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4058

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4059

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4060

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4061

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4062

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4063

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4064

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4065

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4066

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4067

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4068

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4069

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4070

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4071

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4072

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4073

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4074

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4075

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4076

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4077

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4078

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4079

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4080

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4081

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4082

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4083

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4084

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4085

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4086

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4087

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4088

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4089

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4090

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4091

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4092

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4093

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4094

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4095

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4096

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4097

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4098

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4099

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4100

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4101

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4102

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4103

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4104

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4105

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4106

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4107

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4108

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4109

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4110

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4111

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4112

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4113

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4114

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4115

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4116

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4117

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4118

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4119

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4120

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4121

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4122

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4123

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4124

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4125

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4126

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4127

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4128

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4129

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4130

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4131

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4132

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4133

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4134

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4135

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4136

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4137

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4138

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4139

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4140

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4141

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4142

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4143

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4144

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4145

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4146

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4147

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4148

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4149

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4150

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4151

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4152

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4153

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4154

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4155

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4156

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4157

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4158

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4159

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4160

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4161

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4162

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4163

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4164

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4165

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4166

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4167

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4168

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4169

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4170

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4171

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4172

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4173

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4174

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4175

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4176

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4177

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4178

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4179

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4180

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4181

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4182

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4183

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4184

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4185

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4186

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4187

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4188

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4189

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4190

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4191

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4192

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4193

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4194

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4195

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4196

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4197

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4198

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4199

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4200

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4201

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4202

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4203

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4204

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4205

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4206

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4207

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4208

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4209

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4210

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4211

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4212

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4213

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4214

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4215

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4216

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4217

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4218

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4219

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4220

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4221

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4222

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4223

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4224

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4225

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4226

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4227

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4228

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4229

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4230

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4231

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4232

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4233

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4234

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4235

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4236

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4237

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4238

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4239

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4240

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4241

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4242

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4243

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4244

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4245

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4246

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4247

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4248

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4249

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4250

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4251

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4252

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4253

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4254

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4255

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4256

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4257

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4258

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4259

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4260

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4261

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4262

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4263

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4264

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4265

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4266

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4267

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4268

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4269

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4270

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4271

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4272

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4273

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4274

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4275

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4276

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4277

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4278

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4279

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4280

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4281

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4282

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4283

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4284

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4285

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4286

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4287

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4288

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4289

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4290

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4291

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4292

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4293

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4294

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4295

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4296

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4297

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4298

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4299

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4300

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4301

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4302

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4303

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4304

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4305

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4306

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4307

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4308

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4309

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4310

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4311

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4312

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4313

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4314

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4315

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4316

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4317

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4318

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4319

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4320

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4321

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4322

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4323

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4324

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4325

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4326

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4327

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4328

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4329

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4330

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4331

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4332

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4333

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4334

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4335

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4336

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4337

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4338

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4339

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4340

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4341

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4342

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4343

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4344

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4345

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4346

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4347

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4348

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4349

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4350

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4351

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4352

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4353

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4354

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4355

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4356

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4357

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4358

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4359

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4360

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4361

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4362

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4363

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4364

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4365

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4366

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4367

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4368

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4369

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4370

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4371

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4372

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4373

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4374

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4375

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4376

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4377

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4378

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4379

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4380

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4381

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4382

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4383

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4384

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4385

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4386

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4387

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4388

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4389

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4390

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4391

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4392

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4393

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4394

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4395

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4396

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4397

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4398

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4399

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4400

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4401

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4402

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4403

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4404

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4405

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4406

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4407

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4408

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4409

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4410

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4411

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4412

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4413

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4414

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4415

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4416

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4417

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4418

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4419

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4420

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4421

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4422

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4423

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4424

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4425

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4426

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4427

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4428

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4429

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4430

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4431

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4432

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4433

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4434

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4435

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4436

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4437

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4438

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4439

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4440

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4441

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4442

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4443

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4444

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4445

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4446

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4447

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4448

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4449

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4450

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4451

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4452

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4453

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4454

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4455

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4456

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4457

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4458

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4459

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4460

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4461

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4462

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4463

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4464

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4465

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4466

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4467

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4468

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4469

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4470

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4471

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4472

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4473

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4474

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4475

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4476

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4477

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4478

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4479

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4480

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4481

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4482

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4483

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4484

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4485

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4486

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4487

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4488

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4489

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4490

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4491

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4492

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4493

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4494

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4495

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4496

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4497

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4498

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4499

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4500

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4501

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4502

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4503

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4504

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4505

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4506

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n4507

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8707

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8708

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8713

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8717

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8718

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8721

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8722

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8723

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8724

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8725

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8726

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8727

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8728

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8729

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8730

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8731

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8732

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8733

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8734

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8735

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8736

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8737

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8738

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8739

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8740

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8741

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8742

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8743

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8744

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8745

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8746

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8747

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8748

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8749

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8750

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8751

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8752

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8753

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8754

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8755

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8756

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8757

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8758

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8759

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8760

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8761

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8762

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8763

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8764

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8765

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8766

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8767

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8768

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8769

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8770

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8771

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8772

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8773

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8774

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8775

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8776

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8777

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8778

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8779

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8780

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8781

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8782

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8783

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8784

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8785

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8786

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8787

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8788

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8789

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8790

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8791

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8792

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8793

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8794

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8795

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8796

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8797

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8798

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8799

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8800

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8801

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8802

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8803

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8804

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8805

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8806

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8807

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8808

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8809

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8810

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8811

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8812

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8813

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8814

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8815

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8816

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8817

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8818

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8819

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8820

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8821

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8822

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8823

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8824

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8825

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8826

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8827

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8828

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8829

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8830

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8831

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8832

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8833

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8834

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8835

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8836

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8837

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8838

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8839

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8840

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8841

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8842

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8843

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8844

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8845

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8846

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8847

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8848

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8849

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8850

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8851

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8852

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8853

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8854

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8855

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8856

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8857

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8858

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8859

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8860

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8861

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8862

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8863

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8864

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8865

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8866

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8867

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8868

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8869

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8870

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8871

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8872

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8873

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8874

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8875

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8876

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8877

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8878

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8879

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8880

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8881

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8882

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8883

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8884

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8885

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8886

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8887

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8888

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8889

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8890

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8891

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8892

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8893

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8894

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8895

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8896

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8897

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8898

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8899

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8900

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8901

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8902

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8903

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8904

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8905

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8906

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8907

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8908

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8909

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8910

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8911

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8912

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8913

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8914

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8915

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8916

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8917

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8918

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8919

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8920

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8921

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8922

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8923

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8924

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8925

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8926

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8927

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8928

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8929

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8930

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8931

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8932

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8933

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8934

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8935

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8936

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8937

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8938

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8939

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8940

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8941

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8942

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8943

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8944

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8945

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8946

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8947

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8948

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8949

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8950

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8951

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8952

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8953

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8954

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8955

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8956

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8957

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8958

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8959

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8960

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8961

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8962

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8963

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8964

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8965

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8966

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8967

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8968

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8969

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8970

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8971

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8972

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8973

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8974

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8975

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8976

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8977

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8978

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8979

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8980

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8981

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8982

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8983

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8984

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8985

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8986

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8987

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8988

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8989

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8990

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8991

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8992

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8993

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8994

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8995

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8996

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8997

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8998

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n8999

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9000

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9001

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9002

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9003

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9004

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9005

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9006

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9007

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9008

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9009

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9010

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9011

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9012

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9013

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9014

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9015

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9016

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9017

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9018

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9019

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9020

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9021

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9022

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9023

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9024

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9025

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9026

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9027

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9028

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9029

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9030

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9031

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9032

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9033

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9034

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9035

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9036

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9037

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9038

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9039

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9040

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9041

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9042

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9043

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9044

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9045

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9046

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9047

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9048

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9049

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9050

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9051

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9052

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9053

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9054

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9055

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9056

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9057

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9058

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9059

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9060

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9061

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9062

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9063

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9064

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9065

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9066

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9067

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9068

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9069

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9070

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9071

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9072

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9073

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9074

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9075

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9076

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9077

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9078

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9079

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9080

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9081

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9082

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9083

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9084

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9085

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9086

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9087

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9088

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9089

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9090

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9091

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9092

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9093

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9094

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9095

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9096

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9097

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9098

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9099

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9100

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9101

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9102

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9103

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9104

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9105

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9106

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9107

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9108

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9109

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9110

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9111

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9112

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9113

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9114

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9115

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9116

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9117

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9118

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9119

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9120

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9121

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9122

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9123

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9124

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9125

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9126

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9127

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9128

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9129

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9130

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9131

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9132

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9133

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9134

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9135

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9136

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9137

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9138

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9139

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9140

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9141

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9142

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9143

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9144

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9145

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9146

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9147

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9148

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9149

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9150

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9151

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9152

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9153

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9154

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9155

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9156

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9157

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9158

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9159

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9160

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9161

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9162

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9163

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9164

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9165

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9166

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9167

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9168

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9169

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9170

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9171

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9172

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9173

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9174

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9175

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9176

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9177

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9178

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9179

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9180

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9181

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9182

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9183

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9184

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9185

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9186

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9187

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9188

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9189

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9190

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9191

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9192

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9193

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9194

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9195

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9196

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9197

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9198

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9199

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9200

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9201

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9202

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9203

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9204

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9205

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9206

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9207

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9208

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9209

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9210

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9211

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9212

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9213

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9214

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9215

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9216

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9217

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9218

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9219

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9220

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9221

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9222

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9223

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9224

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9225

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9226

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9227

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9228

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9229

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9230

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9231

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9232

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9233

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9234

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9235

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9236

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9237

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9238

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9239

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9240

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9241

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9242

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9243

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9244

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9245

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9246

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9247

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9248

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9249

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9250

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9251

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9252

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9253

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9254

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9255

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9256

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9257

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9258

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9259

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9260

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9261

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9262

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9263

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9264

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9265

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9266

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9267

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9268

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9269

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9270

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9271

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9272

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9273

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9274

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9275

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9276

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9277

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9278

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9279

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9280

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9281

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9282

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9283

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9284

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9285

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9286

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9287

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9288

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9289

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9290

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9291

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9292

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9293

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9294

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9295

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9296

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9297

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9298

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9299

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9300

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9301

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9302

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9303

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9304

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9305

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9306

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9307

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9308

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9309

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9310

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9311

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9312

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9313

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9314

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9315

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9316

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9317

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9318

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9319

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9320

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9321

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9322

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9323

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9324

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9325

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9326

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9327

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9328

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9329

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9330

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9331

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9332

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9333

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9334

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9335

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9336

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9337

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9338

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9339

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9340

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9341

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9342

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9343

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9344

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9345

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9346

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9347

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9348

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9349

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9350

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9351

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9352

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9353

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9354

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9355

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9356

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9357

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9358

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9360

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9361

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9363

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9364

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9365

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9366

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9367

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9368

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9369

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9370

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9371

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9372

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9373

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9374

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9375

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9376

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9377

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9378

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9379

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9380

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9381

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9382

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9383

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9384

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9385

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9386

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9387

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9388

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9389

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9390

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9391

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9392

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9393

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9394

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9395

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9396

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9397

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9398

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9399

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9400

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9401

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9402

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9403

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9404

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9405

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9406

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9407

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9408

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9409

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9410

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9411

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9412

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9413

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9414

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9415

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9416

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9417

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9418

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9419

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9420

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9421

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9422

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9423

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9424

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9425

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9426

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9427

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9428

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9429

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9430

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9431

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9432

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9433

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9434

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9435

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9436

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9437

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9438

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9439

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9440

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9441

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9442

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9443

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9444

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9445

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9446

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9447

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9448

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9449

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9450

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9451

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9452

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9453

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9454

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9455

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9456

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9457

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9458

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9459

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9460

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9461

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9462

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9463

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9464

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9465

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9466

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9467

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9468

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9469

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9470

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9471

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9472

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9473

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9474

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9475

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9476

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9477

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9478

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9479

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9480

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9481

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9482

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9483

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9484

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9485

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9486

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9487

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9488

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9489

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9490

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9491

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9492

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9493

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9494

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9495

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9496

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9497

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9498

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9499

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9500

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9501

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9502

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9503

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9504

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9505

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9506

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9507

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9508

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9509

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9510

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9511

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9512

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9513

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9514

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9515

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9516

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9517

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9518

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9519

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9520

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9521

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9522

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9523

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9524

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9525

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9526

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9527

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9528

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9529

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9530

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9531

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9532

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9533

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9534

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9535

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9536

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9537

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9538

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9539

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9540

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9541

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9542

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9543

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9544

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9545

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9546

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9547

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9548

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9549

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9550

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9551

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9552

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9553

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9554

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9555

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9556

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9557

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9558

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9559

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9560

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9561

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9562

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9563

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9564

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9565

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9566

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9567

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9568

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9569

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9570

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9571

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9572

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9573

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9574

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9575

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9576

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9577

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9578

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9579

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9580

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9581

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9582

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9583

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9584

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9585

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9586

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9587

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9588

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9589

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9590

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9591

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9592

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9593

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9594

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9595

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9596

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9597

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9598

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9599

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9600

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9601

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9602

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9603

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9604

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9605

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9606

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9607

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9608

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9609

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9610

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9611

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9612

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9613

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9614

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9615

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9616

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9617

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9618

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9619

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9620

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9621

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9622

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9623

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9624

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9625

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9626

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9627

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9628

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9629

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9630

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9631

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9632

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9633

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9634

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9635

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9636

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9637

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9638

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9639

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9640

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9641

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9642

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9643

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9644

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9645

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9646

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9647

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9648

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9649

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9650

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9651

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9652

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9653

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9654

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9655

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9656

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9657

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9658

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9659

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9660

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9661

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9662

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9663

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9664

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9665

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9666

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9667

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9668

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9669

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9670

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9671

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9672

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9673

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9674

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9675

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9676

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9677

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9678

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9679

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9680

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9681

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9682

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9683

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9684

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9685

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9686

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9687

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9688

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9689

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9690

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9691

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9692

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9693

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9694

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9695

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9696

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9697

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9698

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9699

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9700

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9701

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9702

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9703

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9704

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9705

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9706

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9707

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9708

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9709

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9710

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9711

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9712

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9713

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9714

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9715

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9716

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9717

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9718

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9719

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9720

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9721

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9722

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9723

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9724

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9725

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9726

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9727

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9728

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9729

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9730

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9731

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9732

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9733

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9734

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9735

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9736

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9737

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9738

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9739

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9740

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9741

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9742

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9743

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9744

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9745

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9746

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9747

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9748

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9749

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9750

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9751

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9752

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9753

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9754

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9755

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9756

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9757

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9758

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9759

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9760

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9761

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9762

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9763

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9764

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9765

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9766

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9767

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9768

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9769

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9770

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9771

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9772

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9773

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9774

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9775

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9776

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9777

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9778

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9779

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9780

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9781

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9782

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9783

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9784

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9785

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9786

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9787

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9788

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9789

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9790

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9791

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9792

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9793

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9794

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9795

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9796

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9797

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9798

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9799

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9800

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9801

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9802

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9803

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9804

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9805

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9806

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9807

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9808

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9809

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9810

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9811

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9812

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9813

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9814

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9815

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9816

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9817

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9818

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9819

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9820

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9821

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9822

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9823

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9824

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9825

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9826

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9827

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9828

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9829

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9830

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9831

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9832

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9833

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9834

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9835

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9836

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9837

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9838

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9839

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9840

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9841

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9842

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9843

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9844

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9845

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9846

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9847

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9848

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9849

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9850

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9851

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9852

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9853

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9854

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9855

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9856

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9857

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9858

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9859

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9860

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9861

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9862

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9863

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9864

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9865

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9866

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9867

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9868

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9869

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9870

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9871

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9872

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9873

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9874

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9875

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9876

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9877

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9878

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9879

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9880

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9881

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9882

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9883

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9884

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9885

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9886

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9887

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9888

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9889

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9890

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9891

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9892

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9893

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9894

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9895

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9896

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9897

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9898

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9899

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9900

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9901

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9902

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9903

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9904

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9905

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9906

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9907

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9908

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9909

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9910

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9911

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9912

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9913

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9914

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9915

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9916

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9917

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9918

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9919

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9920

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9921

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9922

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9923

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9924

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9925

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9926

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9927

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9928

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9929

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9930

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9931

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9932

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9933

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9934

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9935

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9936

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9937

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9938

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9939

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9940

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9941

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9942

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9943

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9944

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9945

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9946

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9947

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9948

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9949

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9950

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9951

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9952

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9953

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9954

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9955

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9956

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9957

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9958

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9959

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9960

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9961

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9962

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9963

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9964

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9965

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9966

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9967

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9968

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9969

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9970

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9971

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9972

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9973

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9974

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9975

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9976

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9977

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9978

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9979

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9980

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9981

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9982

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9983

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9984

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9985

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9986

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9987

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9988

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9989

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9990

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9991

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9992

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9993

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9994

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9995

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9996

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9997

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9998

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n9999

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Net: n10000

    max_capacitance        0.17
  - Capacitance            0.18
  ------------------------------
    Slack                 -0.01  (VIOLATED)


    Design: transposer

    max_leakage_power          0.00
  - Current Leakage Power  18085.10
  ----------------------------------
    Slack                  -18085.10  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : transposer
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:08:07 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
out_reg[3][3][10]/D (dff_sg)       24.82 r           47.78       -22.95
out_reg[3][0][4]/D (dff_sg)        24.82 r           47.78       -22.95
out_reg[1][2][0]/D (dff_sg)        24.82 r           47.78       -22.95
out_reg[0][1][7]/D (dff_sg)        24.82 r           47.78       -22.95
out_reg[2][2][14]/D (dff_sg)       28.77 f           50.19       -21.42
out_reg[0][1][1]/D (dff_sg)        28.77 f           50.19       -21.42
out_reg[3][1][5]/D (dff_sg)        28.79 f           50.19       -21.40
out_reg[1][2][6]/D (dff_sg)        28.79 f           50.19       -21.40
out_reg[1][1][4]/D (dff_sg)        28.79 f           50.19       -21.40
out_reg[2][2][9]/D (dff_sg)        28.79 f           50.19       -21.40
out_reg[2][1][11]/D (dff_sg)       28.79 f           50.19       -21.40
out_reg[0][1][5]/D (dff_sg)        28.79 f           50.19       -21.40
out_reg[2][0][3]/D (dff_sg)        28.79 f           50.19       -21.40
out_reg[1][2][7]/D (dff_sg)        28.79 f           50.19       -21.40
out_reg[0][1][12]/D (dff_sg)       28.79 f           50.19       -21.40

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : transposer
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:08:07 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
out_reg[2][0][8]/D (dff_sg)       533.72 f         1375.95       842.23
out_reg[2][0][0]/D (dff_sg)       533.72 f         1375.95       842.23
out_reg[1][3][19]/D (dff_sg)      533.72 f         1375.95       842.23
out_reg[1][3][10]/D (dff_sg)      533.72 f         1375.95       842.23
out_reg[1][2][5]/D (dff_sg)       533.72 f         1375.95       842.23
out_reg[1][2][1]/D (dff_sg)       533.72 f         1375.95       842.23
out_reg[1][1][9]/D (dff_sg)       533.72 f         1375.95       842.23
out_reg[1][1][3]/D (dff_sg)       533.72 f         1375.95       842.23
out_reg[1][0][15]/D (dff_sg)      533.72 f         1375.95       842.23
out_reg[1][0][5]/D (dff_sg)       533.72 f         1375.95       842.23
out_reg[0][3][12]/D (dff_sg)      533.72 f         1375.95       842.23
out_reg[0][3][2]/D (dff_sg)       533.72 f         1375.95       842.23
out_reg[0][0][19]/D (dff_sg)      533.72 f         1375.95       842.23
out_reg[0][0][18]/D (dff_sg)      533.72 f         1375.95       842.23
out_reg[0][0][6]/D (dff_sg)       533.72 f         1375.95       842.23

1
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : transposer
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:08:07 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

  Startpoint: out_reg[3][3][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][3][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[3][3][10]/Q (dff_sg)            10.42      10.42 r
  out[3][3][10] (net)            2         0.00      10.42 r
  U10547/A (nand_x1_sg)                    0.01      10.42 r
  U10547/X (nand_x1_sg)                    7.13      17.55 f
  n9380 (net)                    1         0.00      17.55 f
  U9370/B (nand_x1_sg)                     0.00      17.55 f
  U9370/X (nand_x1_sg)                     7.27      24.82 r
  n4176 (net)                    1         0.00      24.82 r
  out_reg[3][3][10]/D (dff_sg)             0.00      24.82 r
  data arrival time                                  24.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][3][10]/CP (dff_sg)            0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -24.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -22.95


  Startpoint: out_reg[3][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][0][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][0][4]/Q (dff_sg)             10.42      10.42 r
  out[3][0][4] (net)             2         0.00      10.42 r
  U10076/A (nand_x1_sg)                    0.01      10.42 r
  U10076/X (nand_x1_sg)                    7.13      17.55 f
  n9512 (net)                    1         0.00      17.55 f
  U9304/B (nand_x1_sg)                     0.00      17.55 f
  U9304/X (nand_x1_sg)                     7.27      24.82 r
  n4110 (net)                    1         0.00      24.82 r
  out_reg[3][0][4]/D (dff_sg)              0.00      24.82 r
  data arrival time                                  24.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][0][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -24.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -22.95


  Startpoint: out_reg[1][2][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][0]/Q (dff_sg)             10.42      10.42 r
  out[1][2][0] (net)             2         0.00      10.42 r
  U10047/A (nand_x1_sg)                    0.01      10.42 r
  U10047/X (nand_x1_sg)                    7.13      17.55 f
  n9760 (net)                    1         0.00      17.55 f
  U9180/B (nand_x1_sg)                     0.00      17.55 f
  U9180/X (nand_x1_sg)                     7.27      24.82 r
  n3986 (net)                    1         0.00      24.82 r
  out_reg[1][2][0]/D (dff_sg)              0.00      24.82 r
  data arrival time                                  24.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][0]/CP (dff_sg)             0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -24.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -22.95


  Startpoint: out_reg[0][1][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][7]/Q (dff_sg)             10.42      10.42 r
  out[0][1][7] (net)             2         0.00      10.42 r
  U10028/A (nand_x1_sg)                    0.01      10.42 r
  U10028/X (nand_x1_sg)                    7.13      17.55 f
  n9946 (net)                    1         0.00      17.55 f
  U9087/B (nand_x1_sg)                     0.00      17.55 f
  U9087/X (nand_x1_sg)                     7.27      24.82 r
  n3893 (net)                    1         0.00      24.82 r
  out_reg[0][1][7]/D (dff_sg)              0.00      24.82 r
  data arrival time                                  24.82

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                       -2.22      47.78
  data required time                                 47.78
  -----------------------------------------------------------
  data required time                                 47.78
  data arrival time                                 -24.82
  -----------------------------------------------------------
  slack (VIOLATED)                                  -22.95


  Startpoint: out_reg[2][2][14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][14]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][2][14]/Q (dff_sg)            13.17      13.17 f
  out[2][2][14] (net)            2         0.00      13.17 f
  U10071/A (nand_x1_sg)                    0.01      13.18 f
  U10071/X (nand_x1_sg)                    9.10      22.28 r
  n9572 (net)                    1         0.00      22.28 r
  U9274/A (nand_x1_sg)                     0.00      22.29 r
  U9274/X (nand_x1_sg)                     6.48      28.77 f
  n4080 (net)                    1         0.00      28.77 f
  out_reg[2][2][14]/D (dff_sg)             0.00      28.77 f
  data arrival time                                  28.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][14]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.77
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.42


  Startpoint: out_reg[0][1][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][1]/Q (dff_sg)             13.17      13.17 f
  out[0][1][1] (net)             2         0.00      13.17 f
  U10122/A (nand_x1_sg)                    0.01      13.18 f
  U10122/X (nand_x1_sg)                    9.10      22.28 r
  n9958 (net)                    1         0.00      22.28 r
  U9081/A (nand_x1_sg)                     0.00      22.29 r
  U9081/X (nand_x1_sg)                     6.48      28.77 f
  n3887 (net)                    1         0.00      28.77 f
  out_reg[0][1][1]/D (dff_sg)              0.00      28.77 f
  data arrival time                                  28.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][1]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.77
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.42


  Startpoint: out_reg[3][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[3][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[3][1][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[3][1][5]/Q (dff_sg)             13.17      13.17 f
  out[3][1][5] (net)             2         0.00      13.17 f
  U10476/A (nand_x1_sg)                    0.01      13.18 f
  U10476/X (nand_x1_sg)                    9.10      22.28 r
  n9470 (net)                    1         0.00      22.28 r
  U9325/A (nand_x1_sg)                     0.00      22.29 r
  U9325/X (nand_x1_sg)                     6.50      28.79 f
  n4131 (net)                    1         0.00      28.79 f
  out_reg[3][1][5]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[3][1][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][2][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][6]/Q (dff_sg)             13.17      13.17 f
  out[1][2][6] (net)             2         0.00      13.17 f
  U10272/A (nand_x1_sg)                    0.01      13.18 f
  U10272/X (nand_x1_sg)                    9.10      22.28 r
  n9748 (net)                    1         0.00      22.28 r
  U9186/A (nand_x1_sg)                     0.00      22.29 r
  U9186/X (nand_x1_sg)                     6.50      28.79 f
  n3992 (net)                    1         0.00      28.79 f
  out_reg[1][2][6]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][6]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][1][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][1][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][1][4]/Q (dff_sg)             13.17      13.17 f
  out[1][1][4] (net)             2         0.00      13.17 f
  U10571/A (nand_x1_sg)                    0.01      13.18 f
  U10571/X (nand_x1_sg)                    9.10      22.28 r
  n9792 (net)                    1         0.00      22.28 r
  U9164/A (nand_x1_sg)                     0.00      22.29 r
  U9164/X (nand_x1_sg)                     6.50      28.79 f
  n3970 (net)                    1         0.00      28.79 f
  out_reg[1][1][4]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][1][4]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][2][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][2][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][2][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][2][9]/Q (dff_sg)             13.17      13.17 f
  out[2][2][9] (net)             2         0.00      13.17 f
  U10394/A (nand_x1_sg)                    0.01      13.18 f
  U10394/X (nand_x1_sg)                    9.10      22.28 r
  n9582 (net)                    1         0.00      22.28 r
  U9269/A (nand_x1_sg)                     0.00      22.29 r
  U9269/X (nand_x1_sg)                     6.50      28.79 f
  n4075 (net)                    1         0.00      28.79 f
  out_reg[2][2][9]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][2][9]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][1][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][1][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[2][1][11]/Q (dff_sg)            13.17      13.17 f
  out[2][1][11] (net)            2         0.00      13.17 f
  U10370/A (nand_x1_sg)                    0.01      13.18 f
  U10370/X (nand_x1_sg)                    9.10      22.28 r
  n9618 (net)                    1         0.00      22.28 r
  U9251/A (nand_x1_sg)                     0.00      22.29 r
  U9251/X (nand_x1_sg)                     6.50      28.79 f
  n4057 (net)                    1         0.00      28.79 f
  out_reg[2][1][11]/D (dff_sg)             0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][1][11]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][1][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][1][5]/Q (dff_sg)             13.17      13.17 f
  out[0][1][5] (net)             2         0.00      13.17 f
  U10128/A (nand_x1_sg)                    0.01      13.18 f
  U10128/X (nand_x1_sg)                    9.10      22.28 r
  n9950 (net)                    1         0.00      22.28 r
  U9085/A (nand_x1_sg)                     0.00      22.29 r
  U9085/X (nand_x1_sg)                     6.50      28.79 f
  n3891 (net)                    1         0.00      28.79 f
  out_reg[0][1][5]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][5]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[2][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[2][0][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[2][0][3]/Q (dff_sg)             13.17      13.17 f
  out[2][0][3] (net)             2         0.00      13.17 f
  U10328/A (nand_x1_sg)                    0.01      13.18 f
  U10328/X (nand_x1_sg)                    9.10      22.28 r
  n9674 (net)                    1         0.00      22.28 r
  U9223/A (nand_x1_sg)                     0.00      22.29 r
  U9223/X (nand_x1_sg)                     6.50      28.79 f
  n4029 (net)                    1         0.00      28.79 f
  out_reg[2][0][3]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[2][0][3]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[1][2][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[1][2][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[1][2][7]/Q (dff_sg)             13.17      13.17 f
  out[1][2][7] (net)             2         0.00      13.17 f
  U10274/A (nand_x1_sg)                    0.01      13.18 f
  U10274/X (nand_x1_sg)                    9.10      22.28 r
  n9746 (net)                    1         0.00      22.28 r
  U9187/A (nand_x1_sg)                     0.00      22.29 r
  U9187/X (nand_x1_sg)                     6.50      28.79 f
  n3993 (net)                    1         0.00      28.79 f
  out_reg[1][2][7]/D (dff_sg)              0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[1][2][7]/CP (dff_sg)             0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


  Startpoint: out_reg[0][1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][1][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  out_reg[0][1][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][1][12]/Q (dff_sg)            13.17      13.17 f
  out[0][1][12] (net)            2         0.00      13.17 f
  U10136/A (nand_x1_sg)                    0.01      13.18 f
  U10136/X (nand_x1_sg)                    9.10      22.28 r
  n9936 (net)                    1         0.00      22.28 r
  U9092/A (nand_x1_sg)                     0.00      22.29 r
  U9092/X (nand_x1_sg)                     6.50      28.79 f
  n3898 (net)                    1         0.00      28.79 f
  out_reg[0][1][12]/D (dff_sg)             0.00      28.79 f
  data arrival time                                  28.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       50.00      50.00
  out_reg[0][1][12]/CP (dff_sg)            0.00      50.00 r
  library hold time                        0.19      50.19
  data required time                                 50.19
  -----------------------------------------------------------
  data required time                                 50.19
  data arrival time                                 -28.79
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.40


1
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : transposer
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:08:07 2018
****************************************

Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9026/A (inv_x1_sg)                      0.02     477.40 f
  U9026/X (inv_x1_sg)                     25.25     502.64 r
  n10651 (net)                   4         0.00     502.64 r
  U9029/A (inv_x1_sg)                      0.02     502.66 r
  U9029/X (inv_x1_sg)                     14.05     516.70 f
  n10654 (net)                   4         0.00     516.70 f
  U10333/A (nand_x1_sg)                    0.01     516.71 f
  U10333/X (nand_x1_sg)                   10.23     526.94 r
  n9663 (net)                    1         0.00     526.94 r
  U9228/B (nand_x1_sg)                     0.00     526.94 r
  U9228/X (nand_x1_sg)                     6.77     533.72 f
  n4034 (net)                    1         0.00     533.72 f
  out_reg[2][0][8]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[2][0][8]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[2][0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8749/A (inv_x1_sg)                      0.02     502.66 r
  U8749/X (inv_x1_sg)                     14.05     516.70 f
  n10374 (net)                   4         0.00     516.70 f
  U10321/A (nand_x1_sg)                    0.01     516.71 f
  U10321/X (nand_x1_sg)                   10.23     526.94 r
  n9679 (net)                    1         0.00     526.94 r
  U9220/B (nand_x1_sg)                     0.00     526.94 r
  U9220/X (nand_x1_sg)                     6.77     533.72 f
  n4026 (net)                    1         0.00     533.72 f
  out_reg[2][0][0]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[2][0][0]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8719/A (inv_x1_sg)                      0.02     502.66 r
  U8719/X (inv_x1_sg)                     14.05     516.70 f
  n10344 (net)                   4         0.00     516.70 f
  U10636/A (nand_x1_sg)                    0.01     516.71 f
  U10636/X (nand_x1_sg)                   10.23     526.94 r
  n9681 (net)                    1         0.00     526.94 r
  U9219/B (nand_x1_sg)                     0.00     526.94 r
  U9219/X (nand_x1_sg)                     6.77     533.72 f
  n4025 (net)                    1         0.00     533.72 f
  out_reg[1][3][19]/D (dff_sg)             0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][3][19]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][3][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8480/A (inv_x1_sg)                      0.02     502.66 r
  U8480/X (inv_x1_sg)                     14.05     516.70 f
  n10105 (net)                   4         0.00     516.70 f
  U10315/A (nand_x1_sg)                    0.01     516.71 f
  U10315/X (nand_x1_sg)                   10.23     526.94 r
  n9699 (net)                    1         0.00     526.94 r
  U9210/B (nand_x1_sg)                     0.00     526.94 r
  U9210/X (nand_x1_sg)                     6.77     533.72 f
  n4016 (net)                    1         0.00     533.72 f
  out_reg[1][3][10]/D (dff_sg)             0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][3][10]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9026/A (inv_x1_sg)                      0.02     477.40 f
  U9026/X (inv_x1_sg)                     25.25     502.64 r
  n10651 (net)                   4         0.00     502.64 r
  U9029/A (inv_x1_sg)                      0.02     502.66 r
  U9029/X (inv_x1_sg)                     14.05     516.70 f
  n10654 (net)                   4         0.00     516.70 f
  U10269/A (nand_x1_sg)                    0.01     516.71 f
  U10269/X (nand_x1_sg)                   10.23     526.94 r
  n9749 (net)                    1         0.00     526.94 r
  U9185/B (nand_x1_sg)                     0.00     526.94 r
  U9185/X (nand_x1_sg)                     6.77     533.72 f
  n3991 (net)                    1         0.00     533.72 f
  out_reg[1][2][5]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][2][5]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][2][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U8471/A (inv_x1_sg)                      0.02     477.40 f
  U8471/X (inv_x1_sg)                     25.25     502.64 r
  n10096 (net)                   4         0.00     502.64 r
  U9021/A (inv_x1_sg)                      0.02     502.66 r
  U9021/X (inv_x1_sg)                     14.05     516.70 f
  n10646 (net)                   4         0.00     516.70 f
  U10048/A (nand_x1_sg)                    0.01     516.71 f
  U10048/X (nand_x1_sg)                   10.23     526.94 r
  n9757 (net)                    1         0.00     526.94 r
  U9181/B (nand_x1_sg)                     0.00     526.94 r
  U9181/X (nand_x1_sg)                     6.77     533.72 f
  n3987 (net)                    1         0.00     533.72 f
  out_reg[1][2][1]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][2][1]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8719/A (inv_x1_sg)                      0.02     502.66 r
  U8719/X (inv_x1_sg)                     14.05     516.70 f
  n10344 (net)                   4         0.00     516.70 f
  U10249/A (nand_x1_sg)                    0.01     516.71 f
  U10249/X (nand_x1_sg)                   10.23     526.94 r
  n9781 (net)                    1         0.00     526.94 r
  U9169/B (nand_x1_sg)                     0.00     526.94 r
  U9169/X (nand_x1_sg)                     6.77     533.72 f
  n3975 (net)                    1         0.00     533.72 f
  out_reg[1][1][9]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][1][9]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][1][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8749/A (inv_x1_sg)                      0.02     502.66 r
  U8749/X (inv_x1_sg)                     14.05     516.70 f
  n10374 (net)                   4         0.00     516.70 f
  U10241/A (nand_x1_sg)                    0.01     516.71 f
  U10241/X (nand_x1_sg)                   10.23     526.94 r
  n9793 (net)                    1         0.00     526.94 r
  U9163/B (nand_x1_sg)                     0.00     526.94 r
  U9163/X (nand_x1_sg)                     6.77     533.72 f
  n3969 (net)                    1         0.00     533.72 f
  out_reg[1][1][3]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][1][3]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8480/A (inv_x1_sg)                      0.02     502.66 r
  U8480/X (inv_x1_sg)                     14.05     516.70 f
  n10105 (net)                   4         0.00     516.70 f
  U10227/A (nand_x1_sg)                    0.01     516.71 f
  U10227/X (nand_x1_sg)                   10.23     526.94 r
  n9809 (net)                    1         0.00     526.94 r
  U9155/B (nand_x1_sg)                     0.00     526.94 r
  U9155/X (nand_x1_sg)                     6.77     533.72 f
  n3961 (net)                    1         0.00     533.72 f
  out_reg[1][0][15]/D (dff_sg)             0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][0][15]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[1][0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8749/A (inv_x1_sg)                      0.02     502.66 r
  U8749/X (inv_x1_sg)                     14.05     516.70 f
  n10374 (net)                   4         0.00     516.70 f
  U10213/A (nand_x1_sg)                    0.01     516.71 f
  U10213/X (nand_x1_sg)                   10.23     526.94 r
  n9829 (net)                    1         0.00     526.94 r
  U9145/B (nand_x1_sg)                     0.00     526.94 r
  U9145/X (nand_x1_sg)                     6.77     533.72 f
  n3951 (net)                    1         0.00     533.72 f
  out_reg[1][0][5]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[1][0][5]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9026/A (inv_x1_sg)                      0.02     477.40 f
  U9026/X (inv_x1_sg)                     25.25     502.64 r
  n10651 (net)                   4         0.00     502.64 r
  U8688/A (inv_x1_sg)                      0.02     502.66 r
  U8688/X (inv_x1_sg)                     14.05     516.70 f
  n10313 (net)                   4         0.00     516.70 f
  U10197/A (nand_x1_sg)                    0.01     516.71 f
  U10197/X (nand_x1_sg)                   10.23     526.94 r
  n9855 (net)                    1         0.00     526.94 r
  U9132/B (nand_x1_sg)                     0.00     526.94 r
  U9132/X (nand_x1_sg)                     6.77     533.72 f
  n3938 (net)                    1         0.00     533.72 f
  out_reg[0][3][12]/D (dff_sg)             0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][3][12]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][3][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8731/A (inv_x1_sg)                      0.02     502.66 r
  U8731/X (inv_x1_sg)                     14.05     516.70 f
  n10356 (net)                   4         0.00     516.70 f
  U10179/A (nand_x1_sg)                    0.01     516.71 f
  U10179/X (nand_x1_sg)                   10.23     526.94 r
  n9875 (net)                    1         0.00     526.94 r
  U9122/B (nand_x1_sg)                     0.00     526.94 r
  U9122/X (nand_x1_sg)                     6.77     533.72 f
  n3928 (net)                    1         0.00     533.72 f
  out_reg[0][3][2]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][3][2]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8480/A (inv_x1_sg)                      0.02     502.66 r
  U8480/X (inv_x1_sg)                     14.05     516.70 f
  n10105 (net)                   4         0.00     516.70 f
  U10117/A (nand_x1_sg)                    0.01     516.71 f
  U10117/X (nand_x1_sg)                   10.23     526.94 r
  n9961 (net)                    1         0.00     526.94 r
  U9079/B (nand_x1_sg)                     0.00     526.94 r
  U9079/X (nand_x1_sg)                     6.77     533.72 f
  n3885 (net)                    1         0.00     533.72 f
  out_reg[0][0][19]/D (dff_sg)             0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][0][19]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U8471/A (inv_x1_sg)                      0.02     477.40 f
  U8471/X (inv_x1_sg)                     25.25     502.64 r
  n10096 (net)                   4         0.00     502.64 r
  U9021/A (inv_x1_sg)                      0.02     502.66 r
  U9021/X (inv_x1_sg)                     14.05     516.70 f
  n10646 (net)                   4         0.00     516.70 f
  U10115/A (nand_x1_sg)                    0.01     516.71 f
  U10115/X (nand_x1_sg)                   10.23     526.94 r
  n9963 (net)                    1         0.00     526.94 r
  U9078/B (nand_x1_sg)                     0.00     526.94 r
  U9078/X (nand_x1_sg)                     6.77     533.72 f
  n3884 (net)                    1         0.00     533.72 f
  out_reg[0][0][18]/D (dff_sg)             0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][0][18]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0][0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  U10664/A (inv_x1_sg)                     0.02      20.78 f
  U10664/X (inv_x1_sg)                    22.60      43.38 r
  n12286 (net)                   4         0.00      43.38 r
  U9059/A (nor_x1_sg)                      0.02      43.40 r
  U9059/X (nor_x1_sg)                     24.08      67.48 f
  n8712 (net)                    4         0.00      67.48 f
  U8618/A (inv_x1_sg)                      0.02      67.49 f
  U8618/X (inv_x1_sg)                     19.34      86.84 r
  n10243 (net)                   3         0.00      86.84 r
  U8619/A (inv_x1_sg)                      0.02      86.85 r
  U8619/X (inv_x1_sg)                     23.74     110.60 f
  n10244 (net)                   4         0.00     110.60 f
  U8438/A (inv_x1_sg)                      0.02     110.61 f
  U8438/X (inv_x1_sg)                     31.81     142.42 r
  n10063 (net)                   4         0.00     142.42 r
  U8601/A (inv_x1_sg)                      0.02     142.44 r
  U8601/X (inv_x1_sg)                     25.71     168.15 f
  n10226 (net)                   4         0.00     168.15 f
  U9010/A (inv_x1_sg)                      0.02     168.16 f
  U9010/X (inv_x1_sg)                     25.07     193.23 r
  n10635 (net)                   3         0.00     193.23 r
  U8462/A (inv_x1_sg)                      0.02     193.24 r
  U8462/X (inv_x1_sg)                     14.34     207.58 f
  n10087 (net)                   3         0.00     207.58 f
  U8463/A (inv_x1_sg)                      0.02     207.60 f
  U8463/X (inv_x1_sg)                     29.94     237.54 r
  n10088 (net)                   4         0.00     237.54 r
  U8578/A (inv_x1_sg)                      0.02     237.56 r
  U8578/X (inv_x1_sg)                     25.56     263.12 f
  n10203 (net)                   4         0.00     263.12 f
  U8580/A (inv_x1_sg)                      0.02     263.13 f
  U8580/X (inv_x1_sg)                     32.11     295.24 r
  n10205 (net)                   4         0.00     295.24 r
  U8827/A (inv_x1_sg)                      0.02     295.26 r
  U8827/X (inv_x1_sg)                     15.27     310.53 f
  n10452 (net)                   3         0.00     310.53 f
  U8493/A (inv_x1_sg)                      0.02     310.54 f
  U8493/X (inv_x1_sg)                     24.95     335.49 r
  n10118 (net)                   4         0.00     335.49 r
  U8494/A (inv_x1_sg)                      0.02     335.50 r
  U8494/X (inv_x1_sg)                     24.73     360.23 f
  n10119 (net)                   4         0.00     360.23 f
  U8831/A (inv_x1_sg)                      0.02     360.25 f
  U8831/X (inv_x1_sg)                     31.95     392.19 r
  n10456 (net)                   4         0.00     392.19 r
  U8410/A (inv_x1_sg)                      0.02     392.21 r
  U8410/X (inv_x1_sg)                     20.40     412.61 f
  n10035 (net)                   4         0.00     412.61 f
  U8925/A (inv_x1_sg)                      0.02     412.63 f
  U8925/X (inv_x1_sg)                     33.68     446.31 r
  n10550 (net)                   4         0.00     446.31 r
  U10023/A (nor_x1_sg)                     0.02     446.33 r
  U10023/X (nor_x1_sg)                    31.05     477.38 f
  n8716 (net)                    4         0.00     477.38 f
  U9040/A (inv_x1_sg)                      0.02     477.40 f
  U9040/X (inv_x1_sg)                     25.25     502.64 r
  n10665 (net)                   4         0.00     502.64 r
  U8731/A (inv_x1_sg)                      0.02     502.66 r
  U8731/X (inv_x1_sg)                     14.05     516.70 f
  n10356 (net)                   4         0.00     516.70 f
  U10095/A (nand_x1_sg)                    0.01     516.71 f
  U10095/X (nand_x1_sg)                   10.23     526.94 r
  n9987 (net)                    1         0.00     526.94 r
  U9066/B (nand_x1_sg)                     0.00     526.94 r
  U9066/X (nand_x1_sg)                     6.77     533.72 f
  n3872 (net)                    1         0.00     533.72 f
  out_reg[0][0][6]/D (dff_sg)              0.00     533.72 f
  data arrival time                                 533.72

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  out_reg[0][0][6]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      -3.05    1375.95
  data required time                               1375.95
  -----------------------------------------------------------
  data required time                               1375.95
  data arrival time                                -533.72
  -----------------------------------------------------------
  slack (MET)                                       842.23


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 43.13      43.13 f
  state[1] (net)                 5         0.00      43.13 f
  state[1] (out)                           0.00      43.13 f
  data arrival time                                  43.13

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -43.13
  -----------------------------------------------------------
  slack (MET)                                      1385.87


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 20.76      20.76 f
  state[0] (net)                 3         0.00      20.76 f
  state[0] (out)                           0.00      20.76 f
  data arrival time                                  20.76

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -20.76
  -----------------------------------------------------------
  slack (MET)                                      1408.24


  Startpoint: out_reg[0][0][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][12]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][12]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][12]/Q (dff_sg)            13.17      13.17 f
  out[0][0][12] (net)            2         0.00      13.17 f
  out[0][0][12] (out)                      0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][11]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][11]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][11]/Q (dff_sg)            13.17      13.17 f
  out[0][0][11] (net)            2         0.00      13.17 f
  out[0][0][11] (out)                      0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][10]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][10]/CP (dff_sg)            0.00       0.00 r
  out_reg[0][0][10]/Q (dff_sg)            13.17      13.17 f
  out[0][0][10] (net)            2         0.00      13.17 f
  out[0][0][10] (out)                      0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][9]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][9]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][9]/Q (dff_sg)             13.17      13.17 f
  out[0][0][9] (net)             2         0.00      13.17 f
  out[0][0][9] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][8]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][8]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][8]/Q (dff_sg)             13.17      13.17 f
  out[0][0][8] (net)             2         0.00      13.17 f
  out[0][0][8] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][7]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][7]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][7]/Q (dff_sg)             13.17      13.17 f
  out[0][0][7] (net)             2         0.00      13.17 f
  out[0][0][7] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][6]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][6]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][6]/Q (dff_sg)             13.17      13.17 f
  out[0][0][6] (net)             2         0.00      13.17 f
  out[0][0][6] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][5]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][5]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][5]/Q (dff_sg)             13.17      13.17 f
  out[0][0][5] (net)             2         0.00      13.17 f
  out[0][0][5] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][4]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][4]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][4]/Q (dff_sg)             13.17      13.17 f
  out[0][0][4] (net)             2         0.00      13.17 f
  out[0][0][4] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][3]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][3]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][3]/Q (dff_sg)             13.17      13.17 f
  out[0][0][3] (net)             2         0.00      13.17 f
  out[0][0][3] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][2]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][2]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][2]/Q (dff_sg)             13.17      13.17 f
  out[0][0][2] (net)             2         0.00      13.17 f
  out[0][0][2] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][1]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][1]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][1]/Q (dff_sg)             13.17      13.17 f
  out[0][0][1] (net)             2         0.00      13.17 f
  out[0][0][1] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


  Startpoint: out_reg[0][0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0][0][0]
            (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  transposer         1K                    14nm_sg_345K_maxfan4_wire

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  out_reg[0][0][0]/CP (dff_sg)             0.00       0.00 r
  out_reg[0][0][0]/Q (dff_sg)             13.17      13.17 f
  out[0][0][0] (net)             2         0.00      13.17 f
  out[0][0][0] (out)                       0.00      13.17 f
  data arrival time                                  13.17

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -13.17
  -----------------------------------------------------------
  slack (MET)                                      1415.83


1
 
****************************************
Report : clock_skew
Design : transposer
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:08:07 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : transposer
Version: I-2013.12-SP4
Date   : Wed Dec 19 17:08:07 2018
****************************************


Operating Conditions: TYPICAL   Library: 14nm_sg_345K_maxfan4_wire
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
transposer             1K                14nm_sg_345K_maxfan4_wire


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                    642   dr, d          164.09      clk
1
