# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../verilog" \
"comb_SA_tb_func_synth.v" \

# Do not sort compile order
nosort
