{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683883966527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683883966527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:32:46 2023 " "Processing started: Fri May 12 17:32:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683883966527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683883966527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683883966527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683883966795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683883966795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dtrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DTrigger-dataflow " "Found design unit 1: DTrigger-dataflow" {  } { { "DTrigger.vhd" "" { Text "D:/VHDL/Counter/DTrigger.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971489 ""} { "Info" "ISGN_ENTITY_NAME" "1 DTrigger " "Found entity 1: DTrigger" {  } { { "DTrigger.vhd" "" { Text "D:/VHDL/Counter/DTrigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883971489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Count " "Found design unit 1: Counter-Count" {  } { { "Counter.vhd" "" { Text "D:/VHDL/Counter/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/VHDL/Counter/Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883971490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt10-asy10 " "Found design unit 1: Cnt10-asy10" {  } { { "Cnt10.vhd" "" { Text "D:/VHDL/Counter/Cnt10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971491 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt10 " "Found entity 1: Cnt10" {  } { { "Cnt10.vhd" "" { Text "D:/VHDL/Counter/Cnt10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883971491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt6-asy6 " "Found design unit 1: Cnt6-asy6" {  } { { "Cnt6.vhd" "" { Text "D:/VHDL/Counter/Cnt6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt6 " "Found entity 1: Cnt6" {  } { { "Cnt6.vhd" "" { Text "D:/VHDL/Counter/Cnt6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883971492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt60-asy60 " "Found design unit 1: Cnt60-asy60" {  } { { "Cnt60.vhd" "" { Text "D:/VHDL/Counter/Cnt60.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt60 " "Found entity 1: Cnt60" {  } { { "Cnt60.vhd" "" { Text "D:/VHDL/Counter/Cnt60.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883971492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit-d " "Found design unit 1: digit-d" {  } { { "Digit.vhd" "" { Text "D:/VHDL/Counter/Digit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971493 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digit " "Found entity 1: Digit" {  } { { "Digit.vhd" "" { Text "D:/VHDL/Counter/Digit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883971493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stopwatch-watch " "Found design unit 1: Stopwatch-watch" {  } { { "Stopwatch.vhd" "" { Text "D:/VHDL/Counter/Stopwatch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971493 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch " "Found entity 1: Stopwatch" {  } { { "Stopwatch.vhd" "" { Text "D:/VHDL/Counter/Stopwatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883971493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter64-Behavioral " "Found design unit 1: Counter64-Behavioral" {  } { { "Counter64.vhd" "" { Text "D:/VHDL/Counter/Counter64.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971494 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter64 " "Found entity 1: Counter64" {  } { { "Counter64.vhd" "" { Text "D:/VHDL/Counter/Counter64.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883971494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883971494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683883971511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter64 Counter64:cnt " "Elaborating entity \"Counter64\" for hierarchy \"Counter64:cnt\"" {  } { { "Counter.vhd" "cnt" { Text "D:/VHDL/Counter/Counter.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883971512 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rd Counter64.vhd(22) " "VHDL Signal Declaration warning at Counter64.vhd(22): used implicit default value for signal \"Rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Counter64.vhd" "" { Text "D:/VHDL/Counter/Counter64.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683883971513 "|Counter|Counter64:cnt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nQ Counter64.vhd(24) " "Verilog HDL or VHDL warning at Counter64.vhd(24): object \"nQ\" assigned a value but never read" {  } { { "Counter64.vhd" "" { Text "D:/VHDL/Counter/Counter64.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683883971513 "|Counter|Counter64:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DTrigger Counter64:cnt\|DTrigger:D0Trigger " "Elaborating entity \"DTrigger\" for hierarchy \"Counter64:cnt\|DTrigger:D0Trigger\"" {  } { { "Counter64.vhd" "D0Trigger" { Text "D:/VHDL/Counter/Counter64.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883971520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digit Digit:digL " "Elaborating entity \"Digit\" for hierarchy \"Digit:digL\"" {  } { { "Counter.vhd" "digL" { Text "D:/VHDL/Counter/Counter.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883971521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683883971580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 17:32:51 2023 " "Processing ended: Fri May 12 17:32:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683883971580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683883971580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683883971580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683883971580 ""}
