
---------- Begin Simulation Statistics ----------
final_tick                               70893063156000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73482                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792176                       # Number of bytes of host memory used
host_op_rate                                   117780                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   136.09                       # Real time elapsed on the host
host_tick_rate                               20970919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002854                       # Number of seconds simulated
sim_ticks                                  2853879750                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       616661                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18853                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       859451                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494952                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       616661                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       121709                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          938226                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38934                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2195                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14093723                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7119331                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18880                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1282249                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1190550                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5535868                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.895365                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.137974                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1312687     23.71%     23.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1864367     33.68%     57.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       399390      7.21%     64.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190336      3.44%     68.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       142302      2.57%     70.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       151377      2.73%     73.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       142001      2.57%     75.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51159      0.92%     76.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1282249     23.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5535868                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.570774                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.570774                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2811058                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17550070                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           555200                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1523791                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19096                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        785873                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3688093                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    87                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1409166                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   107                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              938226                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            843441                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4819272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10913330                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           38192                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.164378                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       856465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533886                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.912023                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5695024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.121562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.531670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2902697     50.97%     50.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           137808      2.42%     53.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           100612      1.77%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           147504      2.59%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177352      3.11%     60.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           335195      5.89%     66.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169705      2.98%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           200992      3.53%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1523159     26.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5695024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2735745                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362759                       # number of floating regfile writes
system.switch_cpus.idleCycles                   12715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32619                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776525                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.930529                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5092013                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1409166                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          151194                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3713562                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           14                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          339                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423307                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17218919                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3682847                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        29597                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16726693                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        162995                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19096                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        164084                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          233                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       390898                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       103973                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        24208                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          252                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26948198                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16710898                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497949                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13418826                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.927761                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16717415                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28982719                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13059985                       # number of integer regfile writes
system.switch_cpus.ipc                       1.752007                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.752007                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99770      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10370050     61.89%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85930      0.51%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34560      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341293      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128879      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159971      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63485      0.38%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138814      0.83%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           46      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175623      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23008      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12787      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3411570     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1410250      8.42%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278728      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          385      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16756291                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1576694                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3134215                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1540384                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1888788                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              190185                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011350                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          114094     59.99%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             61      0.03%     60.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3391      1.78%     61.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            21      0.01%     61.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3123      1.64%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9997      5.26%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          55346     29.10%     97.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1270      0.67%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2882      1.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15270012                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36341310                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15170514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16520883                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17218878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16756291                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           41                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1190504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77735                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1724905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5695024                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.942269                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.338459                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1211448     21.27%     21.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       588514     10.33%     31.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       861816     15.13%     46.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       833841     14.64%     61.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       708743     12.44%     73.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       623275     10.94%     84.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       343279      6.03%     90.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       261263      4.59%     95.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       262845      4.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5695024                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.935714                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              843469                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    45                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       342575                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       232591                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3713562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423307                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6714322                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5707739                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          368892                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         134292                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           869564                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         495872                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3692                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54805528                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17439604                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22414696                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1984756                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1553393                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19096                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2452708                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1690052                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3001364                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29946685                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            2                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4200106                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21472528                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34597581                       # The number of ROB writes
system.switch_cpus.timesIdled                     159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6364                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6364                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2739                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3484                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2084                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5042                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5042                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2739                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        21130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       720960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       720960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  720960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7781                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29423500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41262000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2853879750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          220                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19908                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19907                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2880192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2916672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10317                       # Total snoops (count)
system.tol2bus.snoopTraffic                    222976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36100                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.381070                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29736     82.37%     82.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6364     17.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36100                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44992500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38139000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            522998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          183                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17819                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18002                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          183                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17819                       # number of overall hits
system.l2.overall_hits::total                   18002                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          165                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7608                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7781                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          165                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7608                       # number of overall misses
system.l2.overall_misses::total                  7781                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13823000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    602614500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        616437500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13823000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    602614500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       616437500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25783                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25783                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.474138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.299210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.301788                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.474138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.299210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.301788                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83775.757576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79208.004732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79223.428865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83775.757576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79208.004732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79223.428865                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3484                       # number of writebacks
system.l2.writebacks::total                      3484                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7773                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7773                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    526534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    538707500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    526534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    538707500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.474138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.299210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.301478                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.474138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.299210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.301478                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73775.757576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69208.004732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69304.965908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73775.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69208.004732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69304.965908                       # average overall mshr miss latency
system.l2.replacements                          10317                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19571                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19571                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19571                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19571                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          220                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              220                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          220                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          220                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1615                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1615                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14866                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         5040                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5042                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    387022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     387022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.253190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.253265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76790.178571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76759.718366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    336622500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    336622500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.253190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66790.178571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66790.178571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13823000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13823000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.474138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.477143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83775.757576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82772.455090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12173000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12173000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.474138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.471429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73775.757576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73775.757576                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    215592000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    215592000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.465133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.465520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83953.271028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83822.706065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    189912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    189912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.465133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.464796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73953.271028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73953.271028                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1848.994095                       # Cycle average of tags in use
system.l2.tags.total_refs                       25306                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10317                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.452845                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     379.059825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.094218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.407403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    32.761166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1433.671484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.185088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.700035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.902829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1347                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    113149                       # Number of tag accesses
system.l2.tags.data_accesses                   113149                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        10560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       486912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             497984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       222976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          222976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3484                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3484                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             44851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            134554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3700226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    170614056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174493687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        44851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3700226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3745077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       78130832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78130832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       78130832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            44851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           134554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3700226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    170614056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            252624519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      7234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000622081250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          195                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18679                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3248                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7773                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3484                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7773                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              263                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     83928500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   36995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               222659750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11343.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30093.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5284                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2841                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7773                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.763925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.798778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.592983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          816     30.10%     30.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          857     31.61%     61.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          430     15.86%     77.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          251      9.26%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          107      3.95%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      1.81%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      1.92%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.22%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          116      4.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2711                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.841026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.832596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.393321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            186     95.38%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7      3.59%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           195                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.630769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.599938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               49     25.13%     25.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.03%     26.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              120     61.54%     87.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20     10.26%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 473536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  220032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  497472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               222976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       165.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2853337500                       # Total gap between requests
system.mem_ctrls.avgGap                     253472.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       462976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       220032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3700225.981841035653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 162226877.288715451956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77099254.094360485673                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3484                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5367750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    217292000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  61684159500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32531.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28560.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17704982.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8353800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4436355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24768660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4478760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     224958240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        989723490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        262409760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1519129065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.303109                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    673668500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     95160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2085041250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11009880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5851890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            28060200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13467600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     224958240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        818279460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        406784160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1508411430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.547648                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1049751000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     95160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1708958750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2853869750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       843032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           843045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       843032                       # number of overall hits
system.cpu.icache.overall_hits::total          843045                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            411                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          409                       # number of overall misses
system.cpu.icache.overall_misses::total           411                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     18784500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18784500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     18784500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18784500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       843441                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       843456                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       843441                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       843456                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000487                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000487                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 45927.872861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45704.379562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 45927.872861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45704.379562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu.icache.writebacks::total               220                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           61                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           61                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          348                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     16278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     16278500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16278500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000413                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000413                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000413                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000413                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 46777.298851                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46777.298851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 46777.298851                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46777.298851                       # average overall mshr miss latency
system.cpu.icache.replacements                    220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       843032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          843045                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           411                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     18784500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18784500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       843441                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       843456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000487                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 45927.872861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45704.379562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     16278500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16278500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 46777.298851                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46777.298851                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004919                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               40625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               220                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            184.659091                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004838                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.253906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1687262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1687262                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4669278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4669279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4669278                       # number of overall hits
system.cpu.dcache.overall_hits::total         4669279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26889                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26895                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26889                       # number of overall misses
system.cpu.dcache.overall_misses::total         26895                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    925779997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    925779997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    925779997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    925779997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4696167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4696174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4696167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4696174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005727                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34429.692328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34422.011415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34429.692328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34422.011415                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9290                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.905109                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19571                       # number of writebacks
system.cpu.dcache.writebacks::total             19571                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1462                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1462                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25427                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    828811497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    828811497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    828811497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828811497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 32595.724899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32595.724899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32595.724899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32595.724899                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24408                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3290122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3290123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    332542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    332542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3297100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3297105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47655.775294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47628.473217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5521                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    255583500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    255583500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001675                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46292.972288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46292.972288                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19911                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    593237997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    593237997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014232                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29794.485310                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29791.492844                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    573227997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    573227997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 28796.744549                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28796.744549                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70893063156000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.040037                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2269643                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.987668                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.039912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9417780                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9417780                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70901798159500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796504                       # Number of bytes of host memory used
host_op_rate                                   129700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   494.71                       # Real time elapsed on the host
host_tick_rate                               17656678                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008735                       # Number of seconds simulated
sim_ticks                                  8735003500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1925801                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        55775                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2623449                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1526813                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1925801                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       398988                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2857607                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          116345                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5740                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42343391                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21543183                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55775                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3846014                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4304519                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16879375                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.851772                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.130620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4210420     24.94%     24.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5544526     32.85%     57.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1220350      7.23%     65.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       581745      3.45%     68.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       447793      2.65%     71.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       464119      2.75%     73.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       425072      2.52%     76.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       139336      0.83%     77.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3846014     22.79%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16879375                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.582334                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.582334                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8624197                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53666198                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1684507                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4720864                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          65014                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2357548                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11293247                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   246                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4527216                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   359                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2857607                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2596435                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14758321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               33256442                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          130028                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.163572                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2628795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1643158                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.903631                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17452130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.132959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.534701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8857708     50.75%     50.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           437136      2.50%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           309018      1.77%     55.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           455596      2.61%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552517      3.17%     60.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1016179      5.82%     66.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           507494      2.91%     69.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           612929      3.51%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4703553     26.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17452130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8442527                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4306264                       # number of floating regfile writes
system.switch_cpus.idleCycles                   17877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        97122                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2366008                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.926096                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15805238                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4527216                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          541203                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11367423                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           63                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4568872                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52598020                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11278022                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        86882                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51118923                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            754                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        429886                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          65014                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        430849                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          821                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1166389                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          762                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       548195                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       354831                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          762                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        13581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81124478                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50967914                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500037                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40565243                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.917452                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51090522                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88262269                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39460118                       # number of integer regfile writes
system.switch_cpus.ipc                       1.717229                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.717229                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401294      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31402616     61.33%     62.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259969      0.51%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103690      0.20%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023255      2.00%     64.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388977      0.76%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482197      0.94%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189417      0.37%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       420434      0.82%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          143      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531439      1.04%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69455      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38722      0.08%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10251514     20.02%     89.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4324139      8.44%     97.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1048644      2.05%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206781      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51205810                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5237594                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10340633                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5049450                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6488493                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              698532                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013642                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          350830     50.22%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            323      0.05%     50.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10260      1.47%     51.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            76      0.01%     51.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     51.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        11634      1.67%     53.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     53.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     53.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30242      4.33%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         178390     25.54%     83.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33371      4.78%     88.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        74731     10.70%     98.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8675      1.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46265454                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    110456638                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45918464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50572172                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52597764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51205810                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          256                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4461890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       234994                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          250                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5200373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17452130                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.934072                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.357025                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3829131     21.94%     21.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1796344     10.29%     32.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2574020     14.75%     46.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2485440     14.24%     61.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2175135     12.46%     73.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1894292     10.85%     84.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1077781      6.18%     90.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       793476      4.55%     95.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       826511      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17452130                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.931070                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2596435                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       994329                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       815021                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11367423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4568872                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20747997                       # number of misc regfile reads
system.switch_cpus.numCycles                 17470007                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1112316                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         397808                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2636270                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1459154                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9938                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166646840                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53255704                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67936856                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6085856                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4889021                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          65014                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7551782                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5744528                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9247513                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91145292                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          892                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           18                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12734775                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           18                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             65362360                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105455609                       # The number of ROB writes
system.switch_cpus.timesIdled                     321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80301                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23269                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          23269                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8735003500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15553                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7822                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14880                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14880                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8700                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        70535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        70535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2504512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2504512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2504512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23580                       # Request fanout histogram
system.membus.reqLayer2.occupancy           116227000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          124892000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8735003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8735003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8735003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8735003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79086                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          650                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           41884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           781                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18219                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9163776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9255360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41319                       # Total snoops (count)
system.tol2bus.snoopTraffic                    995392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           121750                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.191121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98481     80.89%     80.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23269     19.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             121750                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          144549000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119476500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1171500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8735003500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          539                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        56312                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56851                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          539                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        56312                       # number of overall hits
system.l2.overall_hits::total                   56851                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          242                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        23338                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23580                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          242                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        23338                       # number of overall misses
system.l2.overall_misses::total                 23580                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1839395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1859800500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20405000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1839395500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1859800500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80431                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80431                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.309859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.293007                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293171                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.309859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.293007                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293171                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84318.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78815.472620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78871.946565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84318.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78815.472620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78871.946565                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15553                       # number of writebacks
system.l2.writebacks::total                     15553                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        23338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23580                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        23338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23580                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1606015500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1624000500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1606015500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1624000500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.309859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.293007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293171                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.309859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.293007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293171                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74318.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68815.472620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68871.946565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74318.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68815.472620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68871.946565                       # average overall mshr miss latency
system.l2.replacements                          41319                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63533                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63533                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          650                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              650                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          650                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          650                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5325                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5325                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        46551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46551                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        14880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14880                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1138642500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1138642500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.242223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.242223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76521.673387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76521.673387                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        14880                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14880                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    989842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    989842500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.242223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.242223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66521.673387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66521.673387                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20405000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20405000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.309859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.309859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84318.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84318.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17985000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17985000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.309859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.309859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74318.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74318.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         8458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    700753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    700753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.464241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.464241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82850.910381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82850.910381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         8458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    616173000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    616173000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.464241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.464241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72850.910381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72850.910381                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8735003500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2025.170355                       # Cycle average of tags in use
system.l2.tags.total_refs                      178897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.125187                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     584.639484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.939555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.567521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1417.023795                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.285468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.691906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988853                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    362821                       # Number of tag accesses
system.l2.tags.data_accesses                   362821                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8735003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        15488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1493632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1509120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        15488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       995392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          995392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        23338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15553                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15553                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1773096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    170993864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172766960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1773096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1773096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113954391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113954391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113954391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1773096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    170993864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            286721350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     22296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000721780500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61772                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14666                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23580                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15553                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23580                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1042                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    39                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1175                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    242198750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  112690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               664786250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10746.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29496.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17035                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12967                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23580                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15553                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.304294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.308377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.235890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2077     25.78%     25.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2280     28.29%     54.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1469     18.23%     72.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          671      8.33%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          386      4.79%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          276      3.43%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          185      2.30%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          179      2.22%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          535      6.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8058                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.472316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.530170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              18      2.03%      2.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            157     17.74%     19.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           343     38.76%     58.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           163     18.42%     76.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            90     10.17%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            48      5.42%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            25      2.82%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      1.47%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            12      1.36%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.68%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.34%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.23%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           885                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.537853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.501934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.117519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              267     30.17%     30.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      2.37%     32.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              475     53.67%     86.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              102     11.53%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      1.92%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.23%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           885                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1442432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   66688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  993344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1509120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               995392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       165.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    172.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8725733000                       # Total gap between requests
system.mem_ctrls.avgGap                     222976.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        15488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1426944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       993344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1773096.026807545219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 163359293.445045560598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113719931.537520289421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        23338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7993250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    656793000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 209045389500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33029.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28142.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13440840.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             24718680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             13142085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            72742320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           25734600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     689626080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2945457900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        873855840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4645277505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.800303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2245225000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    291720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6198058500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32808300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17438025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            88179000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           55285020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     689626080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2520353040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1231838880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4635528345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.684200                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3178418000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    291720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5264865500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11588873250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3438580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3438593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3438580                       # number of overall hits
system.cpu.icache.overall_hits::total         3438593                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1296                       # number of overall misses
system.cpu.icache.overall_misses::total          1298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     50636000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50636000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     50636000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50636000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3439876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3439891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3439876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3439891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000377                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000377                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 39070.987654                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39010.785824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 39070.987654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39010.785824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          870                       # number of writebacks
system.cpu.icache.writebacks::total               870                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1129                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1129                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1129                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1129                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     43552500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43552500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     43552500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43552500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 38576.173605                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38576.173605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 38576.173605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38576.173605                       # average overall mshr miss latency
system.cpu.icache.replacements                    870                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3438580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3438593                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     50636000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50636000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3439876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3439891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 39070.987654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39010.785824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     43552500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43552500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 38576.173605                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38576.173605                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.024094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3439724                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1131                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3041.312113                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.023767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          261                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.509766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6880913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6880913                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18876538                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18876539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18922206                       # number of overall hits
system.cpu.dcache.overall_hits::total        18922207                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108814                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       114502                       # number of overall misses
system.cpu.dcache.overall_misses::total        114508                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3638264488                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3638264488                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3638264488                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3638264488                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18985346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18985353                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19036708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19036715                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005731                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005731                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006015                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006015                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33437.472318                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33435.628577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31774.680687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31773.015754                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        37002                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          825                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1171                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.598634                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83104                       # number of writebacks
system.cpu.dcache.writebacks::total             83104                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         5804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         5804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5804                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       103004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103004                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105077                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105077                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3240702989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3240702989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3382255489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3382255489                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005520                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31461.913994                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31461.913994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32188.352246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32188.352246                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13344760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13344761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        27446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1262484000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1262484000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13372206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13372211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 45998.834074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45992.131148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5779                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    946790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    946790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43697.327733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43697.327733                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2375780488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2375780488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014495                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29200.123989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29199.406224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2293912989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2293912989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 28202.576798                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28202.576798                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        45668                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         45668                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         5694                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         5694                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.110860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.110860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2073                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2073                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    141552500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    141552500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040361                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040361                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 68283.888085                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68283.888085                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70901798159500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.166187                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19027290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.069155                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.165758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38178513                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38178513                       # Number of data accesses

---------- End Simulation Statistics   ----------
