// Seed: 1056761648
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    inout wire id_5,
    input tri1 id_6,
    output supply0 id_7,
    output wire id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1[1] = 1 ^ id_3;
  assign id_2 = 1;
  module_0();
endmodule
