library ieee;
use ieee.std_logic_1164.all;

entity flipflop_D is
PORT(
	D, R : in std_logic;
	Q : out std_logic
);