Bhattacharyya, S. S. and Lee, E. A. 1994. Memory management for dataflow programming of multi rate signal processing algorithms. IEEE Trans. Signal Process. 42, 5.
Shuvra S. Bhattacharyya , Praveen K. Murthy , Edward A. Lee, Synthesis of Embedded Software from Synchronous Dataflow Specifications, Journal of VLSI Signal Processing Systems, v.21 n.2, p.151-166, June 1999[doi>10.1023/A:1008052406396]
Li-Pin Chang, On efficient wear leveling for large-scale flash-memory storage systems, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea[doi>10.1145/1244002.1244248]
Yuan-Hao Chang , Jen-Wei Hsieh , Tei-Wei Kuo, Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278533]
Weijia Che , Karam Chatha, Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024753]
Che, W. and Chatha, K. 2011b. Scheduling of stream programs onto SPM enhanced processors with code overlay. In Proceedings of IEEE/ACM Symposium on Embedded Systems and Real-time Multimedia.
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
Martin Gebser , Benjamin Kaufmann , Roland Kaminski , Max Ostrowski , Torsten Schaub , Marius Schneider, Potassco: The Potsdam Answer Set Solving Collection, AI Communications, v.24 n.2, p.107-124, April 2011
Jingtong Hu , Chun Jason Xue , Wei-Che Tseng , Yi He , Meikang Qiu , Edwin H.-M. Sha, Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837363]
M. Kandemir , G. Chen , F. Li , I. Demirkiran, Using data replication to reduce communication energy on chip multiprocessors, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121013]
Ming-Yung Ko , Praveen K. Murthy , Shuvra S. Bhattacharyya, Beyond single-appearance schedules: Efficient DSP software synthesis using nested procedure calls, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.2, p.14-es, May 2007[doi>10.1145/1234675.1234681]
Kryder, M. H., and Kim, C. S. 2009. After hard drives-what comes next&quest;. IEEE Trans. Magnet. 45, 10, 3406--3413.
Lee, E. A. 1987. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Computers. 14, 590--35.
Kwangyoon Lee , Alex Orailoglu, Application specific non-volatile primary memory for embedded systems, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450144]
Prasanth Mangalagiri , Karthik Sarpatwari , Aditya Yanamandra , VijayKrishnan Narayanan , Yuan Xie , Mary Jane Irwin , Osama Awadel Karim, A low-power phase change memory based hybrid cache architecture, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366204]
Hyunok Oh , Nikil Dutt , Soonhoi Ha, Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118420]
Hyunok Oh , Soonhoi Ha, Fractional Rate Dataflow Model for Efficient Code Synthesis, Journal of VLSI Signal Processing Systems, v.37 n.1, p.41-51, May 2004[doi>10.1023/B:VLSI.0000017002.91721.0e]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Wonyong Sung , Soonhoi Ha, Memory efficient software synthesis with mixed coding style from dataflow graphs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.5, p.522-526, Oct., 2000[doi>10.1109/92.894156]
Chun Jason Xue , Youtao Zhang , Yiran Chen , Guangyu Sun , J. Jianhua Yang , Hai Li, Emerging non-volatile memories: opportunities and challenges, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039420]
