#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Mar 19 15:05:53 2018
# Process ID: 4753
# Log file: /media/raghukul/Raghu/Lab7_2/planAhead_run_2/planAhead.log
# Journal file: /media/raghukul/Raghu/Lab7_2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/raghukul/Raghu/Lab7_2/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list lcd_e]]
set_property iostandard LVTTL [get_ports [list lcd_rs]]
set_property iostandard LVTTL [get_ports [list lcd_w]]
set_property iostandard LVTTL [get_ports [list reset]]
set_property iostandard LVTTL [get_ports [list rot_a]]
set_property iostandard LVTTL [get_ports [list rot_b]]
set_property iostandard LVTTL [get_ports [list {bits[3]} {bits[2]} {bits[1]} {bits[0]}]]
set_property iostandard LVTTL [get_ports [list {databits[3]} {databits[2]} {databits[1]} {databits[0]}]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin M18 [get_ports lcd_e]
endgroup
startgroup
set_property package_pin L18 [get_ports lcd_rs]
endgroup
startgroup
set_property package_pin L17 [get_ports lcd_w]
endgroup
set_property package_pin "" [get_ports [list  rot_a]]
set_property drive 4 [get_ports [list lcd_e]]
set_property drive 4 [get_ports [list lcd_rs]]
set_property drive 4 [get_ports [list lcd_w]]
startgroup
set_property package_pin K18 [get_ports rot_a]
endgroup
startgroup
set_property package_pin G18 [get_ports rot_b]
endgroup
startgroup
set_property package_pin M15 [get_ports {databits[3]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {databits[2]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {databits[1]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {databits[0]}]
endgroup
set_property drive 12 [get_ports [list lcd_e]]
set_property drive 12 [get_ports [list lcd_rs]]
set_property drive 12 [get_ports [list lcd_w]]
set_property drive 8 [get_ports [list lcd_e]]
set_property drive 8 [get_ports [list lcd_rs]]
set_property drive 8 [get_ports [list lcd_w]]
set_property iostandard LVCMOS33 [get_ports [list lcd_e]]
set_property iostandard LVCMOS33 [get_ports [list lcd_rs]]
set_property iostandard LVCMOS33 [get_ports [list lcd_w]]
set_property drive 4 [get_ports [list lcd_e]]
set_property drive 4 [get_ports [list lcd_rs]]
set_property drive 4 [get_ports [list lcd_w]]
set_property iostandard LVCMOS33 [get_ports [list {databits[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {databits[2]}]]
set_property iostandard LVCMOS33 [get_ports [list {databits[1]}]]
set_property iostandard LVCMOS33 [get_ports [list {databits[0]}]]
set_property drive 4 [get_ports [list {databits[3]}]]
set_property drive 4 [get_ports [list {databits[2]}]]
set_property drive 4 [get_ports [list {databits[1]}]]
set_property drive 4 [get_ports [list {databits[0]}]]
startgroup
set_property package_pin V16 [get_ports reset]
endgroup
set_property pulltype PULLUP [get_ports [list rot_a]]
set_property pulltype PULLUP [get_ports [list rot_b]]
set_property pulltype PULLDOWN [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin N17 [get_ports {bits[3]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {bits[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {bits[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {bits[0]}]
endgroup
set_property pulltype PULLUP [get_ports [list {bits[3]} {bits[2]} {bits[1]} {bits[0]}]]
save_constraints
