

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Sat Feb 15 08:00:39 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.332 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      588|      589| 2.940 us | 2.945 us |  576|  576| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      588|      588|        14|          1|          1|   576|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    642|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     419|    730|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        0|      -|    1131|    256|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1590|   1718|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------+----------------------+---------+-------+-----+-----+-----+
    |fpgaconvnet_ip_dcfYi_U2548  |fpgaconvnet_ip_dcfYi  |        0|      0|  139|  478|    0|
    |fpgaconvnet_ip_ls9j0_U2549  |fpgaconvnet_ip_ls9j0  |        0|      0|  140|  126|    0|
    |fpgaconvnet_ip_shbak_U2550  |fpgaconvnet_ip_shbak  |        0|      0|  140|  126|    0|
    +----------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                       |                      |        0|      0|  419|  730|    0|
    +----------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |add_ln899_fu_309_p2                |     +    |      0|   0|  23|           7|          16|
    |add_ln908_fu_276_p2                |     +    |      0|   0|  39|           7|          32|
    |add_ln915_fu_425_p2                |     +    |      0|   0|  11|          11|          11|
    |lsb_index_fu_241_p2                |     +    |      0|   0|  39|           7|          32|
    |m_2_fu_378_p2                      |     +    |      0|   0|  71|          64|          64|
    |pixel_index_fu_155_p2              |     +    |      0|   0|  14|          10|           1|
    |sub_ln894_fu_222_p2                |     -    |      0|   0|  39|           5|          32|
    |sub_ln897_fu_235_p2                |     -    |      0|   0|  15|           3|           5|
    |sub_ln908_fu_281_p2                |     -    |      0|   0|  39|           6|          32|
    |sub_ln915_fu_420_p2                |     -    |      0|   0|  11|           4|          11|
    |tmp_V_fu_174_p2                    |     -    |      0|   0|  23|           1|          16|
    |a_fu_291_p2                        |    and   |      0|   0|   2|           1|           1|
    |and_ln899_fu_321_p2                |    and   |      0|   0|   2|           1|           1|
    |and_ln924_fu_470_p2                |    and   |      0|   0|   2|           1|           1|
    |ap_condition_290                   |    and   |      0|   0|   2|           1|           1|
    |ap_predicate_op30_write_state3     |    and   |      0|   0|   2|           1|           1|
    |p_Result_4_fu_265_p2               |    and   |      0|   0|  16|          16|          16|
    |l_fu_210_p3                        |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln49_fu_161_p2                |   icmp   |      0|   0|  13|          10|          10|
    |icmp_ln885_fu_169_p2               |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln897_1_fu_270_p2             |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln897_fu_286_p2               |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln908_fu_347_p2               |   icmp   |      0|   0|  18|          32|           1|
    |icmp_ln924_1_fu_430_p2             |   icmp   |      0|   0|  29|          52|           1|
    |icmp_ln924_fu_461_p2               |   icmp   |      0|   0|  13|          11|           2|
    |lshr_ln897_fu_259_p2               |   lshr   |      0|   0|  35|           2|          16|
    |ap_block_pp0_stage0_00001          |    or    |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter13  |    or    |      0|   0|   2|           1|           1|
    |ap_predicate_op32_write_state3     |    or    |      0|   0|   2|           1|           1|
    |or_ln899_fu_327_p2                 |    or    |      0|   0|   2|           1|           1|
    |or_ln924_fu_466_p2                 |    or    |      0|   0|   2|           1|           1|
    |m_1_fu_369_p3                      |  select  |      0|   0|  64|           1|          64|
    |select_ln915_fu_402_p3             |  select  |      0|   0|  10|           1|          10|
    |tmp_V_133_fu_186_p3                |  select  |      0|   0|  16|           1|          16|
    |ap_enable_pp0                      |    xor   |      0|   0|   2|           1|           2|
    |xor_ln899_fu_303_p2                |    xor   |      0|   0|   2|           1|           2|
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |Total                              |          |      0|  40| 642|         358|         405|
    +-----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13                 |   9|          2|    1|          2|
    |ap_phi_mux_pixel_index_01_phi_fu_140_p6  |  15|          3|   10|         30|
    |in_V_V_blk_n                             |   9|          2|    1|          2|
    |out_V_V_blk_n                            |   9|          2|    1|          2|
    |out_V_V_din                              |  15|          3|   16|         48|
    |pixel_index_01_reg_136                   |   9|          2|   10|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         19|   41|        109|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln908_reg_559                  |  32|   0|   32|          0|
    |add_ln915_reg_619                  |  11|   0|   11|          0|
    |and_ln924_reg_640                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |icmp_ln49_reg_490                  |   1|   0|    1|          0|
    |icmp_ln885_reg_494                 |   1|   0|    1|          0|
    |icmp_ln897_1_reg_554               |   1|   0|    1|          0|
    |icmp_ln908_reg_584                 |   1|   0|    1|          0|
    |icmp_ln908_reg_584_pp0_iter6_reg   |   1|   0|    1|          0|
    |icmp_ln924_1_reg_625               |   1|   0|    1|          0|
    |icmp_ln924_reg_635                 |   1|   0|    1|          0|
    |l_reg_516                          |  32|   0|   32|          0|
    |lsb_index_reg_543                  |  32|   0|   32|          0|
    |lshr_ln908_reg_594                 |  32|   0|   32|          0|
    |m_5_reg_604                        |  63|   0|   63|          0|
    |m_5_reg_604_pp0_iter8_reg          |  63|   0|   63|          0|
    |or_ln_reg_569                      |   1|   0|   32|         31|
    |or_ln_reg_569_pp0_iter6_reg        |   1|   0|   32|         31|
    |p_Result_6_reg_503                 |   1|   0|    1|          0|
    |pixel_index_01_reg_136             |  10|   0|   10|          0|
    |pixel_index_reg_485                |  10|   0|   10|          0|
    |select_ln915_reg_609               |   1|   0|   11|         10|
    |shl_ln908_reg_599                  |  64|   0|   64|          0|
    |sub_ln894_reg_526                  |  32|   0|   32|          0|
    |sub_ln897_reg_538                  |   5|   0|    5|          0|
    |sub_ln908_reg_564                  |  32|   0|   32|          0|
    |tmp_10_reg_549                     |  31|   0|   31|          0|
    |tmp_V_132_reg_476                  |  16|   0|   16|          0|
    |tmp_V_133_reg_508                  |  16|   0|   16|          0|
    |tmp_V_reg_498                      |  16|   0|   16|          0|
    |trunc_ln4_reg_614                  |  52|   0|   52|          0|
    |trunc_ln893_reg_521                |  11|   0|   11|          0|
    |trunc_ln894_reg_533                |  16|   0|   16|          0|
    |trunc_ln894_reg_533_pp0_iter4_reg  |  16|   0|   16|          0|
    |icmp_ln49_reg_490                  |  64|  32|    1|          0|
    |icmp_ln885_reg_494                 |  64|  32|    1|          0|
    |icmp_ln924_1_reg_625               |  64|  32|    1|          0|
    |icmp_ln924_reg_635                 |  64|  32|    1|          0|
    |p_Result_6_reg_503                 |  64|  32|    1|          0|
    |tmp_V_132_reg_476                  |  64|  32|   16|          0|
    |tmp_V_133_reg_508                  |  64|  32|   16|          0|
    |trunc_ln893_reg_521                |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1131| 256|  739|         72|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     relu     | return value |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

