# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 589.5 0.000128 2048 0.1 1990 71680 34.7625 14.3703 355.265 418.187 829.479 829.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 589.5 0.000128 2048 0.1 1990 71424 34.8898 14.3963 408.794 417.865 876.111 876.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 589.5 0.000128 2048 0.1 1990 71680 34.8988 14.3831 427.45 419.12 896.02 896.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 589.5 0.000128 2048 0.1 1990 70656 34.7361 14.3465 393.487 416.416 859.149 859.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 589.5 0.000128 2048 0.1 1990 70400 34.925 14.3801 396.553 416.695 862.718 862.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 589.5 0.000128 2048 0.1 1990 71680 34.8124 14.368 415.514 419.017 883.88 884.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 589.5 0.000128 2048 0.1 1990 71040 34.9 14.39 413.754 417.654 880.865 881.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 589.5 0.000128 2048 0.1 1990 71680 48.0164 14.3823 402.904 418.331 883.806 883.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 589.5 0.000128 2048 0.1 1990 67584 34.8299 14.2889 382.502 412.707 844.498 844.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 589.5 0.000128 2048 0.1 1990 67200 35.0262 14.3053 408.304 416.634 874.43 874.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 589.5 0.000128 2048 0.1 1990 69632 35.1166 14.3772 495.461 418.389 963.513 963.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 589.5 0.000128 2048 0.1 1995 71680 34.8675 14.3626 351.872 419.377 820.645 820.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 589.5 0.000128 2048 0.1 1995 71680 34.9871 14.3878 356.947 419.433 825.92 826.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 589.5 0.000128 2048 0.1 1995 71424 34.9046 14.4179 351.882 418.801 820.171 820.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 589.5 0.000128 2048 0.1 1995 71680 34.9163 14.3803 362.362 418.817 830.648 830.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 589.5 0.000128 2048 0.1 1995 70656 34.9373 14.3601 362.722 417.808 829.995 830.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 589.5 0.000128 2048 0.1 1995 70272 35.0178 14.5203 412.262 417.467 879.437 879.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 589.5 0.000128 2048 0.1 1995 71680 34.9004 14.3852 412.05 419.571 881.077 881.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 589.5 0.000128 2048 0.1 1995 70656 34.7135 14.3442 433.002 416.72 898.944 899.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 589.5 0.000128 2048 0.1 1995 70400 34.9108 14.396 427.835 416.679 893.991 894.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 589.5 0.000128 2048 0.1 1995 71680 34.8026 14.4014 438.047 418.675 906.092 906.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 589.5 0.000128 2048 0.1 1995 71040 34.8951 14.3974 425.536 417.645 892.641 892.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 589.5 0.000128 2048 0.1 1995 69632 35.0715 14.348 400.386 417.881 867.853 867.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 589.5 0.000128 2048 0.1 1995 67584 34.8381 14.3111 456.623 412.715 918.65 918.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 589.5 0.000128 2048 0.1 1995 67200 35.0255 14.3342 455.325 412.735 917.587 917.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 589.5 0.000128 2048 0.1 1995 69632 35.1209 14.3524 429.553 418.381 897.574 897.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 589.5 0.000128 2048 0.1 2000 72704 34.7083 14.3569 339.297 419.095 807.625 807.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 589.5 0.000128 2048 0.1 2000 72320 34.8694 14.4388 378.717 419.168 847.356 847.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 589.5 0.000128 2048 0.1 2000 72192 34.769 14.4466 353.108 418.452 820.947 821.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 589.5 0.000128 2048 0.1 2000 71680 34.9143 14.3824 356.427 418.861 824.745 824.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 589.5 0.000128 2048 0.1 2000 71680 34.7511 14.3528 356.088 418.203 823.565 823.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 589.5 0.000128 2048 0.1 2000 71424 34.8575 14.4118 441.894 417.434 908.761 908.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 589.5 0.000128 2048 0.1 2000 69120 34.7942 14.5326 298.543 414.891 762.926 763.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 589.5 0.000128 2048 0.1 2000 71680 34.8847 14.3739 425.034 419.564 894.02 894.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 589.5 0.000128 2048 0.1 2000 69120 34.6029 14.3335 287.998 413.066 750.162 750.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 589.5 0.000128 2048 0.1 2000 70656 34.7196 14.4615 392.016 416.508 857.87 857.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 589.5 0.000128 2048 0.1 2000 67584 34.835 14.3252 269.908 412.945 732.175 732.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 589.5 0.000128 2048 0.1 2000 70400 34.9197 14.6534 410.14 416.762 876.637 876.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 589.5 0.000128 2048 0.1 2000 67200 35.0074 14.3634 276.89 412.674 739.095 739.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 589.5 0.000128 2048 0.1 2000 71680 34.7856 14.4865 535.66 418.62 1003.71 1003.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 589.5 0.000128 2048 0.1 2000 68096 34.8364 14.322 328.656 414.452 792.431 792.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 589.5 0.000128 2048 0.1 2000 71040 34.8853 14.3796 506.432 417.621 973.483 973.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 589.5 0.000128 2048 0.1 2000 69120 34.661 14.3401 334.98 412.843 796.986 797.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 589.5 0.000128 2048 0.1 2000 71680 34.7579 14.4484 495.205 417.98 962.554 962.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 589.5 0.000128 2048 0.1 2000 69632 35.1364 14.3542 324.948 418.312 792.916 793.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 589.5 0.000128 2048 0.1 2000 67584 34.8476 14.2889 408.102 413.033 870.439 870.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 589.5 0.000128 2048 0.1 2000 67584 34.8912 14.3262 286.992 413.169 749.539 749.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 589.5 0.000128 2048 0.1 2000 67200 35.0297 14.3687 423.222 412.732 885.513 885.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 589.5 0.000128 2048 0.1 2000 64000 35.591 14.2989 286.85 413.558 750.459 750.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 589.5 0.000128 2048 0.1 1992 72192 34.7632 14.3872 330.105 419.251 798.671 798.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 589.5 0.000128 2048 0.1 1992 72320 34.879 14.3845 349.869 419.109 818.412 818.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 589.5 0.000128 2048 0.1 1992 72192 34.7568 14.3746 347.297 418.796 815.391 815.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 589.5 0.000128 2048 0.1 1992 70656 34.7272 14.3892 217.554 416.472 683.309 683.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 589.5 0.000128 2048 0.1 1992 71680 34.8953 14.3852 395.225 418.474 863.15 863.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 589.5 0.000128 2048 0.1 1992 71680 34.7807 14.3626 251.296 418.96 719.564 719.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 589.5 0.000128 2048 0.1 1992 71680 34.7339 14.3708 380.321 418.205 847.797 847.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 589.5 0.000128 2048 0.1 1992 71680 34.7535 14.4241 250.663 417.962 717.962 718.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 589.5 0.000128 2048 0.1 1992 71424 34.8584 14.3785 420.746 417.772 887.923 888.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 589.5 0.000128 2048 0.1 1992 69120 34.796 14.4575 285.716 414.483 749.616 749.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 589.5 0.000128 2048 0.1 1992 71680 34.8998 14.3762 399.595 419.215 868.254 868.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 589.5 0.000128 2048 0.1 1992 69120 34.6083 14.3691 277.5 412.955 739.597 739.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 589.5 0.000128 2048 0.1 1992 70656 34.7197 14.34 509.472 416.871 975.565 975.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 589.5 0.000128 2048 0.1 1992 67584 34.8347 14.2853 309.195 412.646 771.129 771.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 589.5 0.000128 2048 0.1 1992 70400 34.9088 14.4071 498.412 416.689 964.585 964.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 589.5 0.000128 2048 0.1 1992 67200 35.0271 14.4243 323.049 412.666 785.334 785.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 589.5 0.000128 2048 0.1 1992 71680 34.7918 14.3634 497.794 418.919 966.031 966.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 589.5 0.000128 2048 0.1 1992 68096 34.864 14.5736 312.972 414.455 777.03 777.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 589.5 0.000128 2048 0.1 1992 71040 34.8739 14.398 478.114 417.536 945.088 945.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 589.5 0.000128 2048 0.1 1992 69120 34.661 14.4016 302.656 413.121 765.004 765.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 589.5 0.000128 2048 0.1 1992 71680 34.7315 14.3831 461.778 417.968 929.034 929.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 589.5 0.000128 2048 0.1 1992 69632 35.1236 14.3496 300.651 418.626 768.916 769.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 589.5 0.000128 2048 0.1 2000 71168 34.9012 14.3744 370.156 419.484 839.083 839.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 589.5 0.000128 2048 0.1 2000 71040 35.0621 14.3937 333.316 419.498 802.434 802.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 589.5 0.000128 2048 0.1 2000 70400 35.0619 14.3733 213.441 419.205 682.247 682.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 589.5 0.000128 2048 0.1 2000 70656 34.985 14.3589 352.682 418.441 820.639 820.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 589.5 0.000128 2048 0.1 2000 69120 34.9363 14.4874 220.86 416.909 687.354 687.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 589.5 0.000128 2048 0.1 2000 70784 35.038 14.3777 377.913 418.383 845.882 846.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 589.5 0.000128 2048 0.1 2000 69888 35.1251 14.4732 236.196 418.787 704.749 704.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 589.5 0.000128 2048 0.1 2000 70656 34.8722 14.3537 391.884 417.783 859.05 859.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 589.5 0.000128 2048 0.1 2000 69632 35.0753 14.3515 253.518 417.878 720.983 721.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 589.5 0.000128 2048 0.1 2000 70272 35.0025 14.3789 413.887 417.826 881.256 881.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 589.5 0.000128 2048 0.1 2000 69120 34.7942 14.3233 293.441 414.979 757.699 757.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 589.5 0.000128 2048 0.1 2000 70400 35.0819 14.4056 403.987 419.53 873.164 873.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 589.5 0.000128 2048 0.1 2000 66560 34.9915 14.369 270.028 412.964 732.515 732.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 589.5 0.000128 2048 0.1 2000 69120 34.9455 14.4403 485.465 416.518 951.536 951.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 589.5 0.000128 2048 0.1 2000 67584 34.8266 14.2889 316.71 412.659 778.648 778.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 589.5 0.000128 2048 0.1 2000 70400 34.9143 14.3735 493.068 417.093 959.61 959.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 589.5 0.000128 2048 0.1 2000 67200 35.0355 14.3745 319.051 412.736 781.363 781.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 589.5 0.000128 2048 0.1 2000 69888 35.1182 14.4468 475.583 418.625 943.944 944.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 589.5 0.000128 2048 0.1 2000 68096 34.8542 14.3439 306.386 414.111 769.859 770
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 589.5 0.000128 2048 0.1 2000 69120 35.2242 14.3944 456.714 418.002 924.502 924.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 589.5 0.000128 2048 0.1 2000 65280 35.2485 14.3034 284.117 412.799 746.631 746.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 589.5 0.000128 2048 0.1 2000 69632 35.0643 14.3427 440.369 418.454 908.397 908.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 589.5 0.000128 2048 0.1 2000 69632 35.1163 14.4511 307.896 418.31 775.941 776.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 589.5 0.000128 2048 0.1 2016 70656 35.0018 14.3655 323.94 419.485 792.96 793.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 589.5 0.000128 2048 0.1 2016 69632 35.0512 14.3855 205.594 418.145 673.345 673.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 589.5 0.000128 2048 0.1 2016 71040 35.0602 14.4138 333.405 419.162 802.203 802.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 589.5 0.000128 2048 0.1 2016 70400 35.0547 14.3939 211.379 419.557 680.545 680.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 589.5 0.000128 2048 0.1 2016 70656 34.9554 14.3693 359.281 418.346 827.116 827.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 589.5 0.000128 2048 0.1 2016 69120 34.9289 14.3296 226.552 416.511 692.49 692.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 589.5 0.000128 2048 0.1 2016 70784 35.0333 14.422 355.888 418.371 823.882 824.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 589.5 0.000128 2048 0.1 2016 69888 35.1211 14.3648 223.357 418.672 691.676 691.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 589.5 0.000128 2048 0.1 2016 69888 35.2005 14.4016 184.008 418.768 652.539 652.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 589.5 0.000128 2048 0.1 2016 69632 35.0516 14.4026 350.593 418.104 818.314 818.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 589.5 0.000128 2048 0.1 2016 69632 35.0779 14.3586 234.153 417.868 701.619 701.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 589.5 0.000128 2048 0.1 2016 67584 34.8311 14.3005 189.842 416.694 655.833 655.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 589.5 0.000128 2048 0.1 2016 70272 34.9876 14.3749 513.093 417.77 980.396 980.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 589.5 0.000128 2048 0.1 2016 69120 34.7709 14.3058 315.572 414.717 779.529 779.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 589.5 0.000128 2048 0.1 2016 69120 35.2698 14.4974 260.067 418.24 728.228 728.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 589.5 0.000128 2048 0.1 2016 70400 35.0714 14.4257 477.386 419.15 946.196 946.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 589.5 0.000128 2048 0.1 2016 66560 35.0104 14.3299 306.044 412.484 768.028 768.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 589.5 0.000128 2048 0.1 2016 65280 35.2604 14.4445 250.221 412.777 712.866 712.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 589.5 0.000128 2048 0.1 2016 69120 34.9355 14.3362 444.797 416.576 910.811 910.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 589.5 0.000128 2048 0.1 2016 67584 34.8239 14.4781 281.854 412.963 744.284 744.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 589.5 0.000128 2048 0.1 2016 64512 34.9618 14.2608 236.233 408.789 694.415 694.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 589.5 0.000128 2048 0.1 2016 68800 35.2675 14.3688 437.316 416.757 903.876 904.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 589.5 0.000128 2048 0.1 2016 67200 35.0086 14.322 293.075 412.678 755.24 755.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 589.5 0.000128 2048 0.1 2016 67200 35.0782 14.334 245.728 412.945 708.249 708.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 589.5 0.000128 2048 0.1 2016 69888 35.1295 14.3884 428.212 418.914 896.815 896.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 589.5 0.000128 2048 0.1 2016 68096 34.84 14.3328 289.891 414.015 753.245 753.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 589.5 0.000128 2048 0.1 2016 69888 35.2137 14.3686 248.032 419.128 716.902 717.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 589.5 0.000128 2048 0.1 2016 69120 35.2518 14.3952 414.919 417.956 882.686 882.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 589.5 0.000128 2048 0.1 2016 65280 35.2465 14.2847 282.789 412.842 745.327 745.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 589.5 0.000128 2048 0.1 2016 69120 35.3065 14.4957 246.761 418.653 715.384 715.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 589.5 0.000128 2048 0.1 2016 69632 35.071 14.3695 423.196 418.372 891.17 891.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 589.5 0.000128 2048 0.1 2016 69632 35.1206 14.4979 287.336 418.847 755.97 756.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 589.5 0.000128 2048 0.1 2016 67584 34.8883 14.2793 250.565 413.559 713.454 713.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 589.5 0.000128 2048 0.1 2000 71168 34.8998 14.3507 332.533 419.443 801.395 801.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 589.5 0.000128 2048 0.1 2000 70656 34.8572 14.4464 210.887 417.779 678.132 678.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 589.5 0.000128 2048 0.1 2000 71040 35.0287 14.3899 373.656 419.114 842.356 842.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 589.5 0.000128 2048 0.1 2000 70400 35.0738 14.3647 238.186 419.295 707.085 707.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 589.5 0.000128 2048 0.1 2000 69120 35.2266 14.3995 192.122 417.608 659.519 659.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 589.5 0.000128 2048 0.1 2000 70656 34.9709 14.4773 344.848 418.508 812.972 813.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 589.5 0.000128 2048 0.1 2000 69120 34.9257 14.3304 222.071 416.831 688.328 688.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 589.5 0.000128 2048 0.1 2000 69120 34.7812 14.3536 181.786 414.892 645.975 646.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 589.5 0.000128 2048 0.1 2000 70784 35.0298 14.39 496.8 418.464 964.851 964.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 589.5 0.000128 2048 0.1 2000 69888 35.1068 14.3674 309.111 418.524 777.275 777.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 589.5 0.000128 2048 0.1 2000 69888 35.1982 14.3835 251.097 419.226 720.067 720.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 589.5 0.000128 2048 0.1 2000 70656 34.8781 14.3688 462.695 418.199 930.306 930.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 589.5 0.000128 2048 0.1 2000 69632 35.0691 14.4239 287.959 417.928 755.543 755.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 589.5 0.000128 2048 0.1 2000 67584 34.8375 14.3409 227.43 412.681 689.453 689.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 589.5 0.000128 2048 0.1 2000 70272 35.0006 14.3716 471.119 417.474 938.128 938.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 589.5 0.000128 2048 0.1 2000 69120 34.8054 14.3298 304.109 414.968 768.376 768.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 589.5 0.000128 2048 0.1 2000 69120 35.2503 14.3877 268.317 417.921 736.044 736.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 589.5 0.000128 2048 0.1 2000 64512 34.9279 14.2787 221.267 409.103 679.746 679.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 589.5 0.000128 2048 0.1 2000 70400 35.0776 14.4305 445.2 419.566 914.443 914.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 589.5 0.000128 2048 0.1 2000 66560 34.9942 14.4338 284.569 412.466 746.63 746.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 589.5 0.000128 2048 0.1 2000 65280 35.2259 14.2891 234.216 412.691 696.59 696.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 589.5 0.000128 2048 0.1 2000 66560 35.0266 14.2768 235.236 413.305 698.003 698.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 589.5 0.000128 2048 0.1 2000 69120 34.9327 14.3688 409.422 416.427 875.315 875.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 589.5 0.000128 2048 0.1 2000 67584 34.8351 14.3352 284.934 412.648 746.914 747.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 589.5 0.000128 2048 0.1 2000 64512 34.9239 14.2205 225.34 409.306 683.952 684.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 589.5 0.000128 2048 0.1 2000 67584 34.8759 14.294 223.352 413.161 685.847 685.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 589.5 0.000128 2048 0.1 2000 68800 35.2877 14.3743 423.324 417.012 890.163 890.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 589.5 0.000128 2048 0.1 2000 67200 35.0002 14.3361 284.536 412.742 746.776 746.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 589.5 0.000128 2048 0.1 2000 67200 35.1065 14.3344 243.97 413.291 706.866 707.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 589.5 0.000128 2048 0.1 2000 64000 35.569 14.3044 214.967 413.587 678.582 678.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 589.5 0.000128 2048 0.1 2016 69632 35.1542 14.3569 353.954 419.08 822.715 822.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 589.5 0.000128 2048 0.1 2016 68608 35.222 14.4402 224.668 417.801 692.296 692.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 589.5 0.000128 2048 0.1 2016 67584 35.2083 14.4256 183.353 416.426 649.575 649.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 589.5 0.000128 2048 0.1 2016 69120 35.3764 14.3892 338.213 419.427 807.565 807.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 589.5 0.000128 2048 0.1 2016 69120 35.2945 14.379 222.975 419.18 691.997 692.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 589.5 0.000128 2048 0.1 2016 67200 35.5246 14.3852 176.468 417.603 644.147 644.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 589.5 0.000128 2048 0.1 2016 69120 35.2463 14.3627 474.904 418.837 943.519 943.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 589.5 0.000128 2048 0.1 2016 67584 35.2428 14.4097 291.918 416.465 758.199 758.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 589.5 0.000128 2048 0.1 2016 66816 35.1602 14.3196 232.726 414.582 696.952 697.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 589.5 0.000128 2048 0.1 2016 64512 35.3678 14.2888 190.845 412.651 653.314 653.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 589.5 0.000128 2048 0.1 2016 68992 35.3339 14.4126 439.026 418.4 907.343 907.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 589.5 0.000128 2048 0.1 2016 68096 35.4246 14.3606 272.772 418.587 741.316 741.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 589.5 0.000128 2048 0.1 2016 67200 35.6497 14.4193 221.965 418.828 691.022 691.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 589.5 0.000128 2048 0.1 2016 64512 35.455 14.3284 192.107 414.125 656.178 656.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 589.5 0.000128 2048 0.1 2016 68608 35.2268 14.3929 420.278 417.738 887.804 887.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 589.5 0.000128 2048 0.1 2016 67584 35.425 14.344 267.479 418.308 735.731 735.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 589.5 0.000128 2048 0.1 2016 64512 35.3679 14.4855 213.651 412.633 676.305 676.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 589.5 0.000128 2048 0.1 2016 65536 35.7979 14.3483 192.497 418.636 661.446 661.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 589.5 0.000128 2048 0.1 2016 67968 35.4345 14.4625 408.899 417.544 876.513 876.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 589.5 0.000128 2048 0.1 2016 66816 35.1551 14.3401 282.455 414.849 746.961 747.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 589.5 0.000128 2048 0.1 2016 65664 35.8082 14.4008 234.351 418.256 702.981 703.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 589.5 0.000128 2048 0.1 2016 64512 34.9397 14.2102 231.724 409.102 690.139 690.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 589.5 0.000128 2048 0.1 2016 69120 35.3116 14.3852 412.47 419.158 881.491 881.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 589.5 0.000128 2048 0.1 2016 66560 34.9831 14.2909 284.116 412.953 746.513 746.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 589.5 0.000128 2048 0.1 2016 65280 35.2371 14.293 231.999 412.839 694.524 694.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 589.5 0.000128 2048 0.1 2016 66560 35.0218 14.3483 222.542 413.388 685.464 685.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 589.5 0.000128 2048 0.1 2000 68608 35.3479 14.3628 362.95 419.148 831.975 832.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 589.5 0.000128 2048 0.1 2000 67584 35.4079 14.3668 228.029 417.861 695.828 695.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 589.5 0.000128 2048 0.1 2000 67584 35.2136 14.3549 187.718 416.897 654.353 654.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 589.5 0.000128 2048 0.1 2000 68480 35.5087 14.3913 337.413 419.513 806.997 807.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 589.5 0.000128 2048 0.1 2000 67840 35.5023 14.4593 215.728 419.272 685.13 685.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 589.5 0.000128 2048 0.1 2000 67200 35.5053 14.4279 177.918 418.004 646.026 646.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 589.5 0.000128 2048 0.1 2000 64000 35.4457 14.2889 146.271 412.961 609.129 609.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 589.5 0.000128 2048 0.1 2000 68352 35.3585 14.3644 461.984 418.573 930.441 930.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 589.5 0.000128 2048 0.1 2000 67584 35.2443 14.3462 285.517 416.447 751.728 751.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 589.5 0.000128 2048 0.1 2000 66816 35.1675 14.353 229.513 414.928 694.13 694.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 589.5 0.000128 2048 0.1 2000 64512 35.3716 14.2909 188.742 413.035 651.602 651.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 589.5 0.000128 2048 0.1 2000 68096 35.5219 14.4081 421.8 418.355 890.254 890.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 589.5 0.000128 2048 0.1 2000 68096 35.4199 14.4556 267.814 418.913 736.767 736.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 589.5 0.000128 2048 0.1 2000 67200 35.6538 14.3852 216.718 418.78 685.705 685.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 589.5 0.000128 2048 0.1 2000 64512 35.4656 14.3421 188.537 414.426 652.936 653.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 589.5 0.000128 2048 0.1 2000 67584 35.4159 14.3503 414.245 418.125 882.3 882.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 589.5 0.000128 2048 0.1 2000 67584 35.4223 14.5126 268.972 418.293 737.362 737.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 589.5 0.000128 2048 0.1 2000 64512 35.374 14.3029 217.841 413.04 680.721 680.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 589.5 0.000128 2048 0.1 2000 65536 35.8086 14.3407 194.21 418.375 662.908 663.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 589.5 0.000128 2048 0.1 2000 67968 35.4273 14.4998 428.65 417.477 896.216 896.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 589.5 0.000128 2048 0.1 2000 66816 35.1699 14.3387 299.737 414.582 763.995 764.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 589.5 0.000128 2048 0.1 2000 65664 35.8283 14.3831 242.175 417.993 710.54 710.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 589.5 0.000128 2048 0.1 2000 64512 34.954 14.3188 229.435 408.787 687.666 687.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 589.5 0.000128 2048 0.1 2000 63360 36.2931 14.396 206.451 418.557 675.861 675.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 589.5 0.000128 2048 0.1 2000 67840 35.5058 14.4428 412.968 419.178 882.258 882.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 589.5 0.000128 2048 0.1 2000 64000 35.4477 14.2747 271.066 412.906 733.855 733.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 589.5 0.000128 2048 0.1 2000 65280 35.2394 14.3401 233.514 412.839 696.095 696.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 589.5 0.000128 2048 0.1 2000 61440 35.8829 14.2906 203.565 413.351 667.249 667.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 589.5 0.000128 2048 0.1 2000 64000 35.5691 14.4128 204.236 413.56 667.945 668.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 589.5 0.000128 2048 0.1 2040 69120 35.2429 14.7659 339.841 419.16 809.175 809.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 589.5 0.000128 2048 0.1 2040 68608 35.2127 14.3588 223.002 417.85 690.595 690.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 589.5 0.000128 2048 0.1 2040 67584 35.22 14.3483 177.428 416.567 643.727 643.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 589.5 0.000128 2048 0.1 2040 67584 35.415 14.4459 154.548 418.317 622.888 623.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 589.5 0.000128 2048 0.1 2040 69120 35.3699 14.3854 473.208 419.467 942.6 942.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 589.5 0.000128 2048 0.1 2040 69120 35.3127 14.3852 295.026 419.208 764.1 764.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 589.5 0.000128 2048 0.1 2040 67200 35.5271 14.3824 233.028 417.903 701.004 701.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 589.5 0.000128 2048 0.1 2040 66560 34.9766 14.3414 196.589 412.626 658.696 658.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 589.5 0.000128 2048 0.1 2040 69120 35.2373 14.4945 433.058 418.441 901.396 901.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 589.5 0.000128 2048 0.1 2040 67584 35.2267 14.3365 266.917 416.514 733.154 733.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 589.5 0.000128 2048 0.1 2040 66816 35.1604 14.3047 216.583 414.979 681.197 681.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 589.5 0.000128 2048 0.1 2040 64512 35.3806 14.3636 189.035 412.703 651.653 651.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 589.5 0.000128 2048 0.1 2040 65280 35.2387 14.3032 164.233 413.046 626.987 627.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 589.5 0.000128 2048 0.1 2040 68992 35.351 14.3811 413.714 418.403 882.008 882.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 589.5 0.000128 2048 0.1 2040 68096 35.4157 14.3688 261.2 418.685 729.83 729.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 589.5 0.000128 2048 0.1 2040 67200 35.634 14.4404 214.712 418.821 683.775 683.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 589.5 0.000128 2048 0.1 2040 64512 35.4789 14.3749 181.66 414.503 646.174 646.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 589.5 0.000128 2048 0.1 2040 62720 35.4315 14.2361 156.827 409.515 616.176 616.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 589.5 0.000128 2048 0.1 2040 68608 35.2297 14.3544 387.727 418.191 855.664 855.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 589.5 0.000128 2048 0.1 2040 67584 35.4096 14.4261 259.197 418.039 727.232 727.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 589.5 0.000128 2048 0.1 2040 64512 35.3663 14.3527 206.498 412.56 668.942 669.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 589.5 0.000128 2048 0.1 2040 65536 35.7986 14.3863 193.675 418.671 663.024 663.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 589.5 0.000128 2048 0.1 2040 66560 35.041 14.2943 179.82 412.9 642.221 642.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 589.5 0.000128 2048 0.1 2048 67072 35.5717 14.5568 326.361 419.089 795.745 795.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 589.5 0.000128 2048 0.1 2048 66560 35.5606 14.3831 208.772 418.198 677.081 677.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 589.5 0.000128 2048 0.1 2048 66048 35.4755 14.3414 170.144 416.916 637.042 637.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 589.5 0.000128 2048 0.1 2048 65536 35.7608 14.361 147.73 418.318 616.331 616.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 589.5 0.000128 2048 0.1 2048 67200 35.7126 14.389 444.41 419.111 913.782 913.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 589.5 0.000128 2048 0.1 2048 66560 35.7252 14.4302 269.633 419.193 739.156 739.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 589.5 0.000128 2048 0.1 2048 65280 35.8466 14.3948 216.717 417.965 685.086 685.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 589.5 0.000128 2048 0.1 2048 64000 35.4158 14.2816 183.879 412.626 646.374 646.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 589.5 0.000128 2048 0.1 2048 64000 35.5987 14.3291 167.612 413.027 630.728 630.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 589.5 0.000128 2048 0.1 2048 66816 35.6308 14.3791 406.091 418.456 874.72 874.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 589.5 0.000128 2048 0.1 2048 66048 35.4939 14.3647 250.049 416.914 716.982 717.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 589.5 0.000128 2048 0.1 2048 64512 35.5861 14.3032 201.973 414.896 666.926 667.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 589.5 0.000128 2048 0.1 2048 64512 35.3791 14.3158 182.009 412.644 644.515 644.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 589.5 0.000128 2048 0.1 2048 61440 35.8797 14.2821 151.068 413.03 614.425 614.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 589.5 0.000128 2048 0.1 2048 66304 35.8399 14.388 380.59 418.528 849.516 849.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 589.5 0.000128 2048 0.1 2048 66304 35.72 14.4404 240.876 418.611 709.815 709.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 589.5 0.000128 2048 0.1 2048 64512 36.0848 14.4282 197.394 418.823 666.892 667.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 589.5 0.000128 2048 0.1 2048 64512 35.4596 14.3032 174.599 414.502 639.025 639.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 589.5 0.000128 2048 0.1 2048 62720 35.4484 14.3462 150.677 409.744 610.376 610.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 589.5 0.000128 2048 0.1 2048 66560 35.5711 14.3524 373.468 417.815 841.375 841.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 589.5 0.000128 2048 0.1 2048 65536 35.7612 14.3561 247.164 418.364 715.808 715.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 589.5 0.000128 2048 0.1 2048 64512 35.3608 14.2988 201.657 412.653 664.133 664.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 589.5 0.000128 2048 0.1 2048 65536 35.7987 14.3544 188.428 418.317 657.06 657.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 589.5 0.000128 2048 0.1 2048 61440 35.8744 14.3196 163.292 413.314 626.959 627.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 589.5 0.000128 2048 0.1 2048 61440 35.9173 14.3768 155.192 413.562 619.213 619.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 589.5 0.000128 2048 0.1 2048 64512 36.0736 14.3676 461.682 419.442 931.738 931.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 589.5 0.000128 2048 0.1 2048 64512 35.9975 14.3684 355.39 419.478 825.404 825.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 589.5 0.000128 2048 0.1 2048 63488 36.0291 14.3557 227.048 417.872 695.469 695.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 589.5 0.000128 2048 0.1 2048 62976 35.9532 14.3416 183.316 416.902 650.674 650.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 589.5 0.000128 2048 0.1 2048 63488 36.0838 14.3708 164.816 418.375 633.811 633.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 589.5 0.000128 2048 0.1 2048 61440 35.8371 14.2787 147.535 412.968 610.789 610.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 589.5 0.000128 2048 0.1 2048 61440 35.8675 14.2844 137.863 412.716 600.891 601.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 589.5 0.000128 2048 0.1 2048 60928 36.0894 14.3052 125.877 414.53 590.967 591.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 589.5 0.000128 2048 0.1 2048 61440 36.5842 14.3544 123.011 418.682 592.799 592.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 589.5 0.000128 2048 0.1 2040 64512 35.4759 14.3667 124.171 414.502 588.679 588.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 589.5 0.000128 2048 0.1 2048 64512 35.4627 14.371 120.987 414.424 585.406 585.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 589.5 0.000128 2048 0.1 2000 62720 35.4425 14.2871 119.614 409.384 578.894 579.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 589.5 0.000128 2048 0.1 2016 62720 35.4424 14.2479 123.523 409.451 582.826 582.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 589.5 0.000128 2048 0.1 2016 69632 35.1597 14.3524 450.813 417.864 918.355 918.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 589.5 0.000128 2048 0.1 2016 61440 35.9188 14.368 201.95 413.418 665.818 665.96
