  logic [2:0] _000_;
  logic [2:0] _000__T ;
  logic [2:0] _000__R ;
  logic [2:0] _000__C ;
  logic [2:0] _000__X ;
  logic [13:0] _000__S ;
  logic _001_;
  logic _001__T ;
  logic _001__R ;
  logic _001__C ;
  logic _001__X ;
  logic [13:0] _001__S ;
  logic _002_;
  logic _002__T ;
  logic _002__R ;
  logic _002__C ;
  logic _002__X ;
  logic [13:0] _002__S ;
  logic [2:0] _003_;
  logic [2:0] _003__T ;
  logic [2:0] _003__R ;
  logic [2:0] _003__C ;
  logic [2:0] _003__X ;
  logic [13:0] _003__S ;
  logic [9:0] _004_;
  logic [9:0] _004__T ;
  logic [9:0] _004__R ;
  logic [9:0] _004__C ;
  logic [9:0] _004__X ;
  logic [13:0] _004__S ;
  logic [3:0] _005_;
  logic [3:0] _005__T ;
  logic [3:0] _005__R ;
  logic [3:0] _005__C ;
  logic [3:0] _005__X ;
  logic [13:0] _005__S ;
  logic [1:0] _006_;
  logic [1:0] _006__T ;
  logic [1:0] _006__R ;
  logic [1:0] _006__C ;
  logic [1:0] _006__X ;
  logic [13:0] _006__S ;
  logic [1:0] _007_;
  logic [1:0] _007__T ;
  logic [1:0] _007__R ;
  logic [1:0] _007__C ;
  logic [1:0] _007__X ;
  logic [13:0] _007__S ;
  logic _008_;
  logic _008__T ;
  logic _008__R ;
  logic _008__C ;
  logic _008__X ;
  logic [13:0] _008__S ;
  logic [9:0] _009_;
  logic [9:0] _009__T ;
  logic [9:0] _009__R ;
  logic [9:0] _009__C ;
  logic [9:0] _009__X ;
  logic [13:0] _009__S ;
  logic _010_;
  logic _010__T ;
  logic _010__R ;
  logic _010__C ;
  logic _010__X ;
  logic [13:0] _010__S ;
  logic _011_;
  logic _011__T ;
  logic _011__R ;
  logic _011__C ;
  logic _011__X ;
  logic [13:0] _011__S ;
  logic [9:0] _012_;
  logic [9:0] _012__T ;
  logic [9:0] _012__R ;
  logic [9:0] _012__C ;
  logic [9:0] _012__X ;
  logic [13:0] _012__S ;
  logic [9:0] _013_;
  logic [9:0] _013__T ;
  logic [9:0] _013__R ;
  logic [9:0] _013__C ;
  logic [9:0] _013__X ;
  logic [13:0] _013__S ;
  logic [2:0] _014_;
  logic [2:0] _014__T ;
  logic [2:0] _014__R ;
  logic [2:0] _014__C ;
  logic [2:0] _014__X ;
  logic [13:0] _014__S ;
  logic [3:0] _015_;
  logic [3:0] _015__T ;
  logic [3:0] _015__R ;
  logic [3:0] _015__C ;
  logic [3:0] _015__X ;
  logic [13:0] _015__S ;
  logic _016_;
  logic _016__T ;
  logic _016__R ;
  logic _016__C ;
  logic _016__X ;
  logic [13:0] _016__S ;
  logic _017_;
  logic _017__T ;
  logic _017__R ;
  logic _017__C ;
  logic _017__X ;
  logic [13:0] _017__S ;
  logic _018_;
  logic _018__T ;
  logic _018__R ;
  logic _018__C ;
  logic _018__X ;
  logic [13:0] _018__S ;
  logic _019_;
  logic _019__T ;
  logic _019__R ;
  logic _019__C ;
  logic _019__X ;
  logic [13:0] _019__S ;
  logic _020_;
  logic _020__T ;
  logic _020__R ;
  logic _020__C ;
  logic _020__X ;
  logic [13:0] _020__S ;
  logic _021_;
  logic _021__T ;
  logic _021__R ;
  logic _021__C ;
  logic _021__X ;
  logic [13:0] _021__S ;
  logic _022_;
  logic _022__T ;
  logic _022__R ;
  logic _022__C ;
  logic _022__X ;
  logic [13:0] _022__S ;
  logic _023_;
  logic _023__T ;
  logic _023__R ;
  logic _023__C ;
  logic _023__X ;
  logic [13:0] _023__S ;
  logic _024_;
  logic _024__T ;
  logic _024__R ;
  logic _024__C ;
  logic _024__X ;
  logic [13:0] _024__S ;
  logic _025_;
  logic _025__T ;
  logic _025__R ;
  logic _025__C ;
  logic _025__X ;
  logic [13:0] _025__S ;
  logic _026_;
  logic _026__T ;
  logic _026__R ;
  logic _026__C ;
  logic _026__X ;
  logic [13:0] _026__S ;
  logic _027_;
  logic _027__T ;
  logic _027__R ;
  logic _027__C ;
  logic _027__X ;
  logic [13:0] _027__S ;
  logic _028_;
  logic _028__T ;
  logic _028__R ;
  logic _028__C ;
  logic _028__X ;
  logic [13:0] _028__S ;
  logic _029_;
  logic _029__T ;
  logic _029__R ;
  logic _029__C ;
  logic _029__X ;
  logic [13:0] _029__S ;
  logic _030_;
  logic _030__T ;
  logic _030__R ;
  logic _030__C ;
  logic _030__X ;
  logic [13:0] _030__S ;
  logic _031_;
  logic _031__T ;
  logic _031__R ;
  logic _031__C ;
  logic _031__X ;
  logic [13:0] _031__S ;
  logic _032_;
  logic _032__T ;
  logic _032__R ;
  logic _032__C ;
  logic _032__X ;
  logic [13:0] _032__S ;
  logic _033_;
  logic _033__T ;
  logic _033__R ;
  logic _033__C ;
  logic _033__X ;
  logic [13:0] _033__S ;
  logic _034_;
  logic _034__T ;
  logic _034__R ;
  logic _034__C ;
  logic _034__X ;
  logic [13:0] _034__S ;
  logic _035_;
  logic _035__T ;
  logic _035__R ;
  logic _035__C ;
  logic _035__X ;
  logic [13:0] _035__S ;
  logic _036_;
  logic _036__T ;
  logic _036__R ;
  logic _036__C ;
  logic _036__X ;
  logic [13:0] _036__S ;
  logic _037_;
  logic _037__T ;
  logic _037__R ;
  logic _037__C ;
  logic _037__X ;
  logic [13:0] _037__S ;
  logic _038_;
  logic _038__T ;
  logic _038__R ;
  logic _038__C ;
  logic _038__X ;
  logic [13:0] _038__S ;
  logic [3:0] _039_;
  logic [3:0] _039__T ;
  logic [3:0] _039__R ;
  logic [3:0] _039__C ;
  logic [3:0] _039__X ;
  logic [13:0] _039__S ;
  logic [3:0] _040_;
  logic [3:0] _040__T ;
  logic [3:0] _040__R ;
  logic [3:0] _040__C ;
  logic [3:0] _040__X ;
  logic [13:0] _040__S ;
  logic [3:0] _041_;
  logic [3:0] _041__T ;
  logic [3:0] _041__R ;
  logic [3:0] _041__C ;
  logic [3:0] _041__X ;
  logic [13:0] _041__S ;
  logic _042_;
  logic _042__T ;
  logic _042__R ;
  logic _042__C ;
  logic _042__X ;
  logic [13:0] _042__S ;
  logic _043_;
  logic _043__T ;
  logic _043__R ;
  logic _043__C ;
  logic _043__X ;
  logic [13:0] _043__S ;
  logic _044_;
  logic _044__T ;
  logic _044__R ;
  logic _044__C ;
  logic _044__X ;
  logic [13:0] _044__S ;
  logic _045_;
  logic _045__T ;
  logic _045__R ;
  logic _045__C ;
  logic _045__X ;
  logic [13:0] _045__S ;
  logic _046_;
  logic _046__T ;
  logic _046__R ;
  logic _046__C ;
  logic _046__X ;
  logic [13:0] _046__S ;
  logic _047_;
  logic _047__T ;
  logic _047__R ;
  logic _047__C ;
  logic _047__X ;
  logic [13:0] _047__S ;
  logic _048_;
  logic _048__T ;
  logic _048__R ;
  logic _048__C ;
  logic _048__X ;
  logic [13:0] _048__S ;
  logic _049_;
  logic _049__T ;
  logic _049__R ;
  logic _049__C ;
  logic _049__X ;
  logic [13:0] _049__S ;
  logic [4:0] _050_;
  logic [4:0] _050__T ;
  logic [4:0] _050__R ;
  logic [4:0] _050__C ;
  logic [4:0] _050__X ;
  logic [13:0] _050__S ;
  logic _051_;
  logic _051__T ;
  logic _051__R ;
  logic _051__C ;
  logic _051__X ;
  logic [13:0] _051__S ;
  logic _052_;
  logic _052__T ;
  logic _052__R ;
  logic _052__C ;
  logic _052__X ;
  logic [13:0] _052__S ;
  logic _053_;
  logic _053__T ;
  logic _053__R ;
  logic _053__C ;
  logic _053__X ;
  logic [13:0] _053__S ;
  logic _054_;
  logic _054__T ;
  logic _054__R ;
  logic _054__C ;
  logic _054__X ;
  logic [13:0] _054__S ;
  logic _055_;
  logic _055__T ;
  logic _055__R ;
  logic _055__C ;
  logic _055__X ;
  logic [13:0] _055__S ;
  logic _056_;
  logic _056__T ;
  logic _056__R ;
  logic _056__C ;
  logic _056__X ;
  logic [13:0] _056__S ;
  logic _057_;
  logic _057__T ;
  logic _057__R ;
  logic _057__C ;
  logic _057__X ;
  logic [13:0] _057__S ;
  logic _058_;
  logic _058__T ;
  logic _058__R ;
  logic _058__C ;
  logic _058__X ;
  logic [13:0] _058__S ;
  logic [2:0] _059_;
  logic [2:0] _059__T ;
  logic [2:0] _059__R ;
  logic [2:0] _059__C ;
  logic [2:0] _059__X ;
  logic [13:0] _059__S ;
  logic _060_;
  logic _060__T ;
  logic _060__R ;
  logic _060__C ;
  logic _060__X ;
  logic [13:0] _060__S ;
  logic _061_;
  logic _061__T ;
  logic _061__R ;
  logic _061__C ;
  logic _061__X ;
  logic [13:0] _061__S ;
  logic _062_;
  logic _062__T ;
  logic _062__R ;
  logic _062__C ;
  logic _062__X ;
  logic [13:0] _062__S ;
  logic _063_;
  logic _063__T ;
  logic _063__R ;
  logic _063__C ;
  logic _063__X ;
  logic [13:0] _063__S ;
  logic _064_;
  logic _064__T ;
  logic _064__R ;
  logic _064__C ;
  logic _064__X ;
  logic [13:0] _064__S ;
  logic _065_;
  logic _065__T ;
  logic _065__R ;
  logic _065__C ;
  logic _065__X ;
  logic [13:0] _065__S ;
  logic _066_;
  logic _066__T ;
  logic _066__R ;
  logic _066__C ;
  logic _066__X ;
  logic [13:0] _066__S ;
  logic [1:0] _067_;
  logic [1:0] _067__T ;
  logic [1:0] _067__R ;
  logic [1:0] _067__C ;
  logic [1:0] _067__X ;
  logic [13:0] _067__S ;
  logic [1:0] _068_;
  logic [1:0] _068__T ;
  logic [1:0] _068__R ;
  logic [1:0] _068__C ;
  logic [1:0] _068__X ;
  logic [13:0] _068__S ;
  logic [1:0] _069_;
  logic [1:0] _069__T ;
  logic [1:0] _069__R ;
  logic [1:0] _069__C ;
  logic [1:0] _069__X ;
  logic [13:0] _069__S ;
  logic [1:0] _070_;
  logic [1:0] _070__T ;
  logic [1:0] _070__R ;
  logic [1:0] _070__C ;
  logic [1:0] _070__X ;
  logic [13:0] _070__S ;
  logic _071_;
  logic _071__T ;
  logic _071__R ;
  logic _071__C ;
  logic _071__X ;
  logic [13:0] _071__S ;
  logic _072_;
  logic _072__T ;
  logic _072__R ;
  logic _072__C ;
  logic _072__X ;
  logic [13:0] _072__S ;
  logic _073_;
  logic _073__T ;
  logic _073__R ;
  logic _073__C ;
  logic _073__X ;
  logic [13:0] _073__S ;
  logic _074_;
  logic _074__T ;
  logic _074__R ;
  logic _074__C ;
  logic _074__X ;
  logic [13:0] _074__S ;
  logic [3:0] _075_;
  logic [3:0] _075__T ;
  logic [3:0] _075__R ;
  logic [3:0] _075__C ;
  logic [3:0] _075__X ;
  logic [13:0] _075__S ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_T ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_R ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_C ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_S ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_T ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_R ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_C ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_S ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_T ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_R ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_C ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_S ;
  logic [3:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl;
  logic [3:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_T ;
  logic [3:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_R ;
  logic [3:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C ;
  logic [3:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_S ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_S ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_T ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_R ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_C ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_S ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_T ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_R ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_C ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_S ;
  logic [4:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl;
  logic [4:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_T ;
  logic [4:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_R ;
  logic [4:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C ;
  logic [4:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_S ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_T ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_S ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_S ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_T ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_R ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C ;
  logic FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_S ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_T ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_R ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_C ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_S ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_T ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_R ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_S ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_T ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_R ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_C ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_S ;
  logic [22:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2;
  logic [22:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_T ;
  logic [22:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_R ;
  logic [22:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_C ;
  logic [22:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X ;
  logic [13:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_S ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_T ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X ;
  logic [13:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_S ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_T ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X ;
  logic [13:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_S ;
  logic IsDenorm_5U_23U_land_lpi_1_dfm;
  logic IsDenorm_5U_23U_land_lpi_1_dfm_T ;
  logic IsDenorm_5U_23U_land_lpi_1_dfm_R ;
  logic IsDenorm_5U_23U_land_lpi_1_dfm_C ;
  logic IsDenorm_5U_23U_land_lpi_1_dfm_X ;
  logic [13:0] IsDenorm_5U_23U_land_lpi_1_dfm_S ;
  logic IsInf_5U_23U_land_lpi_1_dfm;
  logic IsInf_5U_23U_land_lpi_1_dfm_T ;
  logic IsInf_5U_23U_land_lpi_1_dfm_R ;
  logic IsInf_5U_23U_land_lpi_1_dfm_C ;
  logic IsInf_5U_23U_land_lpi_1_dfm_X ;
  logic [13:0] IsInf_5U_23U_land_lpi_1_dfm_S ;
  logic IsNaN_5U_23U_IsNaN_5U_23U_nand_cse;
  logic IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_T ;
  logic IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R ;
  logic IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C ;
  logic IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X ;
  logic [13:0] IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_S ;
  logic IsNaN_5U_23U_aelse_not_2_nl;
  logic IsNaN_5U_23U_aelse_not_2_nl_T ;
  logic IsNaN_5U_23U_aelse_not_2_nl_R ;
  logic IsNaN_5U_23U_aelse_not_2_nl_C ;
  logic IsNaN_5U_23U_aelse_not_2_nl_X ;
  logic [13:0] IsNaN_5U_23U_aelse_not_2_nl_S ;
  logic IsNaN_5U_23U_land_lpi_1_dfm;
  logic IsNaN_5U_23U_land_lpi_1_dfm_T ;
  logic IsNaN_5U_23U_land_lpi_1_dfm_R ;
  logic IsNaN_5U_23U_land_lpi_1_dfm_C ;
  logic IsNaN_5U_23U_land_lpi_1_dfm_X ;
  logic [13:0] IsNaN_5U_23U_land_lpi_1_dfm_S ;
  logic IsNaN_5U_23U_nor_tmp;
  logic IsNaN_5U_23U_nor_tmp_T ;
  logic IsNaN_5U_23U_nor_tmp_R ;
  logic IsNaN_5U_23U_nor_tmp_C ;
  logic IsNaN_5U_23U_nor_tmp_X ;
  logic [13:0] IsNaN_5U_23U_nor_tmp_S ;
  logic IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva;
  logic IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_T ;
  logic IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_R ;
  logic IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_C ;
  logic IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_X ;
  logic [13:0] IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_S ;
  logic and_42_cse;
  logic and_42_cse_T ;
  logic and_42_cse_R ;
  logic and_42_cse_C ;
  logic and_42_cse_X ;
  logic [13:0] and_42_cse_S ;
  logic and_46_cse;
  logic and_46_cse_T ;
  logic and_46_cse_R ;
  logic and_46_cse_C ;
  logic and_46_cse_X ;
  logic [13:0] and_46_cse_S ;
  logic and_48_cse;
  logic and_48_cse_T ;
  logic and_48_cse_R ;
  logic and_48_cse_C ;
  logic and_48_cse_X ;
  logic [13:0] and_48_cse_S ;
  logic and_4_mdf;
  logic and_4_mdf_T ;
  logic and_4_mdf_R ;
  logic and_4_mdf_C ;
  logic and_4_mdf_X ;
  logic [13:0] and_4_mdf_S ;
  logic and_dcpl_10;
  logic and_dcpl_10_T ;
  logic and_dcpl_10_R ;
  logic and_dcpl_10_C ;
  logic and_dcpl_10_X ;
  logic [13:0] and_dcpl_10_S ;
  logic and_dcpl_2;
  logic and_dcpl_2_T ;
  logic and_dcpl_2_R ;
  logic and_dcpl_2_C ;
  logic and_dcpl_2_X ;
  logic [13:0] and_dcpl_2_S ;
  logic and_dcpl_23;
  logic and_dcpl_23_T ;
  logic and_dcpl_23_R ;
  logic and_dcpl_23_C ;
  logic and_dcpl_23_X ;
  logic [13:0] and_dcpl_23_S ;
  logic and_dcpl_7;
  logic and_dcpl_7_T ;
  logic and_dcpl_7_R ;
  logic and_dcpl_7_C ;
  logic and_dcpl_7_X ;
  logic [13:0] and_dcpl_7_S ;
  output chn_a_rsc_lz;
  logic chn_a_rsc_lz ;
  output chn_a_rsc_lz_T ;
  logic chn_a_rsc_lz_T ;
  logic chn_a_rsc_lz_R ;
  logic chn_a_rsc_lz_C ;
  logic chn_a_rsc_lz_X ;
  logic [13:0] chn_a_rsc_lz_S ;
  input chn_a_rsc_lz_R0 ;
  input chn_a_rsc_lz_C0 ;
  input chn_a_rsc_lz_X0 ;
  output [13:0] chn_a_rsc_lz_S ;
  input chn_a_rsc_vz;
  input chn_a_rsc_vz_T ;
  input [13:0] chn_a_rsc_vz_S ;
  output chn_a_rsc_vz_R ;
  output chn_a_rsc_vz_X ;
  output chn_a_rsc_vz_C ;
  input [15:0] chn_a_rsc_z;
  input [15:0] chn_a_rsc_z_T ;
  input [13:0] chn_a_rsc_z_S ;
  output [15:0] chn_a_rsc_z_R ;
  output [15:0] chn_a_rsc_z_X ;
  output [15:0] chn_a_rsc_z_C ;
  logic chn_a_rsci_bawt;
  logic chn_a_rsci_bawt_T ;
  logic chn_a_rsci_bawt_R ;
  logic chn_a_rsci_bawt_C ;
  logic chn_a_rsci_bawt_X ;
  logic [13:0] chn_a_rsci_bawt_S ;
  logic [15:0] chn_a_rsci_d_mxwt;
  logic [15:0] chn_a_rsci_d_mxwt_T ;
  logic [15:0] chn_a_rsci_d_mxwt_R ;
  logic [15:0] chn_a_rsci_d_mxwt_C ;
  logic [15:0] chn_a_rsci_d_mxwt_X ;
  logic [13:0] chn_a_rsci_d_mxwt_S ;
  logic chn_a_rsci_iswt0;
  logic  chn_a_rsci_iswt0_T ;
  logic  chn_a_rsci_iswt0_PREV_VAL1 ;
  logic  chn_a_rsci_iswt0_PREV_VAL2 ;
  logic  chn_a_rsci_iswt0_R ;
  logic  chn_a_rsci_iswt0_X ;
  logic  chn_a_rsci_iswt0_C ;
  logic [13:0] chn_a_rsci_iswt0_S ;
  logic chn_a_rsci_iswt0_t_flag ;
  logic chn_a_rsci_iswt0_r_flag ;
  assign chn_a_rsci_iswt0_S = 397 ;
  logic chn_a_rsci_ld_core_psct;
  logic  chn_a_rsci_ld_core_psct_T ;
  logic  chn_a_rsci_ld_core_psct_PREV_VAL1 ;
  logic  chn_a_rsci_ld_core_psct_PREV_VAL2 ;
  logic  chn_a_rsci_ld_core_psct_R ;
  logic  chn_a_rsci_ld_core_psct_X ;
  logic  chn_a_rsci_ld_core_psct_C ;
  logic [13:0] chn_a_rsci_ld_core_psct_S ;
  logic chn_a_rsci_ld_core_psct_t_flag ;
  logic chn_a_rsci_ld_core_psct_r_flag ;
  assign chn_a_rsci_ld_core_psct_S = 398 ;
  logic chn_a_rsci_ld_core_psct_mx0c0;
  logic chn_a_rsci_ld_core_psct_mx0c0_T ;
  logic chn_a_rsci_ld_core_psct_mx0c0_R ;
  logic chn_a_rsci_ld_core_psct_mx0c0_C ;
  logic chn_a_rsci_ld_core_psct_mx0c0_X ;
  logic [13:0] chn_a_rsci_ld_core_psct_mx0c0_S ;
  input chn_a_rsci_oswt;
  input chn_a_rsci_oswt_T ;
  input [13:0] chn_a_rsci_oswt_S ;
  output chn_a_rsci_oswt_R ;
  output chn_a_rsci_oswt_X ;
  output chn_a_rsci_oswt_C ;
  output chn_a_rsci_oswt_unreg;
  logic chn_a_rsci_oswt_unreg ;
  output chn_a_rsci_oswt_unreg_T ;
  logic chn_a_rsci_oswt_unreg_T ;
  logic chn_a_rsci_oswt_unreg_R ;
  logic chn_a_rsci_oswt_unreg_C ;
  logic chn_a_rsci_oswt_unreg_X ;
  logic [13:0] chn_a_rsci_oswt_unreg_S ;
  input chn_a_rsci_oswt_unreg_R0 ;
  input chn_a_rsci_oswt_unreg_C0 ;
  input chn_a_rsci_oswt_unreg_X0 ;
  output [13:0] chn_a_rsci_oswt_unreg_S ;
  logic chn_a_rsci_wen_comp;
  logic chn_a_rsci_wen_comp_T ;
  logic chn_a_rsci_wen_comp_R ;
  logic chn_a_rsci_wen_comp_C ;
  logic chn_a_rsci_wen_comp_X ;
  logic [13:0] chn_a_rsci_wen_comp_S ;
  logic chn_o_and_1_cse;
  logic chn_o_and_1_cse_T ;
  logic chn_o_and_1_cse_R ;
  logic chn_o_and_1_cse_C ;
  logic chn_o_and_1_cse_X ;
  logic [13:0] chn_o_and_1_cse_S ;
  output chn_o_rsc_lz;
  logic chn_o_rsc_lz ;
  output chn_o_rsc_lz_T ;
  logic chn_o_rsc_lz_T ;
  logic chn_o_rsc_lz_R ;
  logic chn_o_rsc_lz_C ;
  logic chn_o_rsc_lz_X ;
  logic [13:0] chn_o_rsc_lz_S ;
  input chn_o_rsc_lz_R0 ;
  input chn_o_rsc_lz_C0 ;
  input chn_o_rsc_lz_X0 ;
  output [13:0] chn_o_rsc_lz_S ;
  input chn_o_rsc_vz;
  input chn_o_rsc_vz_T ;
  input [13:0] chn_o_rsc_vz_S ;
  output chn_o_rsc_vz_R ;
  output chn_o_rsc_vz_X ;
  output chn_o_rsc_vz_C ;
  output [31:0] chn_o_rsc_z;
  logic [31:0] chn_o_rsc_z ;
  output [31:0] chn_o_rsc_z_T ;
  logic [31:0] chn_o_rsc_z_T ;
  logic [31:0] chn_o_rsc_z_R ;
  logic [31:0] chn_o_rsc_z_C ;
  logic [31:0] chn_o_rsc_z_X ;
  logic [13:0] chn_o_rsc_z_S ;
  input [31:0] chn_o_rsc_z_R0 ;
  input [31:0] chn_o_rsc_z_C0 ;
  input [31:0] chn_o_rsc_z_X0 ;
  output [13:0] chn_o_rsc_z_S ;
  logic chn_o_rsci_bawt;
  logic chn_o_rsci_bawt_T ;
  logic chn_o_rsci_bawt_R ;
  logic chn_o_rsci_bawt_C ;
  logic chn_o_rsci_bawt_X ;
  logic [13:0] chn_o_rsci_bawt_S ;
  logic [2:0] chn_o_rsci_d_12_10;
  logic [2:0]  chn_o_rsci_d_12_10_T ;
  logic [2:0]  chn_o_rsci_d_12_10_PREV_VAL1 ;
  logic [2:0]  chn_o_rsci_d_12_10_PREV_VAL2 ;
  logic [2:0]  chn_o_rsci_d_12_10_R ;
  logic [2:0]  chn_o_rsci_d_12_10_X ;
  logic [2:0]  chn_o_rsci_d_12_10_C ;
  logic [13:0] chn_o_rsci_d_12_10_S ;
  logic chn_o_rsci_d_12_10_t_flag ;
  logic chn_o_rsci_d_12_10_r_flag ;
  assign chn_o_rsci_d_12_10_S = 399 ;
  logic [9:0] chn_o_rsci_d_22_13;
  logic [9:0]  chn_o_rsci_d_22_13_T ;
  logic [9:0]  chn_o_rsci_d_22_13_PREV_VAL1 ;
  logic [9:0]  chn_o_rsci_d_22_13_PREV_VAL2 ;
  logic [9:0]  chn_o_rsci_d_22_13_R ;
  logic [9:0]  chn_o_rsci_d_22_13_X ;
  logic [9:0]  chn_o_rsci_d_22_13_C ;
  logic [13:0] chn_o_rsci_d_22_13_S ;
  logic chn_o_rsci_d_22_13_t_flag ;
  logic chn_o_rsci_d_22_13_r_flag ;
  assign chn_o_rsci_d_22_13_S = 400 ;
  logic [3:0] chn_o_rsci_d_26_23;
  logic [3:0]  chn_o_rsci_d_26_23_T ;
  logic [3:0]  chn_o_rsci_d_26_23_PREV_VAL1 ;
  logic [3:0]  chn_o_rsci_d_26_23_PREV_VAL2 ;
  logic [3:0]  chn_o_rsci_d_26_23_R ;
  logic [3:0]  chn_o_rsci_d_26_23_X ;
  logic [3:0]  chn_o_rsci_d_26_23_C ;
  logic [13:0] chn_o_rsci_d_26_23_S ;
  logic chn_o_rsci_d_26_23_t_flag ;
  logic chn_o_rsci_d_26_23_r_flag ;
  assign chn_o_rsci_d_26_23_S = 401 ;
  logic [1:0] chn_o_rsci_d_28_27;
  logic [1:0]  chn_o_rsci_d_28_27_T ;
  logic [1:0]  chn_o_rsci_d_28_27_PREV_VAL1 ;
  logic [1:0]  chn_o_rsci_d_28_27_PREV_VAL2 ;
  logic [1:0]  chn_o_rsci_d_28_27_R ;
  logic [1:0]  chn_o_rsci_d_28_27_X ;
  logic [1:0]  chn_o_rsci_d_28_27_C ;
  logic [13:0] chn_o_rsci_d_28_27_S ;
  logic chn_o_rsci_d_28_27_t_flag ;
  logic chn_o_rsci_d_28_27_r_flag ;
  assign chn_o_rsci_d_28_27_S = 402 ;
  logic [1:0] chn_o_rsci_d_30_29;
  logic [1:0]  chn_o_rsci_d_30_29_T ;
  logic [1:0]  chn_o_rsci_d_30_29_PREV_VAL1 ;
  logic [1:0]  chn_o_rsci_d_30_29_PREV_VAL2 ;
  logic [1:0]  chn_o_rsci_d_30_29_R ;
  logic [1:0]  chn_o_rsci_d_30_29_X ;
  logic [1:0]  chn_o_rsci_d_30_29_C ;
  logic [13:0] chn_o_rsci_d_30_29_S ;
  logic chn_o_rsci_d_30_29_t_flag ;
  logic chn_o_rsci_d_30_29_r_flag ;
  assign chn_o_rsci_d_30_29_S = 403 ;
  logic chn_o_rsci_d_31;
  logic  chn_o_rsci_d_31_T ;
  logic  chn_o_rsci_d_31_PREV_VAL1 ;
  logic  chn_o_rsci_d_31_PREV_VAL2 ;
  logic  chn_o_rsci_d_31_R ;
  logic  chn_o_rsci_d_31_X ;
  logic  chn_o_rsci_d_31_C ;
  logic [13:0] chn_o_rsci_d_31_S ;
  logic chn_o_rsci_d_31_t_flag ;
  logic chn_o_rsci_d_31_r_flag ;
  assign chn_o_rsci_d_31_S = 404 ;
  logic [9:0] chn_o_rsci_d_9_0;
  logic [9:0]  chn_o_rsci_d_9_0_T ;
  logic [9:0]  chn_o_rsci_d_9_0_PREV_VAL1 ;
  logic [9:0]  chn_o_rsci_d_9_0_PREV_VAL2 ;
  logic [9:0]  chn_o_rsci_d_9_0_R ;
  logic [9:0]  chn_o_rsci_d_9_0_X ;
  logic [9:0]  chn_o_rsci_d_9_0_C ;
  logic [13:0] chn_o_rsci_d_9_0_S ;
  logic chn_o_rsci_d_9_0_t_flag ;
  logic chn_o_rsci_d_9_0_r_flag ;
  assign chn_o_rsci_d_9_0_S = 405 ;
  logic chn_o_rsci_d_9_0_mx0c1;
  logic chn_o_rsci_d_9_0_mx0c1_T ;
  logic chn_o_rsci_d_9_0_mx0c1_R ;
  logic chn_o_rsci_d_9_0_mx0c1_C ;
  logic chn_o_rsci_d_9_0_mx0c1_X ;
  logic [13:0] chn_o_rsci_d_9_0_mx0c1_S ;
  input chn_o_rsci_oswt;
  input chn_o_rsci_oswt_T ;
  input [13:0] chn_o_rsci_oswt_S ;
  output chn_o_rsci_oswt_R ;
  output chn_o_rsci_oswt_X ;
  output chn_o_rsci_oswt_C ;
  output chn_o_rsci_oswt_unreg;
  logic chn_o_rsci_oswt_unreg ;
  output chn_o_rsci_oswt_unreg_T ;
  logic chn_o_rsci_oswt_unreg_T ;
  logic chn_o_rsci_oswt_unreg_R ;
  logic chn_o_rsci_oswt_unreg_C ;
  logic chn_o_rsci_oswt_unreg_X ;
  logic [13:0] chn_o_rsci_oswt_unreg_S ;
  input chn_o_rsci_oswt_unreg_R0 ;
  input chn_o_rsci_oswt_unreg_C0 ;
  input chn_o_rsci_oswt_unreg_X0 ;
  output [13:0] chn_o_rsci_oswt_unreg_S ;
  logic chn_o_rsci_wen_comp;
  logic chn_o_rsci_wen_comp_T ;
  logic chn_o_rsci_wen_comp_R ;
  logic chn_o_rsci_wen_comp_C ;
  logic chn_o_rsci_wen_comp_X ;
  logic [13:0] chn_o_rsci_wen_comp_S ;
  logic core_wen;
  logic core_wen_T ;
  logic core_wen_R ;
  logic core_wen_C ;
  logic core_wen_X ;
  logic [13:0] core_wen_S ;
  logic core_wten;
  logic core_wten_T ;
  logic core_wten_R ;
  logic core_wten_C ;
  logic core_wten_X ;
  logic [13:0] core_wten_S ;
  logic [1:0] fsm_output;
  logic [1:0] fsm_output_T ;
  logic [1:0] fsm_output_R ;
  logic [1:0] fsm_output_C ;
  logic [1:0] fsm_output_X ;
  logic [13:0] fsm_output_S ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_T ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X ;
  logic [13:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_S ;
  logic [6:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva;
  logic [6:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T ;
  logic [6:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R ;
  logic [6:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C ;
  logic [6:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X ;
  logic [13:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_S ;
  logic [21:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a;
  logic [21:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_T ;
  logic [21:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_R ;
  logic [21:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_C ;
  logic [21:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_X ;
  logic [13:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_S ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X ;
  logic [13:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_S ;
  logic [31:0] nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d;
  logic [31:0] nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_T ;
  logic [31:0] nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R ;
  logic [31:0] nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C ;
  logic [31:0] nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X ;
  logic [13:0] nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_S ;
  logic [22:0] nl_leading_sign_23_0_rg_mantissa;
  logic [22:0] nl_leading_sign_23_0_rg_mantissa_T ;
  logic [22:0] nl_leading_sign_23_0_rg_mantissa_R ;
  logic [22:0] nl_leading_sign_23_0_rg_mantissa_C ;
  logic [22:0] nl_leading_sign_23_0_rg_mantissa_X ;
  logic [13:0] nl_leading_sign_23_0_rg_mantissa_S ;
  logic [6:0] nl_z_out;
  logic [6:0] nl_z_out_T ;
  logic [6:0] nl_z_out_R ;
  logic [6:0] nl_z_out_C ;
  logic [6:0] nl_z_out_X ;
  logic [13:0] nl_z_out_S ;
  logic not_nl;
  logic not_nl_T ;
  logic not_nl_R ;
  logic not_nl_C ;
  logic not_nl_X ;
  logic [13:0] not_nl_S ;
  input nvdla_core_clk;
  input nvdla_core_clk_T ;
  input [13:0] nvdla_core_clk_S ;
  output nvdla_core_clk_R ;
  output nvdla_core_clk_X ;
  output nvdla_core_clk_C ;
  input nvdla_core_rstn;
  input nvdla_core_rstn_T ;
  input [13:0] nvdla_core_rstn_S ;
  output nvdla_core_rstn_R ;
  output nvdla_core_rstn_X ;
  output nvdla_core_rstn_C ;
  logic or_35_nl;
  logic or_35_nl_T ;
  logic or_35_nl_R ;
  logic or_35_nl_C ;
  logic or_35_nl_X ;
  logic [13:0] or_35_nl_S ;
  logic or_36_nl;
  logic or_36_nl_T ;
  logic or_36_nl_R ;
  logic or_36_nl_C ;
  logic or_36_nl_X ;
  logic [13:0] or_36_nl_S ;
  logic or_cse;
  logic or_cse_T ;
  logic or_cse_R ;
  logic or_cse_C ;
  logic or_cse_X ;
  logic [13:0] or_cse_S ;
  logic or_dcpl_8;
  logic or_dcpl_8_T ;
  logic or_dcpl_8_R ;
  logic or_dcpl_8_C ;
  logic or_dcpl_8_X ;
  logic [13:0] or_dcpl_8_S ;
  logic or_tmp_19;
  logic or_tmp_19_T ;
  logic or_tmp_19_R ;
  logic or_tmp_19_C ;
  logic or_tmp_19_X ;
  logic [13:0] or_tmp_19_S ;
  logic reg_chn_o_rsci_iswt0_cse;
  logic  reg_chn_o_rsci_iswt0_cse_T ;
  logic  reg_chn_o_rsci_iswt0_cse_PREV_VAL1 ;
  logic  reg_chn_o_rsci_iswt0_cse_PREV_VAL2 ;
  logic  reg_chn_o_rsci_iswt0_cse_R ;
  logic  reg_chn_o_rsci_iswt0_cse_X ;
  logic  reg_chn_o_rsci_iswt0_cse_C ;
  logic [13:0] reg_chn_o_rsci_iswt0_cse_S ;
  logic reg_chn_o_rsci_iswt0_cse_t_flag ;
  logic reg_chn_o_rsci_iswt0_cse_r_flag ;
  assign reg_chn_o_rsci_iswt0_cse_S = 406 ;
  logic reg_chn_o_rsci_ld_core_psct_cse;
  logic  reg_chn_o_rsci_ld_core_psct_cse_T ;
  logic  reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL1 ;
  logic  reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL2 ;
  logic  reg_chn_o_rsci_ld_core_psct_cse_R ;
  logic  reg_chn_o_rsci_ld_core_psct_cse_X ;
  logic  reg_chn_o_rsci_ld_core_psct_cse_C ;
  logic [13:0] reg_chn_o_rsci_ld_core_psct_cse_S ;
  logic reg_chn_o_rsci_ld_core_psct_cse_t_flag ;
  logic reg_chn_o_rsci_ld_core_psct_cse_r_flag ;
  assign reg_chn_o_rsci_ld_core_psct_cse_S = 407 ;
  logic [5:0] z_out;
  logic [5:0] z_out_T ;
  logic [5:0] z_out_R ;
  logic [5:0] z_out_C ;
  logic [5:0] z_out_X ;
  logic [13:0] z_out_S ;
  logic [5:0] fangyuan0;
  logic [5:0] fangyuan0_T ;
  logic [5:0] fangyuan0_R ;
  logic [5:0] fangyuan0_C ;
  logic [5:0] fangyuan0_X ;
  assign fangyuan0 = { 1'b1, _050_ };
  assign fangyuan0_T = {  1'h0 , _050__T  };
  logic [13:0] fangyuan0_S ;
  assign fangyuan0_S = 0 ;
  logic [4:0] _050__R0 ;
  logic [4:0] _050__X0 ;
  logic [4:0] _050__C0 ;
  assign _050__R0 = fangyuan0_R [4:0] ;
  assign _050__X0 = fangyuan0_X [4:0] ;
  assign _050__C0 = fangyuan0_C [4:0] ;

  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva = fangyuan0 + 6'b110001;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_S = 0 ;
  logic [5:0] fangyuan0_C0 ;
  logic [5:0] fangyuan0_R0 ;
  logic [5:0] fangyuan0_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T = fangyuan0_T ;
  assign fangyuan0_C0 = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C ;
  assign fangyuan0_R0 = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R ;
  assign fangyuan0_X0 = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s = FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl + 1'b1;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_S = 0 ;
  logic [4:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C0 ;
  logic [4:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_R0 ;
  logic [4:0] FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X0 ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T = FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_T ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C0 = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_R0 = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X0 = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X ;
  assign chn_o_and_1_cse = core_wen & _049_;
  assign chn_o_and_1_cse_S = 0 ;
  logic [0:0] core_wen_C0 ;
  logic [0:0] core_wen_R0 ;
  logic [0:0] core_wen_X0 ;
  logic [0:0] _049__C0 ;
  logic [0:0] _049__R0 ;
  logic [0:0] _049__X0 ;
  assign chn_o_and_1_cse_T = core_wen_T | _049__T ;
  assign core_wen_C0 = chn_o_and_1_cse_C ;
  assign core_wen_X0 = chn_o_and_1_cse_X ;
  assign _049__C0 = chn_o_and_1_cse_C ;
  assign _049__X0 = chn_o_and_1_cse_X ;
  assign core_wen_R0 = ( chn_o_and_1_cse_R | chn_o_and_1_cse_C & _049__T ) & { 1{ _049_ != 0 }} ;
  assign _049__R0 = ( chn_o_and_1_cse_R | chn_o_and_1_cse_C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm = _046_ & IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_S = 0 ;
  logic [0:0] _046__C0 ;
  logic [0:0] _046__R0 ;
  logic [0:0] _046__X0 ;
  logic [0:0] IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_C0 ;
  logic [0:0] IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_R0 ;
  logic [0:0] IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_X0 ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_T = _046__T | IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_T ;
  assign _046__C0 = IsDenorm_5U_23U_land_lpi_1_dfm_C ;
  assign _046__X0 = IsDenorm_5U_23U_land_lpi_1_dfm_X ;
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_C0 = IsDenorm_5U_23U_land_lpi_1_dfm_C ;
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_X0 = IsDenorm_5U_23U_land_lpi_1_dfm_X ;
  assign _046__R0 = ( IsDenorm_5U_23U_land_lpi_1_dfm_R | IsDenorm_5U_23U_land_lpi_1_dfm_C & IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_T ) & { 1{ IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva != 0 }} ;
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_R0 = ( IsDenorm_5U_23U_land_lpi_1_dfm_R | IsDenorm_5U_23U_land_lpi_1_dfm_C & _046__T ) & { 1{ _046_ != 0 }} ;
  assign and_4_mdf = chn_a_rsci_bawt & or_cse;
  assign and_4_mdf_S = 0 ;
  logic [0:0] chn_a_rsci_bawt_C0 ;
  logic [0:0] chn_a_rsci_bawt_R0 ;
  logic [0:0] chn_a_rsci_bawt_X0 ;
  logic [0:0] or_cse_C0 ;
  logic [0:0] or_cse_R0 ;
  logic [0:0] or_cse_X0 ;
  assign and_4_mdf_T = chn_a_rsci_bawt_T | or_cse_T ;
  assign chn_a_rsci_bawt_C0 = and_4_mdf_C ;
  assign chn_a_rsci_bawt_X0 = and_4_mdf_X ;
  assign or_cse_C0 = and_4_mdf_C ;
  assign or_cse_X0 = and_4_mdf_X ;
  assign chn_a_rsci_bawt_R0 = ( and_4_mdf_R | and_4_mdf_C & or_cse_T ) & { 1{ or_cse != 0 }} ;
  assign or_cse_R0 = ( and_4_mdf_R | and_4_mdf_C & chn_a_rsci_bawt_T ) & { 1{ chn_a_rsci_bawt != 0 }} ;
  assign and_dcpl_2 = chn_o_rsci_bawt & reg_chn_o_rsci_ld_core_psct_cse;
  assign and_dcpl_2_S = 0 ;
  logic [0:0] chn_o_rsci_bawt_C0 ;
  logic [0:0] chn_o_rsci_bawt_R0 ;
  logic [0:0] chn_o_rsci_bawt_X0 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_C0 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_R0 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_X0 ;
  assign and_dcpl_2_T = chn_o_rsci_bawt_T | reg_chn_o_rsci_ld_core_psct_cse_T ;
  assign chn_o_rsci_bawt_C0 = and_dcpl_2_C ;
  assign chn_o_rsci_bawt_X0 = and_dcpl_2_X ;
  assign reg_chn_o_rsci_ld_core_psct_cse_C0 = and_dcpl_2_C ;
  assign reg_chn_o_rsci_ld_core_psct_cse_X0 = and_dcpl_2_X ;
  assign chn_o_rsci_bawt_R0 = ( and_dcpl_2_R | and_dcpl_2_C & reg_chn_o_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_o_rsci_ld_core_psct_cse != 0 }} ;
  assign reg_chn_o_rsci_ld_core_psct_cse_R0 = ( and_dcpl_2_R | and_dcpl_2_C & chn_o_rsci_bawt_T ) & { 1{ chn_o_rsci_bawt != 0 }} ;
  assign and_dcpl_23 = and_dcpl_2 & _052_;
  assign and_dcpl_23_S = 0 ;
  logic [0:0] and_dcpl_2_C0 ;
  logic [0:0] and_dcpl_2_R0 ;
  logic [0:0] and_dcpl_2_X0 ;
  logic [0:0] _052__C0 ;
  logic [0:0] _052__R0 ;
  logic [0:0] _052__X0 ;
  assign and_dcpl_23_T = and_dcpl_2_T | _052__T ;
  assign and_dcpl_2_C0 = and_dcpl_23_C ;
  assign and_dcpl_2_X0 = and_dcpl_23_X ;
  assign _052__C0 = and_dcpl_23_C ;
  assign _052__X0 = and_dcpl_23_X ;
  assign and_dcpl_2_R0 = ( and_dcpl_23_R | and_dcpl_23_C & _052__T ) & { 1{ _052_ != 0 }} ;
  assign _052__R0 = ( and_dcpl_23_R | and_dcpl_23_C & and_dcpl_2_T ) & { 1{ and_dcpl_2 != 0 }} ;
  assign _016_ = _053_ & reg_chn_o_rsci_ld_core_psct_cse;
  assign _016__S = 0 ;
  logic [0:0] _053__C0 ;
  logic [0:0] _053__R0 ;
  logic [0:0] _053__X0 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_C1 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_R1 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_X1 ;
  assign _016__T = _053__T | reg_chn_o_rsci_ld_core_psct_cse_T ;
  assign _053__C0 = _016__C ;
  assign _053__X0 = _016__X ;
  assign reg_chn_o_rsci_ld_core_psct_cse_C1 = _016__C ;
  assign reg_chn_o_rsci_ld_core_psct_cse_X1 = _016__X ;
  assign _053__R0 = ( _016__R | _016__C & reg_chn_o_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_o_rsci_ld_core_psct_cse != 0 }} ;
  assign reg_chn_o_rsci_ld_core_psct_cse_R1 = ( _016__R | _016__C & _053__T ) & { 1{ _053_ != 0 }} ;
  assign _017_ = _054_ & chn_a_rsci_bawt;
  assign _017__S = 0 ;
  logic [0:0] _054__C0 ;
  logic [0:0] _054__R0 ;
  logic [0:0] _054__X0 ;
  logic [0:0] chn_a_rsci_bawt_C1 ;
  logic [0:0] chn_a_rsci_bawt_R1 ;
  logic [0:0] chn_a_rsci_bawt_X1 ;
  assign _017__T = _054__T | chn_a_rsci_bawt_T ;
  assign _054__C0 = _017__C ;
  assign _054__X0 = _017__X ;
  assign chn_a_rsci_bawt_C1 = _017__C ;
  assign chn_a_rsci_bawt_X1 = _017__X ;
  assign _054__R0 = ( _017__R | _017__C & chn_a_rsci_bawt_T ) & { 1{ chn_a_rsci_bawt != 0 }} ;
  assign chn_a_rsci_bawt_R1 = ( _017__R | _017__C & _054__T ) & { 1{ _054_ != 0 }} ;
  assign _018_ = and_dcpl_10 & or_cse;
  assign _018__S = 0 ;
  logic [0:0] and_dcpl_10_C0 ;
  logic [0:0] and_dcpl_10_R0 ;
  logic [0:0] and_dcpl_10_X0 ;
  logic [0:0] or_cse_C1 ;
  logic [0:0] or_cse_R1 ;
  logic [0:0] or_cse_X1 ;
  assign _018__T = and_dcpl_10_T | or_cse_T ;
  assign and_dcpl_10_C0 = _018__C ;
  assign and_dcpl_10_X0 = _018__X ;
  assign or_cse_C1 = _018__C ;
  assign or_cse_X1 = _018__X ;
  assign and_dcpl_10_R0 = ( _018__R | _018__C & or_cse_T ) & { 1{ or_cse != 0 }} ;
  assign or_cse_R1 = ( _018__R | _018__C & and_dcpl_10_T ) & { 1{ and_dcpl_10 != 0 }} ;
  assign _019_ = _018_ & and_dcpl_7;
  assign _019__S = 0 ;
  logic [0:0] _018__C0 ;
  logic [0:0] _018__R0 ;
  logic [0:0] _018__X0 ;
  logic [0:0] and_dcpl_7_C0 ;
  logic [0:0] and_dcpl_7_R0 ;
  logic [0:0] and_dcpl_7_X0 ;
  assign _019__T = _018__T | and_dcpl_7_T ;
  assign _018__C0 = _019__C ;
  assign _018__X0 = _019__X ;
  assign and_dcpl_7_C0 = _019__C ;
  assign and_dcpl_7_X0 = _019__X ;
  assign _018__R0 = ( _019__R | _019__C & and_dcpl_7_T ) & { 1{ and_dcpl_7 != 0 }} ;
  assign and_dcpl_7_R0 = ( _019__R | _019__C & _018__T ) & { 1{ _018_ != 0 }} ;
  assign _020_ = _019_ & _046_;
  assign _020__S = 0 ;
  logic [0:0] _019__C0 ;
  logic [0:0] _019__R0 ;
  logic [0:0] _019__X0 ;
  logic [0:0] _046__C1 ;
  logic [0:0] _046__R1 ;
  logic [0:0] _046__X1 ;
  assign _020__T = _019__T | _046__T ;
  assign _019__C0 = _020__C ;
  assign _019__X0 = _020__X ;
  assign _046__C1 = _020__C ;
  assign _046__X1 = _020__X ;
  assign _019__R0 = ( _020__R | _020__C & _046__T ) & { 1{ _046_ != 0 }} ;
  assign _046__R1 = ( _020__R | _020__C & _019__T ) & { 1{ _019_ != 0 }} ;
  assign _021_ = _020_ & chn_a_rsci_bawt;
  assign _021__S = 0 ;
  logic [0:0] _020__C0 ;
  logic [0:0] _020__R0 ;
  logic [0:0] _020__X0 ;
  logic [0:0] chn_a_rsci_bawt_C2 ;
  logic [0:0] chn_a_rsci_bawt_R2 ;
  logic [0:0] chn_a_rsci_bawt_X2 ;
  assign _021__T = _020__T | chn_a_rsci_bawt_T ;
  assign _020__C0 = _021__C ;
  assign _020__X0 = _021__X ;
  assign chn_a_rsci_bawt_C2 = _021__C ;
  assign chn_a_rsci_bawt_X2 = _021__X ;
  assign _020__R0 = ( _021__R | _021__C & chn_a_rsci_bawt_T ) & { 1{ chn_a_rsci_bawt != 0 }} ;
  assign chn_a_rsci_bawt_R2 = ( _021__R | _021__C & _020__T ) & { 1{ _020_ != 0 }} ;
  assign and_46_cse = _021_ & fsm_output[1];
  assign and_46_cse_S = 0 ;
  logic [0:0] _021__C0 ;
  logic [0:0] _021__R0 ;
  logic [0:0] _021__X0 ;
  logic [1:0] fsm_output_C0 ;
  logic [1:0] fsm_output_R0 ;
  logic [1:0] fsm_output_X0 ;
  assign and_46_cse_T = _021__T | fsm_output_T [1] ;
  assign _021__C0 = and_46_cse_C ;
  assign _021__X0 = and_46_cse_X ;
  assign fsm_output_C0 [1] = and_46_cse_C ;
  assign fsm_output_X0 [1] = and_46_cse_X ;
  assign _021__R0 = ( and_46_cse_R | and_46_cse_C & fsm_output_T [1] ) & { 1{ fsm_output[1] != 0 }} ;
  assign fsm_output_R0 [1] = ( and_46_cse_R | and_46_cse_C & _021__T ) & { 1{ _021_ != 0 }} ;
  assign _022_ = or_dcpl_8 & or_cse;
  assign _022__S = 0 ;
  logic [0:0] or_dcpl_8_C0 ;
  logic [0:0] or_dcpl_8_R0 ;
  logic [0:0] or_dcpl_8_X0 ;
  logic [0:0] or_cse_C2 ;
  logic [0:0] or_cse_R2 ;
  logic [0:0] or_cse_X2 ;
  assign _022__T = or_dcpl_8_T | or_cse_T ;
  assign or_dcpl_8_C0 = _022__C ;
  assign or_dcpl_8_X0 = _022__X ;
  assign or_cse_C2 = _022__C ;
  assign or_cse_X2 = _022__X ;
  assign or_dcpl_8_R0 = ( _022__R | _022__C & or_cse_T ) & { 1{ or_cse != 0 }} ;
  assign or_cse_R2 = ( _022__R | _022__C & or_dcpl_8_T ) & { 1{ or_dcpl_8 != 0 }} ;
  assign _023_ = _022_ & chn_a_rsci_bawt;
  assign _023__S = 0 ;
  logic [0:0] _022__C0 ;
  logic [0:0] _022__R0 ;
  logic [0:0] _022__X0 ;
  logic [0:0] chn_a_rsci_bawt_C3 ;
  logic [0:0] chn_a_rsci_bawt_R3 ;
  logic [0:0] chn_a_rsci_bawt_X3 ;
  assign _023__T = _022__T | chn_a_rsci_bawt_T ;
  assign _022__C0 = _023__C ;
  assign _022__X0 = _023__X ;
  assign chn_a_rsci_bawt_C3 = _023__C ;
  assign chn_a_rsci_bawt_X3 = _023__X ;
  assign _022__R0 = ( _023__R | _023__C & chn_a_rsci_bawt_T ) & { 1{ chn_a_rsci_bawt != 0 }} ;
  assign chn_a_rsci_bawt_R3 = ( _023__R | _023__C & _022__T ) & { 1{ _022_ != 0 }} ;
  assign and_48_cse = _023_ & fsm_output[1];
  assign and_48_cse_S = 0 ;
  assign { fsm_output_R0 [0] } = 0;
  assign { fsm_output_X0 [0] } = 0;
  assign { fsm_output_C0 [0] } = 0;
  logic [0:0] _023__C0 ;
  logic [0:0] _023__R0 ;
  logic [0:0] _023__X0 ;
  logic [1:0] fsm_output_C1 ;
  logic [1:0] fsm_output_R1 ;
  logic [1:0] fsm_output_X1 ;
  assign and_48_cse_T = _023__T | fsm_output_T [1] ;
  assign _023__C0 = and_48_cse_C ;
  assign _023__X0 = and_48_cse_X ;
  assign fsm_output_C1 [1] = and_48_cse_C ;
  assign fsm_output_X1 [1] = and_48_cse_X ;
  assign _023__R0 = ( and_48_cse_R | and_48_cse_C & fsm_output_T [1] ) & { 1{ fsm_output[1] != 0 }} ;
  assign fsm_output_R1 [1] = ( and_48_cse_R | and_48_cse_C & _023__T ) & { 1{ _023_ != 0 }} ;
  assign or_tmp_19 = and_4_mdf & fsm_output[1];
  assign or_tmp_19_S = 0 ;
  assign { fsm_output_R1 [0] } = 0;
  assign { fsm_output_X1 [0] } = 0;
  assign { fsm_output_C1 [0] } = 0;
  logic [0:0] and_4_mdf_C0 ;
  logic [0:0] and_4_mdf_R0 ;
  logic [0:0] and_4_mdf_X0 ;
  logic [1:0] fsm_output_C2 ;
  logic [1:0] fsm_output_R2 ;
  logic [1:0] fsm_output_X2 ;
  assign or_tmp_19_T = and_4_mdf_T | fsm_output_T [1] ;
  assign and_4_mdf_C0 = or_tmp_19_C ;
  assign and_4_mdf_X0 = or_tmp_19_X ;
  assign fsm_output_C2 [1] = or_tmp_19_C ;
  assign fsm_output_X2 [1] = or_tmp_19_X ;
  assign and_4_mdf_R0 = ( or_tmp_19_R | or_tmp_19_C & fsm_output_T [1] ) & { 1{ fsm_output[1] != 0 }} ;
  assign fsm_output_R2 [1] = ( or_tmp_19_R | or_tmp_19_C & and_4_mdf_T ) & { 1{ and_4_mdf != 0 }} ;
  assign _024_ = or_dcpl_8 & and_dcpl_2;
  assign _024__S = 0 ;
  logic [0:0] or_dcpl_8_C1 ;
  logic [0:0] or_dcpl_8_R1 ;
  logic [0:0] or_dcpl_8_X1 ;
  logic [0:0] and_dcpl_2_C1 ;
  logic [0:0] and_dcpl_2_R1 ;
  logic [0:0] and_dcpl_2_X1 ;
  assign _024__T = or_dcpl_8_T | and_dcpl_2_T ;
  assign or_dcpl_8_C1 = _024__C ;
  assign or_dcpl_8_X1 = _024__X ;
  assign and_dcpl_2_C1 = _024__C ;
  assign and_dcpl_2_X1 = _024__X ;
  assign or_dcpl_8_R1 = ( _024__R | _024__C & and_dcpl_2_T ) & { 1{ and_dcpl_2 != 0 }} ;
  assign and_dcpl_2_R1 = ( _024__R | _024__C & or_dcpl_8_T ) & { 1{ or_dcpl_8 != 0 }} ;
  assign _025_ = _024_ & chn_a_rsci_bawt;
  assign _025__S = 0 ;
  logic [0:0] _024__C0 ;
  logic [0:0] _024__R0 ;
  logic [0:0] _024__X0 ;
  logic [0:0] chn_a_rsci_bawt_C4 ;
  logic [0:0] chn_a_rsci_bawt_R4 ;
  logic [0:0] chn_a_rsci_bawt_X4 ;
  assign _025__T = _024__T | chn_a_rsci_bawt_T ;
  assign _024__C0 = _025__C ;
  assign _024__X0 = _025__X ;
  assign chn_a_rsci_bawt_C4 = _025__C ;
  assign chn_a_rsci_bawt_X4 = _025__X ;
  assign _024__R0 = ( _025__R | _025__C & chn_a_rsci_bawt_T ) & { 1{ chn_a_rsci_bawt != 0 }} ;
  assign chn_a_rsci_bawt_R4 = ( _025__R | _025__C & _024__T ) & { 1{ _024_ != 0 }} ;
  assign _026_ = _055_ & fsm_output[1];
  assign _026__S = 0 ;
  assign { fsm_output_R2 [0] } = 0;
  assign { fsm_output_X2 [0] } = 0;
  assign { fsm_output_C2 [0] } = 0;
  logic [0:0] _055__C0 ;
  logic [0:0] _055__R0 ;
  logic [0:0] _055__X0 ;
  logic [1:0] fsm_output_C3 ;
  logic [1:0] fsm_output_R3 ;
  logic [1:0] fsm_output_X3 ;
  assign _026__T = _055__T | fsm_output_T [1] ;
  assign _055__C0 = _026__C ;
  assign _055__X0 = _026__X ;
  assign fsm_output_C3 [1] = _026__C ;
  assign fsm_output_X3 [1] = _026__X ;
  assign _055__R0 = ( _026__R | _026__C & fsm_output_T [1] ) & { 1{ fsm_output[1] != 0 }} ;
  assign fsm_output_R3 [1] = ( _026__R | _026__C & _055__T ) & { 1{ _055_ != 0 }} ;
  assign _027_ = core_wen & chn_a_rsci_ld_core_psct_mx0c0;
  assign _027__S = 0 ;
  logic [0:0] core_wen_C1 ;
  logic [0:0] core_wen_R1 ;
  logic [0:0] core_wen_X1 ;
  logic [0:0] chn_a_rsci_ld_core_psct_mx0c0_C0 ;
  logic [0:0] chn_a_rsci_ld_core_psct_mx0c0_R0 ;
  logic [0:0] chn_a_rsci_ld_core_psct_mx0c0_X0 ;
  assign _027__T = core_wen_T | chn_a_rsci_ld_core_psct_mx0c0_T ;
  assign core_wen_C1 = _027__C ;
  assign core_wen_X1 = _027__X ;
  assign chn_a_rsci_ld_core_psct_mx0c0_C0 = _027__C ;
  assign chn_a_rsci_ld_core_psct_mx0c0_X0 = _027__X ;
  assign core_wen_R1 = ( _027__R | _027__C & chn_a_rsci_ld_core_psct_mx0c0_T ) & { 1{ chn_a_rsci_ld_core_psct_mx0c0 != 0 }} ;
  assign chn_a_rsci_ld_core_psct_mx0c0_R0 = ( _027__R | _027__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _028_ = and_dcpl_2 & chn_a_rsci_bawt;
  assign _028__S = 0 ;
  logic [0:0] and_dcpl_2_C2 ;
  logic [0:0] and_dcpl_2_R2 ;
  logic [0:0] and_dcpl_2_X2 ;
  logic [0:0] chn_a_rsci_bawt_C5 ;
  logic [0:0] chn_a_rsci_bawt_R5 ;
  logic [0:0] chn_a_rsci_bawt_X5 ;
  assign _028__T = and_dcpl_2_T | chn_a_rsci_bawt_T ;
  assign and_dcpl_2_C2 = _028__C ;
  assign and_dcpl_2_X2 = _028__X ;
  assign chn_a_rsci_bawt_C5 = _028__C ;
  assign chn_a_rsci_bawt_X5 = _028__X ;
  assign and_dcpl_2_R2 = ( _028__R | _028__C & chn_a_rsci_bawt_T ) & { 1{ chn_a_rsci_bawt != 0 }} ;
  assign chn_a_rsci_bawt_R5 = ( _028__R | _028__C & and_dcpl_2_T ) & { 1{ and_dcpl_2 != 0 }} ;
  assign _029_ = _057_ & fsm_output[0];
  assign _029__S = 0 ;
  logic [0:0] _057__C0 ;
  logic [0:0] _057__R0 ;
  logic [0:0] _057__X0 ;
  assign _029__T = _057__T | fsm_output_T [0] ;
  assign _057__C0 = _029__C ;
  assign _057__X0 = _029__X ;
  assign fsm_output_C3 [0] = _029__C ;
  assign fsm_output_X3 [0] = _029__X ;
  assign _057__R0 = ( _029__R | _029__C & fsm_output_T [0] ) & { 1{ fsm_output[0] != 0 }} ;
  assign fsm_output_R3 [0] = ( _029__R | _029__C & _057__T ) & { 1{ _057_ != 0 }} ;
  assign _030_ = core_wen & _058_;
  assign _030__S = 0 ;
  logic [0:0] core_wen_C2 ;
  logic [0:0] core_wen_R2 ;
  logic [0:0] core_wen_X2 ;
  logic [0:0] _058__C0 ;
  logic [0:0] _058__R0 ;
  logic [0:0] _058__X0 ;
  assign _030__T = core_wen_T | _058__T ;
  assign core_wen_C2 = _030__C ;
  assign core_wen_X2 = _030__X ;
  assign _058__C0 = _030__C ;
  assign _058__X0 = _030__X ;
  assign core_wen_R2 = ( _030__R | _030__C & _058__T ) & { 1{ _058_ != 0 }} ;
  assign _058__R0 = ( _030__R | _030__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _031_ = and_dcpl_10 & and_dcpl_7;
  assign _031__S = 0 ;
  logic [0:0] and_dcpl_10_C1 ;
  logic [0:0] and_dcpl_10_R1 ;
  logic [0:0] and_dcpl_10_X1 ;
  logic [0:0] and_dcpl_7_C1 ;
  logic [0:0] and_dcpl_7_R1 ;
  logic [0:0] and_dcpl_7_X1 ;
  assign _031__T = and_dcpl_10_T | and_dcpl_7_T ;
  assign and_dcpl_10_C1 = _031__C ;
  assign and_dcpl_10_X1 = _031__X ;
  assign and_dcpl_7_C1 = _031__C ;
  assign and_dcpl_7_X1 = _031__X ;
  assign and_dcpl_10_R1 = ( _031__R | _031__C & and_dcpl_7_T ) & { 1{ and_dcpl_7 != 0 }} ;
  assign and_dcpl_7_R1 = ( _031__R | _031__C & and_dcpl_10_T ) & { 1{ and_dcpl_10 != 0 }} ;
  assign _032_ = _031_ & _046_;
  assign _032__S = 0 ;
  logic [0:0] _031__C0 ;
  logic [0:0] _031__R0 ;
  logic [0:0] _031__X0 ;
  logic [0:0] _046__C2 ;
  logic [0:0] _046__R2 ;
  logic [0:0] _046__X2 ;
  assign _032__T = _031__T | _046__T ;
  assign _031__C0 = _032__C ;
  assign _031__X0 = _032__X ;
  assign _046__C2 = _032__C ;
  assign _046__X2 = _032__X ;
  assign _031__R0 = ( _032__R | _032__C & _046__T ) & { 1{ _046_ != 0 }} ;
  assign _046__R2 = ( _032__R | _032__C & _031__T ) & { 1{ _031_ != 0 }} ;
  assign _033_ = _032_ & chn_o_rsci_bawt;
  assign _033__S = 0 ;
  logic [0:0] _032__C0 ;
  logic [0:0] _032__R0 ;
  logic [0:0] _032__X0 ;
  logic [0:0] chn_o_rsci_bawt_C1 ;
  logic [0:0] chn_o_rsci_bawt_R1 ;
  logic [0:0] chn_o_rsci_bawt_X1 ;
  assign _033__T = _032__T | chn_o_rsci_bawt_T ;
  assign _032__C0 = _033__C ;
  assign _032__X0 = _033__X ;
  assign chn_o_rsci_bawt_C1 = _033__C ;
  assign chn_o_rsci_bawt_X1 = _033__X ;
  assign _032__R0 = ( _033__R | _033__C & chn_o_rsci_bawt_T ) & { 1{ chn_o_rsci_bawt != 0 }} ;
  assign chn_o_rsci_bawt_R1 = ( _033__R | _033__C & _032__T ) & { 1{ _032_ != 0 }} ;
  assign _034_ = _033_ & reg_chn_o_rsci_ld_core_psct_cse;
  assign _034__S = 0 ;
  logic [0:0] _033__C0 ;
  logic [0:0] _033__R0 ;
  logic [0:0] _033__X0 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_C2 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_R2 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_X2 ;
  assign _034__T = _033__T | reg_chn_o_rsci_ld_core_psct_cse_T ;
  assign _033__C0 = _034__C ;
  assign _033__X0 = _034__X ;
  assign reg_chn_o_rsci_ld_core_psct_cse_C2 = _034__C ;
  assign reg_chn_o_rsci_ld_core_psct_cse_X2 = _034__X ;
  assign _033__R0 = ( _034__R | _034__C & reg_chn_o_rsci_ld_core_psct_cse_T ) & { 1{ reg_chn_o_rsci_ld_core_psct_cse != 0 }} ;
  assign reg_chn_o_rsci_ld_core_psct_cse_R2 = ( _034__R | _034__C & _033__T ) & { 1{ _033_ != 0 }} ;
  assign _035_ = _034_ & chn_a_rsci_bawt;
  assign _035__S = 0 ;
  logic [0:0] _034__C0 ;
  logic [0:0] _034__R0 ;
  logic [0:0] _034__X0 ;
  logic [0:0] chn_a_rsci_bawt_C6 ;
  logic [0:0] chn_a_rsci_bawt_R6 ;
  logic [0:0] chn_a_rsci_bawt_X6 ;
  assign _035__T = _034__T | chn_a_rsci_bawt_T ;
  assign _034__C0 = _035__C ;
  assign _034__X0 = _035__X ;
  assign chn_a_rsci_bawt_C6 = _035__C ;
  assign chn_a_rsci_bawt_X6 = _035__X ;
  assign _034__R0 = ( _035__R | _035__C & chn_a_rsci_bawt_T ) & { 1{ chn_a_rsci_bawt != 0 }} ;
  assign chn_a_rsci_bawt_R6 = ( _035__R | _035__C & _034__T ) & { 1{ _034_ != 0 }} ;
  assign _036_ = core_wen & _072_;
  assign _036__S = 0 ;
  logic [0:0] core_wen_C3 ;
  logic [0:0] core_wen_R3 ;
  logic [0:0] core_wen_X3 ;
  logic [0:0] _072__C0 ;
  logic [0:0] _072__R0 ;
  logic [0:0] _072__X0 ;
  assign _036__T = core_wen_T | _072__T ;
  assign core_wen_C3 = _036__C ;
  assign core_wen_X3 = _036__X ;
  assign _072__C0 = _036__C ;
  assign _072__X0 = _036__X ;
  assign core_wen_R3 = ( _036__R | _036__C & _072__T ) & { 1{ _072_ != 0 }} ;
  assign _072__R0 = ( _036__R | _036__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _037_ = core_wen & _073_;
  assign _037__S = 0 ;
  logic [0:0] core_wen_C4 ;
  logic [0:0] core_wen_R4 ;
  logic [0:0] core_wen_X4 ;
  logic [0:0] _073__C0 ;
  logic [0:0] _073__R0 ;
  logic [0:0] _073__X0 ;
  assign _037__T = core_wen_T | _073__T ;
  assign core_wen_C4 = _037__C ;
  assign core_wen_X4 = _037__X ;
  assign _073__C0 = _037__C ;
  assign _073__X0 = _037__X ;
  assign core_wen_R4 = ( _037__R | _037__C & _073__T ) & { 1{ _073_ != 0 }} ;
  assign _073__R0 = ( _037__R | _037__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign _038_ = core_wen & _074_;
  assign _038__S = 0 ;
  logic [0:0] core_wen_C5 ;
  logic [0:0] core_wen_R5 ;
  logic [0:0] core_wen_X5 ;
  logic [0:0] _074__C0 ;
  logic [0:0] _074__R0 ;
  logic [0:0] _074__X0 ;
  assign _038__T = core_wen_T | _074__T ;
  assign core_wen_C5 = _038__C ;
  assign core_wen_X5 = _038__X ;
  assign _074__C0 = _038__C ;
  assign _074__X0 = _038__X ;
  assign core_wen_R5 = ( _038__R | _038__C & _074__T ) & { 1{ _074_ != 0 }} ;
  assign _074__R0 = ( _038__R | _038__C & core_wen_T ) & { 1{ core_wen != 0 }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl = fsm_output[1] & _043_;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_S = 0 ;
  logic [1:0] fsm_output_C4 ;
  logic [1:0] fsm_output_R4 ;
  logic [1:0] fsm_output_X4 ;
  logic [0:0] _043__C0 ;
  logic [0:0] _043__R0 ;
  logic [0:0] _043__X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_T = fsm_output_T [1] | _043__T ;
  assign fsm_output_C4 [1] = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C ;
  assign fsm_output_X4 [1] = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_X ;
  assign _043__C0 = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C ;
  assign _043__X0 = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_X ;
  assign fsm_output_R4 [1] = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_R | FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C & _043__T ) & { 1{ _043_ != 0 }} ;
  assign _043__R0 = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_R | FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C & fsm_output_T [1] ) & { 1{ fsm_output[1] != 0 }} ;
  logic [3:0] fangyuan1;
  logic [3:0] fangyuan1_T ;
  logic [3:0] fangyuan1_R ;
  logic [3:0] fangyuan1_C ;
  logic [3:0] fangyuan1_X ;
  assign fangyuan1 = { IsInf_5U_23U_land_lpi_1_dfm, IsInf_5U_23U_land_lpi_1_dfm, IsInf_5U_23U_land_lpi_1_dfm, IsInf_5U_23U_land_lpi_1_dfm };
  assign fangyuan1_T = {  IsInf_5U_23U_land_lpi_1_dfm_T , IsInf_5U_23U_land_lpi_1_dfm_T , IsInf_5U_23U_land_lpi_1_dfm_T , IsInf_5U_23U_land_lpi_1_dfm_T  };
  logic [13:0] fangyuan1_S ;
  assign fangyuan1_S = 0 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R0 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X0 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C0 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R0 = fangyuan1_R [3:3] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X0 = fangyuan1_X [3:3] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C0 = fangyuan1_C [3:3] ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R1 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X1 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C1 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R1 = fangyuan1_R [2:2] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X1 = fangyuan1_X [2:2] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C1 = fangyuan1_C [2:2] ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R2 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X2 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C2 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R2 = fangyuan1_R [1:1] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X2 = fangyuan1_X [1:1] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C2 = fangyuan1_C [1:1] ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R3 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X3 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C3 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R3 = fangyuan1_R [0:0] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X3 = fangyuan1_X [0:0] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C3 = fangyuan1_C [0:0] ;

  assign _039_ = 4'b1110 & fangyuan1;
  assign _039__S = 0 ;
  logic [3:0] fangyuan1_C0 ;
  logic [3:0] fangyuan1_R0 ;
  logic [3:0] fangyuan1_X0 ;
  assign _039__T = fangyuan1_T ;
  assign fangyuan1_C0 = _039__C ;
  assign fangyuan1_R0 = _039__R ;
  assign fangyuan1_X0 = _039__X ;
  logic [3:0] fangyuan2;
  logic [3:0] fangyuan2_T ;
  logic [3:0] fangyuan2_R ;
  logic [3:0] fangyuan2_C ;
  logic [3:0] fangyuan2_X ;
  assign fangyuan2 = { IsDenorm_5U_23U_land_lpi_1_dfm, IsDenorm_5U_23U_land_lpi_1_dfm, IsDenorm_5U_23U_land_lpi_1_dfm, IsDenorm_5U_23U_land_lpi_1_dfm };
  assign fangyuan2_T = {  IsDenorm_5U_23U_land_lpi_1_dfm_T , IsDenorm_5U_23U_land_lpi_1_dfm_T , IsDenorm_5U_23U_land_lpi_1_dfm_T , IsDenorm_5U_23U_land_lpi_1_dfm_T  };
  logic [13:0] fangyuan2_S ;
  assign fangyuan2_S = 0 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_R0 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_X0 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_C0 ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_R0 = fangyuan2_R [3:3] ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_X0 = fangyuan2_X [3:3] ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_C0 = fangyuan2_C [3:3] ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_R1 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_X1 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_C1 ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_R1 = fangyuan2_R [2:2] ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_X1 = fangyuan2_X [2:2] ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_C1 = fangyuan2_C [2:2] ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_R2 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_X2 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_C2 ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_R2 = fangyuan2_R [1:1] ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_X2 = fangyuan2_X [1:1] ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_C2 = fangyuan2_C [1:1] ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_R3 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_X3 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_C3 ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_R3 = fangyuan2_R [0:0] ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_X3 = fangyuan2_X [0:0] ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_C3 = fangyuan2_C [0:0] ;

  assign _040_ = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva[3:0] & fangyuan2;
  assign _040__S = 0 ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C0 ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R0 ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X0 ;
  logic [3:0] fangyuan2_C0 ;
  logic [3:0] fangyuan2_R0 ;
  logic [3:0] fangyuan2_X0 ;
  assign _040__T = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T [3:0] | fangyuan2_T ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C0 [3:0] = _040__C ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X0 [3:0] = _040__X ;
  assign fangyuan2_C0 = _040__C ;
  assign fangyuan2_X0 = _040__X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R0 [3:0] = ( _040__R | _040__C & fangyuan2_T ) & { 4{ fangyuan2 != 0 }} ;
  assign fangyuan2_R0 = ( _040__R | _040__C & FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T [3:0] ) & { 4{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva[3:0] != 0 }} ;
  logic [3:0] fangyuan3;
  logic [3:0] fangyuan3_T ;
  logic [3:0] fangyuan3_R ;
  logic [3:0] fangyuan3_C ;
  logic [3:0] fangyuan3_X ;
  assign fangyuan3 = { FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc, FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc, FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc, FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc };
  assign fangyuan3_T = {  FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T , FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T , FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T , FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T  };
  logic [13:0] fangyuan3_S ;
  assign fangyuan3_S = 0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R0 = fangyuan3_R [3:3] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X0 = fangyuan3_X [3:3] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C0 = fangyuan3_C [3:3] ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R1 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X1 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C1 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R1 = fangyuan3_R [2:2] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X1 = fangyuan3_X [2:2] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C1 = fangyuan3_C [2:2] ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R2 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X2 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C2 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R2 = fangyuan3_R [1:1] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X2 = fangyuan3_X [1:1] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C2 = fangyuan3_C [1:1] ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R3 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X3 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C3 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R3 = fangyuan3_R [0:0] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X3 = fangyuan3_X [0:0] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C3 = fangyuan3_C [0:0] ;

  assign _041_ = chn_a_rsci_d_mxwt[13:10] & fangyuan3;
  assign _041__S = 0 ;
  logic [15:0] chn_a_rsci_d_mxwt_C0 ;
  logic [15:0] chn_a_rsci_d_mxwt_R0 ;
  logic [15:0] chn_a_rsci_d_mxwt_X0 ;
  logic [3:0] fangyuan3_C0 ;
  logic [3:0] fangyuan3_R0 ;
  logic [3:0] fangyuan3_X0 ;
  assign _041__T = chn_a_rsci_d_mxwt_T [13:10] | fangyuan3_T ;
  assign chn_a_rsci_d_mxwt_C0 [13:10] = _041__C ;
  assign chn_a_rsci_d_mxwt_X0 [13:10] = _041__X ;
  assign fangyuan3_C0 = _041__C ;
  assign fangyuan3_X0 = _041__X ;
  assign chn_a_rsci_d_mxwt_R0 [13:10] = ( _041__R | _041__C & fangyuan3_T ) & { 4{ fangyuan3 != 0 }} ;
  assign fangyuan3_R0 = ( _041__R | _041__C & chn_a_rsci_d_mxwt_T [13:10] ) & { 4{ chn_a_rsci_d_mxwt[13:10] != 0 }} ;
  assign _042_ = chn_a_rsci_d_mxwt[14:10] == 5'b11111;
  assign _042__S = 0 ;
  assign { chn_a_rsci_d_mxwt_R0 [0], chn_a_rsci_d_mxwt_R0 [1], chn_a_rsci_d_mxwt_R0 [2], chn_a_rsci_d_mxwt_R0 [3], chn_a_rsci_d_mxwt_R0 [4], chn_a_rsci_d_mxwt_R0 [5], chn_a_rsci_d_mxwt_R0 [6], chn_a_rsci_d_mxwt_R0 [7], chn_a_rsci_d_mxwt_R0 [8], chn_a_rsci_d_mxwt_R0 [9], chn_a_rsci_d_mxwt_R0 [15:14] } = 0;
  assign { chn_a_rsci_d_mxwt_X0 [0], chn_a_rsci_d_mxwt_X0 [1], chn_a_rsci_d_mxwt_X0 [2], chn_a_rsci_d_mxwt_X0 [3], chn_a_rsci_d_mxwt_X0 [4], chn_a_rsci_d_mxwt_X0 [5], chn_a_rsci_d_mxwt_X0 [6], chn_a_rsci_d_mxwt_X0 [7], chn_a_rsci_d_mxwt_X0 [8], chn_a_rsci_d_mxwt_X0 [9], chn_a_rsci_d_mxwt_X0 [15:14] } = 0;
  assign { chn_a_rsci_d_mxwt_C0 [0], chn_a_rsci_d_mxwt_C0 [1], chn_a_rsci_d_mxwt_C0 [2], chn_a_rsci_d_mxwt_C0 [3], chn_a_rsci_d_mxwt_C0 [4], chn_a_rsci_d_mxwt_C0 [5], chn_a_rsci_d_mxwt_C0 [6], chn_a_rsci_d_mxwt_C0 [7], chn_a_rsci_d_mxwt_C0 [8], chn_a_rsci_d_mxwt_C0 [9], chn_a_rsci_d_mxwt_C0 [15:14] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_C1 ;
  logic [15:0] chn_a_rsci_d_mxwt_R1 ;
  logic [15:0] chn_a_rsci_d_mxwt_X1 ;
  assign _042__T = | chn_a_rsci_d_mxwt_T [14:10] ;
  assign chn_a_rsci_d_mxwt_C1 [14:10] = { 5{ _042__C }} ;
  assign chn_a_rsci_d_mxwt_R1 [14:10] = { 5{ _042__R }} ;
  assign chn_a_rsci_d_mxwt_X1 [14:10] = { 5{ _042__X }} ;
  assign and_dcpl_7 = chn_a_rsci_d_mxwt[14:13] == 2'b11;
  assign and_dcpl_7_S = 0 ;
  assign { chn_a_rsci_d_mxwt_R1 [0], chn_a_rsci_d_mxwt_R1 [1], chn_a_rsci_d_mxwt_R1 [2], chn_a_rsci_d_mxwt_R1 [3], chn_a_rsci_d_mxwt_R1 [4], chn_a_rsci_d_mxwt_R1 [5], chn_a_rsci_d_mxwt_R1 [6], chn_a_rsci_d_mxwt_R1 [7], chn_a_rsci_d_mxwt_R1 [8], chn_a_rsci_d_mxwt_R1 [9], chn_a_rsci_d_mxwt_R1 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_X1 [0], chn_a_rsci_d_mxwt_X1 [1], chn_a_rsci_d_mxwt_X1 [2], chn_a_rsci_d_mxwt_X1 [3], chn_a_rsci_d_mxwt_X1 [4], chn_a_rsci_d_mxwt_X1 [5], chn_a_rsci_d_mxwt_X1 [6], chn_a_rsci_d_mxwt_X1 [7], chn_a_rsci_d_mxwt_X1 [8], chn_a_rsci_d_mxwt_X1 [9], chn_a_rsci_d_mxwt_X1 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_C1 [0], chn_a_rsci_d_mxwt_C1 [1], chn_a_rsci_d_mxwt_C1 [2], chn_a_rsci_d_mxwt_C1 [3], chn_a_rsci_d_mxwt_C1 [4], chn_a_rsci_d_mxwt_C1 [5], chn_a_rsci_d_mxwt_C1 [6], chn_a_rsci_d_mxwt_C1 [7], chn_a_rsci_d_mxwt_C1 [8], chn_a_rsci_d_mxwt_C1 [9], chn_a_rsci_d_mxwt_C1 [15:15] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_C2 ;
  logic [15:0] chn_a_rsci_d_mxwt_R2 ;
  logic [15:0] chn_a_rsci_d_mxwt_X2 ;
  assign and_dcpl_7_T = | chn_a_rsci_d_mxwt_T [14:13] ;
  assign chn_a_rsci_d_mxwt_C2 [14:13] = { 2{ and_dcpl_7_C }} ;
  assign chn_a_rsci_d_mxwt_R2 [14:13] = { 2{ and_dcpl_7_R }} ;
  assign chn_a_rsci_d_mxwt_X2 [14:13] = { 2{ and_dcpl_7_X }} ;
  assign and_dcpl_10 = chn_a_rsci_d_mxwt[12:10] == 3'b111;
  assign and_dcpl_10_S = 0 ;
  assign and_dcpl_10_T = | chn_a_rsci_d_mxwt_T [12:10] ;
  assign chn_a_rsci_d_mxwt_C2 [12:10] = { 3{ and_dcpl_10_C }} ;
  assign chn_a_rsci_d_mxwt_R2 [12:10] = { 3{ and_dcpl_10_R }} ;
  assign chn_a_rsci_d_mxwt_X2 [12:10] = { 3{ and_dcpl_10_X }} ;
  assign _043_ = ! chn_a_rsci_d_mxwt[14:10];
  assign { chn_a_rsci_d_mxwt_R2 [0], chn_a_rsci_d_mxwt_R2 [1], chn_a_rsci_d_mxwt_R2 [2], chn_a_rsci_d_mxwt_R2 [3], chn_a_rsci_d_mxwt_R2 [4], chn_a_rsci_d_mxwt_R2 [5], chn_a_rsci_d_mxwt_R2 [6], chn_a_rsci_d_mxwt_R2 [7], chn_a_rsci_d_mxwt_R2 [8], chn_a_rsci_d_mxwt_R2 [9], chn_a_rsci_d_mxwt_R2 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_X2 [0], chn_a_rsci_d_mxwt_X2 [1], chn_a_rsci_d_mxwt_X2 [2], chn_a_rsci_d_mxwt_X2 [3], chn_a_rsci_d_mxwt_X2 [4], chn_a_rsci_d_mxwt_X2 [5], chn_a_rsci_d_mxwt_X2 [6], chn_a_rsci_d_mxwt_X2 [7], chn_a_rsci_d_mxwt_X2 [8], chn_a_rsci_d_mxwt_X2 [9], chn_a_rsci_d_mxwt_X2 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_C2 [0], chn_a_rsci_d_mxwt_C2 [1], chn_a_rsci_d_mxwt_C2 [2], chn_a_rsci_d_mxwt_C2 [3], chn_a_rsci_d_mxwt_C2 [4], chn_a_rsci_d_mxwt_C2 [5], chn_a_rsci_d_mxwt_C2 [6], chn_a_rsci_d_mxwt_C2 [7], chn_a_rsci_d_mxwt_C2 [8], chn_a_rsci_d_mxwt_C2 [9], chn_a_rsci_d_mxwt_C2 [15:15] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_C3 ;
  logic [15:0] chn_a_rsci_d_mxwt_R3 ;
  logic [15:0] chn_a_rsci_d_mxwt_X3 ;
  assign _043__T = | chn_a_rsci_d_mxwt_T [14:10] ;
  assign chn_a_rsci_d_mxwt_C3 [14:10] = { 5{ _043__C }} ;
  assign chn_a_rsci_d_mxwt_X3 [14:10] = { 5{ _043__X }} ;
  assign chn_a_rsci_d_mxwt_R3 [14:10] = { 5{ _043__R }} ;
  assign _043__S = 0 ;
  assign _044_ = | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C0 ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R0 ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X0 ;
  assign _044__T = | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_T ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C0 = { 10{ _044__C }} ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X0 = { 10{ _044__X }} ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R0 = { 10{ _044__R }} & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm ;
  assign _044__S = 0 ;
  assign _045_ = | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C0 ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R0 ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X0 ;
  assign _045__T = | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_T ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C0 = { 10{ _045__C }} ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X0 = { 10{ _045__X }} ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R0 = { 10{ _045__R }} & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm ;
  assign _045__S = 0 ;
  assign _046_ = | chn_a_rsci_d_mxwt[9:0];
  assign _046__T = | chn_a_rsci_d_mxwt_T [9:0] ;
  assign chn_a_rsci_d_mxwt_C3 [9:0] = { 10{ _046__C }} ;
  assign chn_a_rsci_d_mxwt_X3 [9:0] = { 10{ _046__X }} ;
  assign chn_a_rsci_d_mxwt_R3 [9:0] = { 10{ _046__R }} & chn_a_rsci_d_mxwt[9:0] ;
  assign _046__S = 0 ;
  assign _047_ = | chn_a_rsci_d_mxwt[14:10];
  assign { chn_a_rsci_d_mxwt_R3 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_X3 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_C3 [15:15] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_C4 ;
  logic [15:0] chn_a_rsci_d_mxwt_R4 ;
  logic [15:0] chn_a_rsci_d_mxwt_X4 ;
  assign _047__T = | chn_a_rsci_d_mxwt_T [14:10] ;
  assign chn_a_rsci_d_mxwt_C4 [14:10] = { 5{ _047__C }} ;
  assign chn_a_rsci_d_mxwt_X4 [14:10] = { 5{ _047__X }} ;
  assign chn_a_rsci_d_mxwt_R4 [14:10] = { 5{ _047__R }} & chn_a_rsci_d_mxwt[14:10] ;
  assign _047__S = 0 ;
  assign _048_ = chn_a_rsci_d_mxwt[14:10] != 5'b11111;
  assign _048__S = 0 ;
  assign { chn_a_rsci_d_mxwt_R4 [0], chn_a_rsci_d_mxwt_R4 [1], chn_a_rsci_d_mxwt_R4 [2], chn_a_rsci_d_mxwt_R4 [3], chn_a_rsci_d_mxwt_R4 [4], chn_a_rsci_d_mxwt_R4 [5], chn_a_rsci_d_mxwt_R4 [6], chn_a_rsci_d_mxwt_R4 [7], chn_a_rsci_d_mxwt_R4 [8], chn_a_rsci_d_mxwt_R4 [9], chn_a_rsci_d_mxwt_R4 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_X4 [0], chn_a_rsci_d_mxwt_X4 [1], chn_a_rsci_d_mxwt_X4 [2], chn_a_rsci_d_mxwt_X4 [3], chn_a_rsci_d_mxwt_X4 [4], chn_a_rsci_d_mxwt_X4 [5], chn_a_rsci_d_mxwt_X4 [6], chn_a_rsci_d_mxwt_X4 [7], chn_a_rsci_d_mxwt_X4 [8], chn_a_rsci_d_mxwt_X4 [9], chn_a_rsci_d_mxwt_X4 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_C4 [0], chn_a_rsci_d_mxwt_C4 [1], chn_a_rsci_d_mxwt_C4 [2], chn_a_rsci_d_mxwt_C4 [3], chn_a_rsci_d_mxwt_C4 [4], chn_a_rsci_d_mxwt_C4 [5], chn_a_rsci_d_mxwt_C4 [6], chn_a_rsci_d_mxwt_C4 [7], chn_a_rsci_d_mxwt_C4 [8], chn_a_rsci_d_mxwt_C4 [9], chn_a_rsci_d_mxwt_C4 [15:15] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_C5 ;
  logic [15:0] chn_a_rsci_d_mxwt_R5 ;
  logic [15:0] chn_a_rsci_d_mxwt_X5 ;
  assign _048__T = | chn_a_rsci_d_mxwt_T [14:10] ;
  assign chn_a_rsci_d_mxwt_C5 [14:10] = { 5{ _048__C }} ;
  assign chn_a_rsci_d_mxwt_R5 [14:10] = { 5{ _048__R }} ;
  assign chn_a_rsci_d_mxwt_X5 [14:10] = { 5{ _048__X }} ;
  assign _049_ = ~ _063_;
  logic [0:0] _063__C0 ;
  logic [0:0] _063__R0 ;
  logic [0:0] _063__X0 ;
  assign _049__T = _063__T ;
  assign _063__C0 = _049__C ;
  assign _063__R0 = _049__R ;
  assign _063__X0 = _049__X ;
  assign _049__S = 0 ;
  assign _050_ = ~ libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C0 ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R0 ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X0 ;
  assign _050__T = libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_T ;
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C0 = _050__C ;
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R0 = _050__R ;
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X0 = _050__X ;
  assign _050__S = 0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc = ~ not_nl;
  logic [0:0] not_nl_C0 ;
  logic [0:0] not_nl_R0 ;
  logic [0:0] not_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T = not_nl_T ;
  assign not_nl_C0 = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C ;
  assign not_nl_R0 = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R ;
  assign not_nl_X0 = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_S = 0 ;
  assign IsInf_5U_23U_land_lpi_1_dfm = ~ _065_;
  logic [0:0] _065__C0 ;
  logic [0:0] _065__R0 ;
  logic [0:0] _065__X0 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_T = _065__T ;
  assign _065__C0 = IsInf_5U_23U_land_lpi_1_dfm_C ;
  assign _065__R0 = IsInf_5U_23U_land_lpi_1_dfm_R ;
  assign _065__X0 = IsInf_5U_23U_land_lpi_1_dfm_X ;
  assign IsInf_5U_23U_land_lpi_1_dfm_S = 0 ;
  assign IsNaN_5U_23U_nor_tmp = ~ _046_;
  logic [0:0] _046__C3 ;
  logic [0:0] _046__R3 ;
  logic [0:0] _046__X3 ;
  assign IsNaN_5U_23U_nor_tmp_T = _046__T ;
  assign _046__C3 = IsNaN_5U_23U_nor_tmp_C ;
  assign _046__R3 = IsNaN_5U_23U_nor_tmp_R ;
  assign _046__X3 = IsNaN_5U_23U_nor_tmp_X ;
  assign IsNaN_5U_23U_nor_tmp_S = 0 ;
  assign IsNaN_5U_23U_land_lpi_1_dfm = ~ IsNaN_5U_23U_aelse_not_2_nl;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_C0 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_R0 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_X0 ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_T = IsNaN_5U_23U_aelse_not_2_nl_T ;
  assign IsNaN_5U_23U_aelse_not_2_nl_C0 = IsNaN_5U_23U_land_lpi_1_dfm_C ;
  assign IsNaN_5U_23U_aelse_not_2_nl_R0 = IsNaN_5U_23U_land_lpi_1_dfm_R ;
  assign IsNaN_5U_23U_aelse_not_2_nl_X0 = IsNaN_5U_23U_land_lpi_1_dfm_X ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_S = 0 ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse = ~ _042_;
  logic [0:0] _042__C0 ;
  logic [0:0] _042__R0 ;
  logic [0:0] _042__X0 ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_T = _042__T ;
  assign _042__C0 = IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C ;
  assign _042__R0 = IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R ;
  assign _042__X0 = IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_S = 0 ;
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva = ~ _047_;
  logic [0:0] _047__C0 ;
  logic [0:0] _047__R0 ;
  logic [0:0] _047__X0 ;
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_T = _047__T ;
  assign _047__C0 = IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_C ;
  assign _047__R0 = IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_R ;
  assign _047__X0 = IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_X ;
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_S = 0 ;
  assign _051_ = ~ reg_chn_o_rsci_ld_core_psct_cse;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_C3 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_R3 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_X3 ;
  assign _051__T = reg_chn_o_rsci_ld_core_psct_cse_T ;
  assign reg_chn_o_rsci_ld_core_psct_cse_C3 = _051__C ;
  assign reg_chn_o_rsci_ld_core_psct_cse_R3 = _051__R ;
  assign reg_chn_o_rsci_ld_core_psct_cse_X3 = _051__X ;
  assign _051__S = 0 ;
  assign _052_ = ~ chn_a_rsci_bawt;
  logic [0:0] chn_a_rsci_bawt_C7 ;
  logic [0:0] chn_a_rsci_bawt_R7 ;
  logic [0:0] chn_a_rsci_bawt_X7 ;
  assign _052__T = chn_a_rsci_bawt_T ;
  assign chn_a_rsci_bawt_C7 = _052__C ;
  assign chn_a_rsci_bawt_R7 = _052__R ;
  assign chn_a_rsci_bawt_X7 = _052__X ;
  assign _052__S = 0 ;
  assign _053_ = ~ chn_o_rsci_bawt;
  logic [0:0] chn_o_rsci_bawt_C2 ;
  logic [0:0] chn_o_rsci_bawt_R2 ;
  logic [0:0] chn_o_rsci_bawt_X2 ;
  assign _053__T = chn_o_rsci_bawt_T ;
  assign chn_o_rsci_bawt_C2 = _053__C ;
  assign chn_o_rsci_bawt_R2 = _053__R ;
  assign chn_o_rsci_bawt_X2 = _053__X ;
  assign _053__S = 0 ;
  assign _054_ = ~ _016_;
  logic [0:0] _016__C0 ;
  logic [0:0] _016__R0 ;
  logic [0:0] _016__X0 ;
  assign _054__T = _016__T ;
  assign _016__C0 = _054__C ;
  assign _016__R0 = _054__R ;
  assign _016__X0 = _054__X ;
  assign _054__S = 0 ;
  assign and_42_cse = ~ _017_;
  logic [0:0] _017__C0 ;
  logic [0:0] _017__R0 ;
  logic [0:0] _017__X0 ;
  assign and_42_cse_T = _017__T ;
  assign _017__C0 = and_42_cse_C ;
  assign _017__R0 = and_42_cse_R ;
  assign _017__X0 = and_42_cse_X ;
  assign and_42_cse_S = 0 ;
  assign _055_ = ~ and_4_mdf;
  logic [0:0] and_4_mdf_C1 ;
  logic [0:0] and_4_mdf_R1 ;
  logic [0:0] and_4_mdf_X1 ;
  assign _055__T = and_4_mdf_T ;
  assign and_4_mdf_C1 = _055__C ;
  assign and_4_mdf_R1 = _055__R ;
  assign and_4_mdf_X1 = _055__X ;
  assign _055__S = 0 ;
  assign _056_ = ~ _026_;
  logic [0:0] _026__C0 ;
  logic [0:0] _026__R0 ;
  logic [0:0] _026__X0 ;
  assign _056__T = _026__T ;
  assign _026__C0 = _056__C ;
  assign _026__R0 = _056__R ;
  assign _026__X0 = _056__X ;
  assign _056__S = 0 ;
  assign _057_ = ~ _028_;
  logic [0:0] _028__C0 ;
  logic [0:0] _028__R0 ;
  logic [0:0] _028__X0 ;
  assign _057__T = _028__T ;
  assign _028__C0 = _057__C ;
  assign _028__R0 = _057__R ;
  assign _028__X0 = _057__X ;
  assign _057__S = 0 ;
  assign _058_ = ~ _066_;
  logic [0:0] _066__C0 ;
  logic [0:0] _066__R0 ;
  logic [0:0] _066__X0 ;
  assign _058__T = _066__T ;
  assign _066__C0 = _058__C ;
  assign _066__R0 = _058__R ;
  assign _066__X0 = _058__X ;
  assign _058__S = 0 ;
  assign _059_ = ~ _014_;
  logic [2:0] _014__C0 ;
  logic [2:0] _014__R0 ;
  logic [2:0] _014__X0 ;
  assign _059__T = _014__T ;
  assign _014__C0 = _059__C ;
  assign _014__R0 = _059__R ;
  assign _014__X0 = _059__X ;
  assign _059__S = 0 ;
  assign _060_ = ~ and_dcpl_23;
  logic [0:0] and_dcpl_23_C0 ;
  logic [0:0] and_dcpl_23_R0 ;
  logic [0:0] and_dcpl_23_X0 ;
  assign _060__T = and_dcpl_23_T ;
  assign and_dcpl_23_C0 = _060__C ;
  assign and_dcpl_23_R0 = _060__R ;
  assign and_dcpl_23_X0 = _060__X ;
  assign _060__S = 0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl = ~ _000_;
  logic [2:0] _000__C0 ;
  logic [2:0] _000__R0 ;
  logic [2:0] _000__X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_T = _000__T ;
  assign _000__C0 = FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_C ;
  assign _000__R0 = FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_R ;
  assign _000__X0 = FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_S = 0 ;
  assign _061_ = ~ chn_o_rsci_d_9_0_mx0c1;
  logic [0:0] chn_o_rsci_d_9_0_mx0c1_C0 ;
  logic [0:0] chn_o_rsci_d_9_0_mx0c1_R0 ;
  logic [0:0] chn_o_rsci_d_9_0_mx0c1_X0 ;
  assign _061__T = chn_o_rsci_d_9_0_mx0c1_T ;
  assign chn_o_rsci_d_9_0_mx0c1_C0 = _061__C ;
  assign chn_o_rsci_d_9_0_mx0c1_R0 = _061__R ;
  assign chn_o_rsci_d_9_0_mx0c1_X0 = _061__X ;
  assign _061__S = 0 ;
  assign _062_ = ~ and_48_cse;
  logic [0:0] and_48_cse_C0 ;
  logic [0:0] and_48_cse_R0 ;
  logic [0:0] and_48_cse_X0 ;
  assign _062__T = and_48_cse_T ;
  assign and_48_cse_C0 = _062__C ;
  assign and_48_cse_R0 = _062__R ;
  assign and_48_cse_X0 = _062__X ;
  assign _062__S = 0 ;
  assign _063_ = and_42_cse | fsm_output[0];
  assign _063__S = 0 ;
  logic [0:0] and_42_cse_C0 ;
  logic [0:0] and_42_cse_R0 ;
  logic [0:0] and_42_cse_X0 ;
  assign _063__T = and_42_cse_T | fsm_output_T [0] ;
  assign and_42_cse_C0 = _063__C ;
  assign and_42_cse_X0 = _063__X ;
  assign fsm_output_C4 [0] = _063__C ;
  assign fsm_output_X4 [0] = _063__X ;
  assign and_42_cse_R0 = ( _063__R | _063__C & fsm_output_T [0] ) & { 1{ fsm_output[0] != 1'b1 }} ;
  assign fsm_output_R4 [0] = ( _063__R | _063__C & and_42_cse_T ) & { 1{ and_42_cse != 1'b1 }} ;
  assign not_nl = IsDenorm_5U_23U_land_lpi_1_dfm | IsInf_5U_23U_land_lpi_1_dfm;
  assign not_nl_S = 0 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_C4 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_R4 ;
  logic [0:0] IsDenorm_5U_23U_land_lpi_1_dfm_X4 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C4 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R4 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X4 ;
  assign not_nl_T = IsDenorm_5U_23U_land_lpi_1_dfm_T | IsInf_5U_23U_land_lpi_1_dfm_T ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_C4 = not_nl_C ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_X4 = not_nl_X ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C4 = not_nl_C ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X4 = not_nl_X ;
  assign IsDenorm_5U_23U_land_lpi_1_dfm_R4 = ( not_nl_R | not_nl_C & IsInf_5U_23U_land_lpi_1_dfm_T ) & { 1{ IsInf_5U_23U_land_lpi_1_dfm != 1'b1 }} ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R4 = ( not_nl_R | not_nl_C & IsDenorm_5U_23U_land_lpi_1_dfm_T ) & { 1{ IsDenorm_5U_23U_land_lpi_1_dfm != 1'b1 }} ;
  assign _064_ = _044_ | _045_;
  assign _064__S = 0 ;
  logic [0:0] _044__C0 ;
  logic [0:0] _044__R0 ;
  logic [0:0] _044__X0 ;
  logic [0:0] _045__C0 ;
  logic [0:0] _045__R0 ;
  logic [0:0] _045__X0 ;
  assign _064__T = _044__T | _045__T ;
  assign _044__C0 = _064__C ;
  assign _044__X0 = _064__X ;
  assign _045__C0 = _064__C ;
  assign _045__X0 = _064__X ;
  assign _044__R0 = ( _064__R | _064__C & _045__T ) & { 1{ _045_ != 1'b1 }} ;
  assign _045__R0 = ( _064__R | _064__C & _044__T ) & { 1{ _044_ != 1'b1 }} ;
  assign _065_ = _064_ | IsNaN_5U_23U_IsNaN_5U_23U_nand_cse;
  assign _065__S = 0 ;
  logic [0:0] _064__C0 ;
  logic [0:0] _064__R0 ;
  logic [0:0] _064__X0 ;
  logic [0:0] IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C0 ;
  logic [0:0] IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R0 ;
  logic [0:0] IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X0 ;
  assign _065__T = _064__T | IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_T ;
  assign _064__C0 = _065__C ;
  assign _064__X0 = _065__X ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C0 = _065__C ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X0 = _065__X ;
  assign _064__R0 = ( _065__R | _065__C & IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_T ) & { 1{ IsNaN_5U_23U_IsNaN_5U_23U_nand_cse != 1'b1 }} ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R0 = ( _065__R | _065__C & _064__T ) & { 1{ _064_ != 1'b1 }} ;
  assign IsNaN_5U_23U_aelse_not_2_nl = IsNaN_5U_23U_nor_tmp | IsNaN_5U_23U_IsNaN_5U_23U_nand_cse;
  assign IsNaN_5U_23U_aelse_not_2_nl_S = 0 ;
  logic [0:0] IsNaN_5U_23U_nor_tmp_C0 ;
  logic [0:0] IsNaN_5U_23U_nor_tmp_R0 ;
  logic [0:0] IsNaN_5U_23U_nor_tmp_X0 ;
  logic [0:0] IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C1 ;
  logic [0:0] IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R1 ;
  logic [0:0] IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X1 ;
  assign IsNaN_5U_23U_aelse_not_2_nl_T = IsNaN_5U_23U_nor_tmp_T | IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_T ;
  assign IsNaN_5U_23U_nor_tmp_C0 = IsNaN_5U_23U_aelse_not_2_nl_C ;
  assign IsNaN_5U_23U_nor_tmp_X0 = IsNaN_5U_23U_aelse_not_2_nl_X ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C1 = IsNaN_5U_23U_aelse_not_2_nl_C ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X1 = IsNaN_5U_23U_aelse_not_2_nl_X ;
  assign IsNaN_5U_23U_nor_tmp_R0 = ( IsNaN_5U_23U_aelse_not_2_nl_R | IsNaN_5U_23U_aelse_not_2_nl_C & IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_T ) & { 1{ IsNaN_5U_23U_IsNaN_5U_23U_nand_cse != 1'b1 }} ;
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R1 = ( IsNaN_5U_23U_aelse_not_2_nl_R | IsNaN_5U_23U_aelse_not_2_nl_C & IsNaN_5U_23U_nor_tmp_T ) & { 1{ IsNaN_5U_23U_nor_tmp != 1'b1 }} ;
  assign or_cse = chn_o_rsci_bawt | _051_;
  assign or_cse_S = 0 ;
  logic [0:0] chn_o_rsci_bawt_C3 ;
  logic [0:0] chn_o_rsci_bawt_R3 ;
  logic [0:0] chn_o_rsci_bawt_X3 ;
  logic [0:0] _051__C0 ;
  logic [0:0] _051__R0 ;
  logic [0:0] _051__X0 ;
  assign or_cse_T = chn_o_rsci_bawt_T | _051__T ;
  assign chn_o_rsci_bawt_C3 = or_cse_C ;
  assign chn_o_rsci_bawt_X3 = or_cse_X ;
  assign _051__C0 = or_cse_C ;
  assign _051__X0 = or_cse_X ;
  assign chn_o_rsci_bawt_R3 = ( or_cse_R | or_cse_C & _051__T ) & { 1{ _051_ != 1'b1 }} ;
  assign _051__R0 = ( or_cse_R | or_cse_C & chn_o_rsci_bawt_T ) & { 1{ chn_o_rsci_bawt != 1'b1 }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 = _046_ | _047_;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_S = 0 ;
  logic [0:0] _046__C4 ;
  logic [0:0] _046__R4 ;
  logic [0:0] _046__X4 ;
  logic [0:0] _047__C1 ;
  logic [0:0] _047__R1 ;
  logic [0:0] _047__X1 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_T = _046__T | _047__T ;
  assign _046__C4 = FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C ;
  assign _046__X4 = FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X ;
  assign _047__C1 = FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C ;
  assign _047__X1 = FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X ;
  assign _046__R4 = ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R | FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C & _047__T ) & { 1{ _047_ != 1'b1 }} ;
  assign _047__R1 = ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R | FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C & _046__T ) & { 1{ _046_ != 1'b1 }} ;
  assign or_dcpl_8 = _048_ | IsNaN_5U_23U_nor_tmp;
  assign or_dcpl_8_S = 0 ;
  logic [0:0] _048__C0 ;
  logic [0:0] _048__R0 ;
  logic [0:0] _048__X0 ;
  logic [0:0] IsNaN_5U_23U_nor_tmp_C1 ;
  logic [0:0] IsNaN_5U_23U_nor_tmp_R1 ;
  logic [0:0] IsNaN_5U_23U_nor_tmp_X1 ;
  assign or_dcpl_8_T = _048__T | IsNaN_5U_23U_nor_tmp_T ;
  assign _048__C0 = or_dcpl_8_C ;
  assign _048__X0 = or_dcpl_8_X ;
  assign IsNaN_5U_23U_nor_tmp_C1 = or_dcpl_8_C ;
  assign IsNaN_5U_23U_nor_tmp_X1 = or_dcpl_8_X ;
  assign _048__R0 = ( or_dcpl_8_R | or_dcpl_8_C & IsNaN_5U_23U_nor_tmp_T ) & { 1{ IsNaN_5U_23U_nor_tmp != 1'b1 }} ;
  assign IsNaN_5U_23U_nor_tmp_R1 = ( or_dcpl_8_R | or_dcpl_8_C & _048__T ) & { 1{ _048_ != 1'b1 }} ;
  assign chn_a_rsci_ld_core_psct_mx0c0 = and_4_mdf | fsm_output[0];
  assign chn_a_rsci_ld_core_psct_mx0c0_S = 0 ;
  logic [0:0] and_4_mdf_C2 ;
  logic [0:0] and_4_mdf_R2 ;
  logic [0:0] and_4_mdf_X2 ;
  logic [1:0] fsm_output_C5 ;
  logic [1:0] fsm_output_R5 ;
  logic [1:0] fsm_output_X5 ;
  assign chn_a_rsci_ld_core_psct_mx0c0_T = and_4_mdf_T | fsm_output_T [0] ;
  assign and_4_mdf_C2 = chn_a_rsci_ld_core_psct_mx0c0_C ;
  assign and_4_mdf_X2 = chn_a_rsci_ld_core_psct_mx0c0_X ;
  assign fsm_output_C5 [0] = chn_a_rsci_ld_core_psct_mx0c0_C ;
  assign fsm_output_X5 [0] = chn_a_rsci_ld_core_psct_mx0c0_X ;
  assign and_4_mdf_R2 = ( chn_a_rsci_ld_core_psct_mx0c0_R | chn_a_rsci_ld_core_psct_mx0c0_C & fsm_output_T [0] ) & { 1{ fsm_output[0] != 1'b1 }} ;
  assign fsm_output_R5 [0] = ( chn_a_rsci_ld_core_psct_mx0c0_R | chn_a_rsci_ld_core_psct_mx0c0_C & and_4_mdf_T ) & { 1{ and_4_mdf != 1'b1 }} ;
  assign chn_o_rsci_d_9_0_mx0c1 = and_48_cse | _025_;
  assign chn_o_rsci_d_9_0_mx0c1_S = 0 ;
  logic [0:0] and_48_cse_C1 ;
  logic [0:0] and_48_cse_R1 ;
  logic [0:0] and_48_cse_X1 ;
  logic [0:0] _025__C0 ;
  logic [0:0] _025__R0 ;
  logic [0:0] _025__X0 ;
  assign chn_o_rsci_d_9_0_mx0c1_T = and_48_cse_T | _025__T ;
  assign and_48_cse_C1 = chn_o_rsci_d_9_0_mx0c1_C ;
  assign and_48_cse_X1 = chn_o_rsci_d_9_0_mx0c1_X ;
  assign _025__C0 = chn_o_rsci_d_9_0_mx0c1_C ;
  assign _025__X0 = chn_o_rsci_d_9_0_mx0c1_X ;
  assign and_48_cse_R1 = ( chn_o_rsci_d_9_0_mx0c1_R | chn_o_rsci_d_9_0_mx0c1_C & _025__T ) & { 1{ _025_ != 1'b1 }} ;
  assign _025__R0 = ( chn_o_rsci_d_9_0_mx0c1_R | chn_o_rsci_d_9_0_mx0c1_C & and_48_cse_T ) & { 1{ and_48_cse != 1'b1 }} ;
  assign _066_ = and_42_cse | _029_;
  assign _066__S = 0 ;
  logic [0:0] and_42_cse_C1 ;
  logic [0:0] and_42_cse_R1 ;
  logic [0:0] and_42_cse_X1 ;
  logic [0:0] _029__C0 ;
  logic [0:0] _029__R0 ;
  logic [0:0] _029__X0 ;
  assign _066__T = and_42_cse_T | _029__T ;
  assign and_42_cse_C1 = _066__C ;
  assign and_42_cse_X1 = _066__X ;
  assign _029__C0 = _066__C ;
  assign _029__X0 = _066__X ;
  assign and_42_cse_R1 = ( _066__R | _066__C & _029__T ) & { 1{ _029_ != 1'b1 }} ;
  assign _029__R0 = ( _066__R | _066__C & and_42_cse_T ) & { 1{ and_42_cse != 1'b1 }} ;
  logic [1:0] fangyuan4;
  logic [1:0] fangyuan4_T ;
  logic [1:0] fangyuan4_R ;
  logic [1:0] fangyuan4_C ;
  logic [1:0] fangyuan4_X ;
  assign fangyuan4 = { IsInf_5U_23U_land_lpi_1_dfm, IsInf_5U_23U_land_lpi_1_dfm };
  assign fangyuan4_T = {  IsInf_5U_23U_land_lpi_1_dfm_T , IsInf_5U_23U_land_lpi_1_dfm_T  };
  logic [13:0] fangyuan4_S ;
  assign fangyuan4_S = 0 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R5 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X5 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C5 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R5 = fangyuan4_R [1:1] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X5 = fangyuan4_X [1:1] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C5 = fangyuan4_C [1:1] ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R6 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X6 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C6 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R6 = fangyuan4_R [0:0] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X6 = fangyuan4_X [0:0] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C6 = fangyuan4_C [0:0] ;

  assign _067_ = FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl | fangyuan4;
  assign _067__S = 0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_R0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X0 ;
  logic [1:0] fangyuan4_C0 ;
  logic [1:0] fangyuan4_R0 ;
  logic [1:0] fangyuan4_X0 ;
  assign _067__T = FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_T | fangyuan4_T ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C0 = _067__C ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X0 = _067__X ;
  assign fangyuan4_C0 = _067__C ;
  assign fangyuan4_X0 = _067__X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_R0 = ( _067__R | _067__C & fangyuan4_T ) & { 2{ fangyuan4 != 2'b11 }} ;
  assign fangyuan4_R0 = ( _067__R | _067__C & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_T ) & { 2{ FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl != 2'b11 }} ;
  logic [1:0] fangyuan5;
  logic [1:0] fangyuan5_T ;
  logic [1:0] fangyuan5_R ;
  logic [1:0] fangyuan5_C ;
  logic [1:0] fangyuan5_X ;
  assign fangyuan5 = { IsNaN_5U_23U_land_lpi_1_dfm, IsNaN_5U_23U_land_lpi_1_dfm };
  assign fangyuan5_T = {  IsNaN_5U_23U_land_lpi_1_dfm_T , IsNaN_5U_23U_land_lpi_1_dfm_T  };
  logic [13:0] fangyuan5_S ;
  assign fangyuan5_S = 0 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_R0 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_X0 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_C0 ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_R0 = fangyuan5_R [1:1] ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_X0 = fangyuan5_X [1:1] ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_C0 = fangyuan5_C [1:1] ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_R1 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_X1 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_C1 ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_R1 = fangyuan5_R [0:0] ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_X1 = fangyuan5_X [0:0] ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_C1 = fangyuan5_C [0:0] ;

  assign _068_ = _067_ | fangyuan5;
  assign _068__S = 0 ;
  logic [1:0] _067__C0 ;
  logic [1:0] _067__R0 ;
  logic [1:0] _067__X0 ;
  logic [1:0] fangyuan5_C0 ;
  logic [1:0] fangyuan5_R0 ;
  logic [1:0] fangyuan5_X0 ;
  assign _068__T = _067__T | fangyuan5_T ;
  assign _067__C0 = _068__C ;
  assign _067__X0 = _068__X ;
  assign fangyuan5_C0 = _068__C ;
  assign fangyuan5_X0 = _068__X ;
  assign _067__R0 = ( _068__R | _068__C & fangyuan5_T ) & { 2{ fangyuan5 != 2'b11 }} ;
  assign fangyuan5_R0 = ( _068__R | _068__C & _067__T ) & { 2{ _067_ != 2'b11 }} ;
  logic [1:0] fangyuan6;
  logic [1:0] fangyuan6_T ;
  logic [1:0] fangyuan6_R ;
  logic [1:0] fangyuan6_C ;
  logic [1:0] fangyuan6_X ;
  assign fangyuan6 = { IsInf_5U_23U_land_lpi_1_dfm, IsInf_5U_23U_land_lpi_1_dfm };
  assign fangyuan6_T = {  IsInf_5U_23U_land_lpi_1_dfm_T , IsInf_5U_23U_land_lpi_1_dfm_T  };
  logic [13:0] fangyuan6_S ;
  assign fangyuan6_S = 0 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R7 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X7 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C7 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R7 = fangyuan6_R [1:1] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X7 = fangyuan6_X [1:1] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C7 = fangyuan6_C [1:1] ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_R8 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_X8 ;
  logic [0:0] IsInf_5U_23U_land_lpi_1_dfm_C8 ;
  assign IsInf_5U_23U_land_lpi_1_dfm_R8 = fangyuan6_R [0:0] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_X8 = fangyuan6_X [0:0] ;
  assign IsInf_5U_23U_land_lpi_1_dfm_C8 = fangyuan6_C [0:0] ;

  assign _069_ = FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl | fangyuan6;
  assign _069__S = 0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_C0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_R0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_X0 ;
  logic [1:0] fangyuan6_C0 ;
  logic [1:0] fangyuan6_R0 ;
  logic [1:0] fangyuan6_X0 ;
  assign _069__T = FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_T | fangyuan6_T ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_C0 = _069__C ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_X0 = _069__X ;
  assign fangyuan6_C0 = _069__C ;
  assign fangyuan6_X0 = _069__X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_R0 = ( _069__R | _069__C & fangyuan6_T ) & { 2{ fangyuan6 != 2'b11 }} ;
  assign fangyuan6_R0 = ( _069__R | _069__C & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_T ) & { 2{ FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl != 2'b11 }} ;
  logic [1:0] fangyuan7;
  logic [1:0] fangyuan7_T ;
  logic [1:0] fangyuan7_R ;
  logic [1:0] fangyuan7_C ;
  logic [1:0] fangyuan7_X ;
  assign fangyuan7 = { IsNaN_5U_23U_land_lpi_1_dfm, IsNaN_5U_23U_land_lpi_1_dfm };
  assign fangyuan7_T = {  IsNaN_5U_23U_land_lpi_1_dfm_T , IsNaN_5U_23U_land_lpi_1_dfm_T  };
  logic [13:0] fangyuan7_S ;
  assign fangyuan7_S = 0 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_R2 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_X2 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_C2 ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_R2 = fangyuan7_R [1:1] ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_X2 = fangyuan7_X [1:1] ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_C2 = fangyuan7_C [1:1] ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_R3 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_X3 ;
  logic [0:0] IsNaN_5U_23U_land_lpi_1_dfm_C3 ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_R3 = fangyuan7_R [0:0] ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_X3 = fangyuan7_X [0:0] ;
  assign IsNaN_5U_23U_land_lpi_1_dfm_C3 = fangyuan7_C [0:0] ;

  assign _070_ = _069_ | fangyuan7;
  assign _070__S = 0 ;
  logic [1:0] _069__C0 ;
  logic [1:0] _069__R0 ;
  logic [1:0] _069__X0 ;
  logic [1:0] fangyuan7_C0 ;
  logic [1:0] fangyuan7_R0 ;
  logic [1:0] fangyuan7_X0 ;
  assign _070__T = _069__T | fangyuan7_T ;
  assign _069__C0 = _070__C ;
  assign _069__X0 = _070__X ;
  assign fangyuan7_C0 = _070__C ;
  assign fangyuan7_X0 = _070__X ;
  assign _069__R0 = ( _070__R | _070__C & fangyuan7_T ) & { 2{ fangyuan7 != 2'b11 }} ;
  assign fangyuan7_R0 = ( _070__R | _070__C & _069__T ) & { 2{ _069_ != 2'b11 }} ;
  assign _071_ = and_46_cse | _035_;
  assign _071__S = 0 ;
  logic [0:0] and_46_cse_C0 ;
  logic [0:0] and_46_cse_R0 ;
  logic [0:0] and_46_cse_X0 ;
  logic [0:0] _035__C0 ;
  logic [0:0] _035__R0 ;
  logic [0:0] _035__X0 ;
  assign _071__T = and_46_cse_T | _035__T ;
  assign and_46_cse_C0 = _071__C ;
  assign and_46_cse_X0 = _071__X ;
  assign _035__C0 = _071__C ;
  assign _035__X0 = _071__X ;
  assign and_46_cse_R0 = ( _071__R | _071__C & _035__T ) & { 1{ _035_ != 1'b1 }} ;
  assign _035__R0 = ( _071__R | _071__C & and_46_cse_T ) & { 1{ and_46_cse != 1'b1 }} ;
  assign _072_ = _071_ | chn_o_rsci_d_9_0_mx0c1;
  assign _072__S = 0 ;
  logic [0:0] _071__C0 ;
  logic [0:0] _071__R0 ;
  logic [0:0] _071__X0 ;
  logic [0:0] chn_o_rsci_d_9_0_mx0c1_C1 ;
  logic [0:0] chn_o_rsci_d_9_0_mx0c1_R1 ;
  logic [0:0] chn_o_rsci_d_9_0_mx0c1_X1 ;
  assign _072__T = _071__T | chn_o_rsci_d_9_0_mx0c1_T ;
  assign _071__C0 = _072__C ;
  assign _071__X0 = _072__X ;
  assign chn_o_rsci_d_9_0_mx0c1_C1 = _072__C ;
  assign chn_o_rsci_d_9_0_mx0c1_X1 = _072__X ;
  assign _071__R0 = ( _072__R | _072__C & chn_o_rsci_d_9_0_mx0c1_T ) & { 1{ chn_o_rsci_d_9_0_mx0c1 != 1'b1 }} ;
  assign chn_o_rsci_d_9_0_mx0c1_R1 = ( _072__R | _072__C & _071__T ) & { 1{ _071_ != 1'b1 }} ;
  assign _073_ = and_46_cse | and_48_cse;
  assign _073__S = 0 ;
  logic [0:0] and_46_cse_C1 ;
  logic [0:0] and_46_cse_R1 ;
  logic [0:0] and_46_cse_X1 ;
  logic [0:0] and_48_cse_C2 ;
  logic [0:0] and_48_cse_R2 ;
  logic [0:0] and_48_cse_X2 ;
  assign _073__T = and_46_cse_T | and_48_cse_T ;
  assign and_46_cse_C1 = _073__C ;
  assign and_46_cse_X1 = _073__X ;
  assign and_48_cse_C2 = _073__C ;
  assign and_48_cse_X2 = _073__X ;
  assign and_46_cse_R1 = ( _073__R | _073__C & and_48_cse_T ) & { 1{ and_48_cse != 1'b1 }} ;
  assign and_48_cse_R2 = ( _073__R | _073__C & and_46_cse_T ) & { 1{ and_46_cse != 1'b1 }} ;
  assign _074_ = or_tmp_19 | and_dcpl_23;
  assign _074__S = 0 ;
  logic [0:0] or_tmp_19_C0 ;
  logic [0:0] or_tmp_19_R0 ;
  logic [0:0] or_tmp_19_X0 ;
  logic [0:0] and_dcpl_23_C1 ;
  logic [0:0] and_dcpl_23_R1 ;
  logic [0:0] and_dcpl_23_X1 ;
  assign _074__T = or_tmp_19_T | and_dcpl_23_T ;
  assign or_tmp_19_C0 = _074__C ;
  assign or_tmp_19_X0 = _074__X ;
  assign and_dcpl_23_C1 = _074__C ;
  assign and_dcpl_23_X1 = _074__X ;
  assign or_tmp_19_R0 = ( _074__R | _074__C & and_dcpl_23_T ) & { 1{ and_dcpl_23 != 1'b1 }} ;
  assign and_dcpl_23_R1 = ( _074__R | _074__C & or_tmp_19_T ) & { 1{ or_tmp_19 != 1'b1 }} ;
  assign or_35_nl = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc | _061_;
  assign or_35_nl_S = 0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C4 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R4 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X4 ;
  logic [0:0] _061__C0 ;
  logic [0:0] _061__R0 ;
  logic [0:0] _061__X0 ;
  assign or_35_nl_T = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T | _061__T ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C4 = or_35_nl_C ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X4 = or_35_nl_X ;
  assign _061__C0 = or_35_nl_C ;
  assign _061__X0 = or_35_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R4 = ( or_35_nl_R | or_35_nl_C & _061__T ) & { 1{ _061_ != 1'b1 }} ;
  assign _061__R0 = ( or_35_nl_R | or_35_nl_C & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T ) & { 1{ FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc != 1'b1 }} ;
  assign or_36_nl = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc | _062_;
  assign or_36_nl_S = 0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C5 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R5 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X5 ;
  logic [0:0] _062__C0 ;
  logic [0:0] _062__R0 ;
  logic [0:0] _062__X0 ;
  assign or_36_nl_T = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T | _062__T ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C5 = or_36_nl_C ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X5 = or_36_nl_X ;
  assign _062__C0 = or_36_nl_C ;
  assign _062__X0 = or_36_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R5 = ( or_36_nl_R | or_36_nl_C & _062__T ) & { 1{ _062_ != 1'b1 }} ;
  assign _062__R0 = ( or_36_nl_R | or_36_nl_C & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_T ) & { 1{ FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc != 1'b1 }} ;
  assign _075_ = _039_ | _040_;
  assign _075__S = 0 ;
  logic [3:0] _039__C0 ;
  logic [3:0] _039__R0 ;
  logic [3:0] _039__X0 ;
  logic [3:0] _040__C0 ;
  logic [3:0] _040__R0 ;
  logic [3:0] _040__X0 ;
  assign _075__T = _039__T | _040__T ;
  assign _039__C0 = _075__C ;
  assign _039__X0 = _075__X ;
  assign _040__C0 = _075__C ;
  assign _040__X0 = _075__X ;
  assign _039__R0 = ( _075__R | _075__C & _040__T ) & { 4{ _040_ != 4'b1111 }} ;
  assign _040__R0 = ( _075__R | _075__C & _039__T ) & { 4{ _039_ != 4'b1111 }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl = _075_ | _041_;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_S = 0 ;
  logic [3:0] _075__C0 ;
  logic [3:0] _075__R0 ;
  logic [3:0] _075__X0 ;
  logic [3:0] _041__C0 ;
  logic [3:0] _041__R0 ;
  logic [3:0] _041__X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_T = _075__T | _041__T ;
  assign _075__C0 = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C ;
  assign _075__X0 = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_X ;
  assign _041__C0 = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C ;
  assign _041__X0 = FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_X ;
  assign _075__R0 = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_R | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C & _041__T ) & { 4{ _041_ != 4'b1111 }} ;
  assign _041__R0 = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_R | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C & _075__T ) & { 4{ _075_ != 4'b1111 }} ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_chn_o_rsci_ld_core_psct_cse <= 1'b0;
    else
      reg_chn_o_rsci_ld_core_psct_cse <= _011_;
  logic [0:0] _011__X0 ;
  logic [0:0] _011__R0 ;
  logic [0:0] _011__C0 ;
  assign _011__X0 = { 1{ reg_chn_o_rsci_ld_core_psct_cse_S != _011__S }} ;
  assign _011__R0 = 0 ;
  assign _011__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_chn_o_rsci_ld_core_psct_cse_T 		<= !nvdla_core_rstn ? 0 : ( _011__T & _011__X0 );
  always @( posedge nvdla_core_clk )
      reg_chn_o_rsci_ld_core_psct_cse_t_flag 	<= !nvdla_core_rstn ? 0 : reg_chn_o_rsci_ld_core_psct_cse_t_flag ? 1 : | _011__T & ( | _011__X0 );
  always @( posedge nvdla_core_clk )
      reg_chn_o_rsci_ld_core_psct_cse_r_flag 	<= !nvdla_core_rstn ? 0 : reg_chn_o_rsci_ld_core_psct_cse_r_flag ? 1 : reg_chn_o_rsci_ld_core_psct_cse_t_flag ? 0 : ( | reg_chn_o_rsci_ld_core_psct_cse_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_22_13 <= 10'b0000000000;
    else
      chn_o_rsci_d_22_13 <= _004_;
  logic [9:0] _004__X0 ;
  logic [9:0] _004__R0 ;
  logic [9:0] _004__C0 ;
  assign _004__X0 = { 10{ chn_o_rsci_d_22_13_S != _004__S }} ;
  assign _004__R0 = 0 ;
  assign _004__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_22_13_T 		<= !nvdla_core_rstn ? 0 : ( _004__T & _004__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_22_13_t_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_22_13_t_flag ? 1 : | _004__T & ( | _004__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_22_13_r_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_22_13_r_flag ? 1 : chn_o_rsci_d_22_13_t_flag ? 0 : ( | chn_o_rsci_d_22_13_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_9_0 <= 10'b0000000000;
    else
      chn_o_rsci_d_9_0 <= _009_;
  logic [9:0] _009__X0 ;
  logic [9:0] _009__R0 ;
  logic [9:0] _009__C0 ;
  assign _009__X0 = { 10{ chn_o_rsci_d_9_0_S != _009__S }} ;
  assign _009__R0 = 0 ;
  assign _009__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_9_0_T 		<= !nvdla_core_rstn ? 0 : ( _009__T & _009__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_9_0_t_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_9_0_t_flag ? 1 : | _009__T & ( | _009__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_9_0_r_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_9_0_r_flag ? 1 : chn_o_rsci_d_9_0_t_flag ? 0 : ( | chn_o_rsci_d_9_0_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_31 <= 1'b0;
    else
      chn_o_rsci_d_31 <= _008_;
  logic [0:0] _008__X0 ;
  logic [0:0] _008__R0 ;
  logic [0:0] _008__C0 ;
  assign _008__X0 = { 1{ chn_o_rsci_d_31_S != _008__S }} ;
  assign _008__R0 = 0 ;
  assign _008__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_31_T 		<= !nvdla_core_rstn ? 0 : ( _008__T & _008__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_31_t_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_31_t_flag ? 1 : | _008__T & ( | _008__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_31_r_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_31_r_flag ? 1 : chn_o_rsci_d_31_t_flag ? 0 : ( | chn_o_rsci_d_31_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_26_23 <= 4'b0000;
    else
      chn_o_rsci_d_26_23 <= _005_;
  logic [3:0] _005__X0 ;
  logic [3:0] _005__R0 ;
  logic [3:0] _005__C0 ;
  assign _005__X0 = { 4{ chn_o_rsci_d_26_23_S != _005__S }} ;
  assign _005__R0 = 0 ;
  assign _005__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_26_23_T 		<= !nvdla_core_rstn ? 0 : ( _005__T & _005__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_26_23_t_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_26_23_t_flag ? 1 : | _005__T & ( | _005__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_26_23_r_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_26_23_r_flag ? 1 : chn_o_rsci_d_26_23_t_flag ? 0 : ( | chn_o_rsci_d_26_23_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_12_10 <= 3'b000;
    else
      chn_o_rsci_d_12_10 <= _003_;
  logic [2:0] _003__X0 ;
  logic [2:0] _003__R0 ;
  logic [2:0] _003__C0 ;
  assign _003__X0 = { 3{ chn_o_rsci_d_12_10_S != _003__S }} ;
  assign _003__R0 = 0 ;
  assign _003__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_12_10_T 		<= !nvdla_core_rstn ? 0 : ( _003__T & _003__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_12_10_t_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_12_10_t_flag ? 1 : | _003__T & ( | _003__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_12_10_r_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_12_10_r_flag ? 1 : chn_o_rsci_d_12_10_t_flag ? 0 : ( | chn_o_rsci_d_12_10_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_30_29 <= 2'b00;
    else
      chn_o_rsci_d_30_29 <= _007_;
  logic [1:0] _007__X0 ;
  logic [1:0] _007__R0 ;
  logic [1:0] _007__C0 ;
  assign _007__X0 = { 2{ chn_o_rsci_d_30_29_S != _007__S }} ;
  assign _007__R0 = 0 ;
  assign _007__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_30_29_T 		<= !nvdla_core_rstn ? 0 : ( _007__T & _007__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_30_29_t_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_30_29_t_flag ? 1 : | _007__T & ( | _007__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_30_29_r_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_30_29_r_flag ? 1 : chn_o_rsci_d_30_29_t_flag ? 0 : ( | chn_o_rsci_d_30_29_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_o_rsci_d_28_27 <= 2'b00;
    else
      chn_o_rsci_d_28_27 <= _006_;
  logic [1:0] _006__X0 ;
  logic [1:0] _006__R0 ;
  logic [1:0] _006__C0 ;
  assign _006__X0 = { 2{ chn_o_rsci_d_28_27_S != _006__S }} ;
  assign _006__R0 = 0 ;
  assign _006__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_28_27_T 		<= !nvdla_core_rstn ? 0 : ( _006__T & _006__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_28_27_t_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_28_27_t_flag ? 1 : | _006__T & ( | _006__X0 );
  always @( posedge nvdla_core_clk )
      chn_o_rsci_d_28_27_r_flag 	<= !nvdla_core_rstn ? 0 : chn_o_rsci_d_28_27_r_flag ? 1 : chn_o_rsci_d_28_27_t_flag ? 0 : ( | chn_o_rsci_d_28_27_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_a_rsci_ld_core_psct <= 1'b0;
    else
      chn_a_rsci_ld_core_psct <= _002_;
  logic [0:0] _002__X0 ;
  logic [0:0] _002__R0 ;
  logic [0:0] _002__C0 ;
  assign _002__X0 = { 1{ chn_a_rsci_ld_core_psct_S != _002__S }} ;
  assign _002__R0 = 0 ;
  assign _002__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_a_rsci_ld_core_psct_T 		<= !nvdla_core_rstn ? 0 : ( _002__T & _002__X0 );
  always @( posedge nvdla_core_clk )
      chn_a_rsci_ld_core_psct_t_flag 	<= !nvdla_core_rstn ? 0 : chn_a_rsci_ld_core_psct_t_flag ? 1 : | _002__T & ( | _002__X0 );
  always @( posedge nvdla_core_clk )
      chn_a_rsci_ld_core_psct_r_flag 	<= !nvdla_core_rstn ? 0 : chn_a_rsci_ld_core_psct_r_flag ? 1 : chn_a_rsci_ld_core_psct_t_flag ? 0 : ( | chn_a_rsci_ld_core_psct_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      chn_a_rsci_iswt0 <= 1'b0;
    else
      chn_a_rsci_iswt0 <= _001_;
  logic [0:0] _001__X0 ;
  logic [0:0] _001__R0 ;
  logic [0:0] _001__C0 ;
  assign _001__X0 = { 1{ chn_a_rsci_iswt0_S != _001__S }} ;
  assign _001__R0 = 0 ;
  assign _001__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      chn_a_rsci_iswt0_T 		<= !nvdla_core_rstn ? 0 : ( _001__T & _001__X0 );
  always @( posedge nvdla_core_clk )
      chn_a_rsci_iswt0_t_flag 	<= !nvdla_core_rstn ? 0 : chn_a_rsci_iswt0_t_flag ? 1 : | _001__T & ( | _001__X0 );
  always @( posedge nvdla_core_clk )
      chn_a_rsci_iswt0_r_flag 	<= !nvdla_core_rstn ? 0 : chn_a_rsci_iswt0_r_flag ? 1 : chn_a_rsci_iswt0_t_flag ? 0 : ( | chn_a_rsci_iswt0_R ) ;
  always @(posedge nvdla_core_clk or negedge nvdla_core_rstn)
    if (!nvdla_core_rstn)
      reg_chn_o_rsci_iswt0_cse <= 1'b0;
    else
      reg_chn_o_rsci_iswt0_cse <= _010_;
  logic [0:0] _010__X0 ;
  logic [0:0] _010__R0 ;
  logic [0:0] _010__C0 ;
  assign _010__X0 = { 1{ reg_chn_o_rsci_iswt0_cse_S != _010__S }} ;
  assign _010__R0 = 0 ;
  assign _010__C0 = 0 ;
  always @( posedge nvdla_core_clk )
      reg_chn_o_rsci_iswt0_cse_T 		<= !nvdla_core_rstn ? 0 : ( _010__T & _010__X0 );
  always @( posedge nvdla_core_clk )
      reg_chn_o_rsci_iswt0_cse_t_flag 	<= !nvdla_core_rstn ? 0 : reg_chn_o_rsci_iswt0_cse_t_flag ? 1 : | _010__T & ( | _010__X0 );
  always @( posedge nvdla_core_clk )
      reg_chn_o_rsci_iswt0_cse_r_flag 	<= !nvdla_core_rstn ? 0 : reg_chn_o_rsci_iswt0_cse_r_flag ? 1 : reg_chn_o_rsci_iswt0_cse_t_flag ? 0 : ( | reg_chn_o_rsci_iswt0_cse_R ) ;
  logic [4:0] fangyuan8;
  logic [4:0] fangyuan8_T ;
  logic [4:0] fangyuan8_R ;
  logic [4:0] fangyuan8_C ;
  logic [4:0] fangyuan8_X ;
  assign fangyuan8 = { 4'b0011, chn_a_rsci_d_mxwt[14] };
  assign fangyuan8_T = {  4'h0 , chn_a_rsci_d_mxwt_T [14]  };
  logic [13:0] fangyuan8_S ;
  assign fangyuan8_S = 0 ;
  assign { chn_a_rsci_d_mxwt_R5 [0], chn_a_rsci_d_mxwt_R5 [1], chn_a_rsci_d_mxwt_R5 [2], chn_a_rsci_d_mxwt_R5 [3], chn_a_rsci_d_mxwt_R5 [4], chn_a_rsci_d_mxwt_R5 [5], chn_a_rsci_d_mxwt_R5 [6], chn_a_rsci_d_mxwt_R5 [7], chn_a_rsci_d_mxwt_R5 [8], chn_a_rsci_d_mxwt_R5 [9], chn_a_rsci_d_mxwt_R5 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_X5 [0], chn_a_rsci_d_mxwt_X5 [1], chn_a_rsci_d_mxwt_X5 [2], chn_a_rsci_d_mxwt_X5 [3], chn_a_rsci_d_mxwt_X5 [4], chn_a_rsci_d_mxwt_X5 [5], chn_a_rsci_d_mxwt_X5 [6], chn_a_rsci_d_mxwt_X5 [7], chn_a_rsci_d_mxwt_X5 [8], chn_a_rsci_d_mxwt_X5 [9], chn_a_rsci_d_mxwt_X5 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_C5 [0], chn_a_rsci_d_mxwt_C5 [1], chn_a_rsci_d_mxwt_C5 [2], chn_a_rsci_d_mxwt_C5 [3], chn_a_rsci_d_mxwt_C5 [4], chn_a_rsci_d_mxwt_C5 [5], chn_a_rsci_d_mxwt_C5 [6], chn_a_rsci_d_mxwt_C5 [7], chn_a_rsci_d_mxwt_C5 [8], chn_a_rsci_d_mxwt_C5 [9], chn_a_rsci_d_mxwt_C5 [15:15] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_R6 ;
  logic [15:0] chn_a_rsci_d_mxwt_X6 ;
  logic [15:0] chn_a_rsci_d_mxwt_C6 ;
  assign chn_a_rsci_d_mxwt_R6 [14:14] = fangyuan8_R [0:0] ;
  assign chn_a_rsci_d_mxwt_X6 [14:14] = fangyuan8_X [0:0] ;
  assign chn_a_rsci_d_mxwt_C6 [14:14] = fangyuan8_C [0:0] ;

  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl ? libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1 : fangyuan8;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_R0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C0 = | FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_X0 = | FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_T = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl ? ( { 5{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_T  }} | libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_T ) : ( { 5{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_T  }} | fangyuan8_T );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_S = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl ? libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_S : fangyuan8_S ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_R0 = ( | (FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_R | ( FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C & ( { 5{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl }} & libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_T | { 5{ !FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl }} & fangyuan8_T )))) && libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1 != fangyuan8 ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C1 ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R1 ;
  logic [4:0] libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X1 ;
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C1 = { 5{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl }} ;
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R1 = { 5{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_R | ( { 5{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C ));
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X1 = { 5{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X ;
  logic [4:0] fangyuan8_C0 ;
  logic [4:0] fangyuan8_R0 ;
  logic [4:0] fangyuan8_X0 ;
  assign fangyuan8_C0 = { 5{ !FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl }} ;
  assign fangyuan8_R0 = { 5{ !FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_R | ( { 5{ FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C ));
  assign fangyuan8_X0 = { 5{ !FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl = _065_ ? FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2[22:13] : 10'b1111111111;
  logic [0:0] _065__C1 ;
  logic [0:0] _065__R1 ;
  logic [0:0] _065__X1 ;
  assign _065__C1 = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_C ;
  assign _065__X1 = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_X ;
  logic [22:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_C0 ;
  logic [22:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_R0 ;
  logic [22:0] FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_C0 [22:13] = { 10{ _065_ }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_R0 [22:13] = { 10{ _065_ }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_R | ( { 10{ _065__T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X0 [22:13] = { 10{ _065_ }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_T = _065_ ? ( { 10{ | _065__T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_T [22:13] ) : { 10{ | _065__T  }};
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_S = _065_ ? FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_S : _065__S ;
  assign _065__R1 = ( | (FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_R | ( { 10{ _065_ }} & FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_T [22:13] & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_C ))) && FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2[22:13] != 10'b1111111111 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl = _065_ ? FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2[9:0] : 10'b1111111111;
  logic [0:0] _065__C2 ;
  logic [0:0] _065__R2 ;
  logic [0:0] _065__X2 ;
  assign _065__C2 = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_C ;
  assign _065__X2 = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_C0 [9:0] = { 10{ _065_ }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_R0 [9:0] = { 10{ _065_ }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_R | ( { 10{ _065__T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X0 [9:0] = { 10{ _065_ }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_T = _065_ ? ( { 10{ | _065__T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_T [9:0] ) : { 10{ | _065__T  }};
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_S = _065_ ? FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_S : _065__S ;
  assign _065__R2 = ( | (FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_R | ( { 10{ _065_ }} & FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_T [9:0] & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_C ))) && FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2[9:0] != 10'b1111111111 ;
  assign _000_ = _065_ ? FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl : 3'b111;
  logic [0:0] _065__C3 ;
  logic [0:0] _065__R3 ;
  logic [0:0] _065__X3 ;
  assign _065__C3 = | _000__C ;
  assign _065__X3 = | _000__X ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_C0 ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_R0 ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_C0 = { 3{ _065_ }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_R0 = { 3{ _065_ }} & ( _000__R | ( { 3{ _065__T  }} & _000__C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_X0 = { 3{ _065_ }} & _000__X ;
  assign _000__T = _065_ ? ( { 3{ | _065__T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_T ) : { 3{ | _065__T  }};
  assign _000__S = _065_ ? FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_S : _065__S ;
  assign _065__R3 = ( | (_000__R | ( { 3{ _065_ }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_T & _000__C ))) && FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl != 3'b111 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl = not_nl ? FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2[12:10] : 3'b000;
  logic [0:0] not_nl_C1 ;
  logic [0:0] not_nl_R1 ;
  logic [0:0] not_nl_X1 ;
  assign not_nl_C1 = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_C ;
  assign not_nl_X1 = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_C0 [12:10] = { 3{ not_nl }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_R0 [12:10] = { 3{ not_nl }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_R | ( { 3{ not_nl_T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X0 [12:10] = { 3{ not_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_T = not_nl ? ( { 3{ | not_nl_T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_T [12:10] ) : { 3{ | not_nl_T  }};
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_S = not_nl ? FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_S : not_nl_S ;
  assign not_nl_R1 = ( | (FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_R | ( { 3{ not_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_T [12:10] & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_C ))) && FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2[12:10] != 3'b000 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl = not_nl ? 2'b01 : FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl;
  logic [0:0] not_nl_C2 ;
  logic [0:0] not_nl_R2 ;
  logic [0:0] not_nl_X2 ;
  assign not_nl_C2 = | FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_C ;
  assign not_nl_X2 = | FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_X ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_C0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_R0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_C0 = { 2{ !not_nl }};
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_R0 = { 2{ !not_nl }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_R | ( { 2{ not_nl_T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_X0 = { 2{ !not_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_T = not_nl ? { 2{ | not_nl_T  }} : ( { 2{ | not_nl_T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_T );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_S = not_nl ? not_nl_S : FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_S ;
  assign not_nl_R2 = ( | (FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_R | ( { 2{ !not_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_T & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_C ))) && 2'b01 != FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl = FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 ? nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[3:2] : 2'b00;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C0 = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_C ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X0 = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_X ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C0 ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R0 ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X0 ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C0 [3:2] = { 2{ FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 }} ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R0 [3:2] = { 2{ FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_R | ( { 2{ FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_C ));
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X0 [3:2] = { 2{ FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_T = FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 ? ( { 2{ | FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_T  }} | nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T [3:2] ) : { 2{ | FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_T  }};
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_S = FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 ? nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_S : FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_S ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R0 = ( | (FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_R | ( { 2{ FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 }} & nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T [3:2] & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_C ))) && nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[3:2] != 2'b00 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl = not_nl ? FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva[5:4] : FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl;
  logic [0:0] not_nl_C3 ;
  logic [0:0] not_nl_R3 ;
  logic [0:0] not_nl_X3 ;
  assign not_nl_C3 = | FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C ;
  assign not_nl_X3 = | FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_T = not_nl ? ( { 2{ not_nl_T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T [5:4] ) : ( { 2{ not_nl_T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_T );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_S = not_nl ? FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_S : FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_S ;
  assign not_nl_R3 = ( | (FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_R | ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C & ( { 2{ not_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T [5:4] | { 2{ !not_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_T )))) && FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva[5:4] != FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C0 [5:4] = { 2{ not_nl }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R0 [5:4] = { 2{ not_nl }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_R | ( { 2{ not_nl_T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X0 [5:4] = { 2{ not_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_C0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_R0 ;
  logic [1:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_C0 = { 2{ !not_nl }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_R0 = { 2{ !not_nl }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_R | ( { 2{ not_nl_T  }} & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_X0 = { 2{ !not_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X ;
  logic [1:0] fangyuan9;
  logic [1:0] fangyuan9_T ;
  logic [1:0] fangyuan9_R ;
  logic [1:0] fangyuan9_C ;
  logic [1:0] fangyuan9_X ;
  assign fangyuan9 = { FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0, FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0 };
  assign fangyuan9_T = {  FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_T , FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_T  };
  logic [13:0] fangyuan9_S ;
  assign fangyuan9_S = 0 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R1 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X1 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C1 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R1 = fangyuan9_R [1:1] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X1 = fangyuan9_X [1:1] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C1 = fangyuan9_C [1:1] ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R2 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X2 ;
  logic [0:0] FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C2 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R2 = fangyuan9_R [0:0] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X2 = fangyuan9_X [0:0] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C2 = fangyuan9_C [0:0] ;

  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[0] ? fangyuan9 : 2'b00;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C0 [0] = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_C ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X0 [0] = | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_X ;
  logic [1:0] fangyuan9_C0 ;
  logic [1:0] fangyuan9_R0 ;
  logic [1:0] fangyuan9_X0 ;
  assign fangyuan9_C0 = { 2{ nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[0] }} ;
  assign fangyuan9_R0 = { 2{ nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[0] }} & ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_R | ( { 2{ nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T  [0] }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_C ));
  assign fangyuan9_X0 = { 2{ nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[0] }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_X ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_T = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[0] ? ( { 2{ | nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T  [0] }} | fangyuan9_T ) : { 2{ | nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T  [0] }};
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_S = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[0] ? fangyuan9_S : nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_S ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R0 [0] = ( | (FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_R | ( { 2{ nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s[0] }} & fangyuan9_T & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_C ))) && fangyuan9 != 2'b00 ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm = IsNaN_5U_23U_aelse_not_2_nl ? chn_a_rsci_d_mxwt[9:0] : 10'b0000000000;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_C1 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_R1 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_X1 ;
  assign IsNaN_5U_23U_aelse_not_2_nl_C1 = | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C ;
  assign IsNaN_5U_23U_aelse_not_2_nl_X1 = | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X ;
  assign chn_a_rsci_d_mxwt_C6 [9:0] = { 10{ IsNaN_5U_23U_aelse_not_2_nl }} ;
  assign chn_a_rsci_d_mxwt_R6 [9:0] = { 10{ IsNaN_5U_23U_aelse_not_2_nl }} & ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R | ( { 10{ IsNaN_5U_23U_aelse_not_2_nl_T  }} & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C ));
  assign chn_a_rsci_d_mxwt_X6 [9:0] = { 10{ IsNaN_5U_23U_aelse_not_2_nl }} & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_T = IsNaN_5U_23U_aelse_not_2_nl ? ( { 10{ | IsNaN_5U_23U_aelse_not_2_nl_T  }} | chn_a_rsci_d_mxwt_T [9:0] ) : { 10{ | IsNaN_5U_23U_aelse_not_2_nl_T  }};
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_S = IsNaN_5U_23U_aelse_not_2_nl ? chn_a_rsci_d_mxwt_S : IsNaN_5U_23U_aelse_not_2_nl_S ;
  assign IsNaN_5U_23U_aelse_not_2_nl_R1 = ( | (FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R | ( { 10{ IsNaN_5U_23U_aelse_not_2_nl }} & chn_a_rsci_d_mxwt_T [9:0] & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C ))) && chn_a_rsci_d_mxwt[9:0] != 10'b0000000000 ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm = IsNaN_5U_23U_aelse_not_2_nl ? 10'b0000000000 : chn_a_rsci_d_mxwt[9:0];
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_C2 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_R2 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_X2 ;
  assign IsNaN_5U_23U_aelse_not_2_nl_C2 = | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C ;
  assign IsNaN_5U_23U_aelse_not_2_nl_X2 = | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X ;
  assign { chn_a_rsci_d_mxwt_R6 [10], chn_a_rsci_d_mxwt_R6 [11], chn_a_rsci_d_mxwt_R6 [12], chn_a_rsci_d_mxwt_R6 [13], chn_a_rsci_d_mxwt_R6 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_X6 [10], chn_a_rsci_d_mxwt_X6 [11], chn_a_rsci_d_mxwt_X6 [12], chn_a_rsci_d_mxwt_X6 [13], chn_a_rsci_d_mxwt_X6 [15:15] } = 0;
  assign { chn_a_rsci_d_mxwt_C6 [10], chn_a_rsci_d_mxwt_C6 [11], chn_a_rsci_d_mxwt_C6 [12], chn_a_rsci_d_mxwt_C6 [13], chn_a_rsci_d_mxwt_C6 [15:15] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_C7 ;
  logic [15:0] chn_a_rsci_d_mxwt_R7 ;
  logic [15:0] chn_a_rsci_d_mxwt_X7 ;
  assign chn_a_rsci_d_mxwt_C7 [9:0] = { 10{ !IsNaN_5U_23U_aelse_not_2_nl }};
  assign chn_a_rsci_d_mxwt_R7 [9:0] = { 10{ !IsNaN_5U_23U_aelse_not_2_nl }} & ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R | ( { 10{ IsNaN_5U_23U_aelse_not_2_nl_T  }} & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C ));
  assign chn_a_rsci_d_mxwt_X7 [9:0] = { 10{ !IsNaN_5U_23U_aelse_not_2_nl }} & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_T = IsNaN_5U_23U_aelse_not_2_nl ? { 10{ | IsNaN_5U_23U_aelse_not_2_nl_T  }} : ( { 10{ | IsNaN_5U_23U_aelse_not_2_nl_T  }} | chn_a_rsci_d_mxwt_T [9:0] );
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_S = IsNaN_5U_23U_aelse_not_2_nl ? IsNaN_5U_23U_aelse_not_2_nl_S : chn_a_rsci_d_mxwt_S ;
  assign IsNaN_5U_23U_aelse_not_2_nl_R2 = ( | (FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R | ( { 10{ !IsNaN_5U_23U_aelse_not_2_nl }} & chn_a_rsci_d_mxwt_T [9:0] & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C ))) && 10'b0000000000 != chn_a_rsci_d_mxwt[9:0] ;
  assign _011_ = _038_ ? _060_ : reg_chn_o_rsci_ld_core_psct_cse;
  logic [0:0] _038__C0 ;
  logic [0:0] _038__R0 ;
  logic [0:0] _038__X0 ;
  assign _038__C0 = | _011__C ;
  assign _038__X0 = | _011__X ;
  assign _011__T = _038_ ? ( { 1{ _038__T  }} | _060__T ) : ( { 1{ _038__T  }} | reg_chn_o_rsci_ld_core_psct_cse_T );
  assign _011__S = _038_ ? _060__S : reg_chn_o_rsci_ld_core_psct_cse_S ;
  assign _038__R0 = ( | (_011__R | ( _011__C & ( { 1{ _038_ }} & _060__T | { 1{ !_038_ }} & reg_chn_o_rsci_ld_core_psct_cse_T )))) && _060_ != reg_chn_o_rsci_ld_core_psct_cse ;
  logic [0:0] _060__C0 ;
  logic [0:0] _060__R0 ;
  logic [0:0] _060__X0 ;
  assign _060__C0 = { 1{ _038_ }} ;
  assign _060__R0 = { 1{ _038_ }} & ( _011__R | ( { 1{ _038__T  }} & _011__C ));
  assign _060__X0 = { 1{ _038_ }} & _011__X ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_C4 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_R4 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_X4 ;
  assign reg_chn_o_rsci_ld_core_psct_cse_C4 = { 1{ !_038_ }} ;
  assign reg_chn_o_rsci_ld_core_psct_cse_R4 = { 1{ !_038_ }} & ( _011__R | ( { 1{ _038__T  }} & _011__C ));
  assign reg_chn_o_rsci_ld_core_psct_cse_X4 = { 1{ !_038_ }} & _011__X ;
  assign _013_ = or_36_nl ? FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm : FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl;
  logic [0:0] or_36_nl_C0 ;
  logic [0:0] or_36_nl_R0 ;
  logic [0:0] or_36_nl_X0 ;
  assign or_36_nl_C0 = | _013__C ;
  assign or_36_nl_X0 = | _013__X ;
  assign _013__T = or_36_nl ? ( { 10{ or_36_nl_T  }} | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_T ) : ( { 10{ or_36_nl_T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_T );
  assign _013__S = or_36_nl ? FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_S : FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_S ;
  assign or_36_nl_R0 = ( | (_013__R | ( _013__C & ( { 10{ or_36_nl }} & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_T | { 10{ !or_36_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_T )))) && FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm != FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C1 ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R1 ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X1 ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C1 = { 10{ or_36_nl }} ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R1 = { 10{ or_36_nl }} & ( _013__R | ( { 10{ or_36_nl_T  }} & _013__C ));
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X1 = { 10{ or_36_nl }} & _013__X ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_C0 ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_R0 ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_C0 = { 10{ !or_36_nl }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_R0 = { 10{ !or_36_nl }} & ( _013__R | ( { 10{ or_36_nl_T  }} & _013__C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_X0 = { 10{ !or_36_nl }} & _013__X ;
  assign _004_ = _037_ ? _013_ : chn_o_rsci_d_22_13;
  logic [0:0] _037__C0 ;
  logic [0:0] _037__R0 ;
  logic [0:0] _037__X0 ;
  assign _037__C0 = | _004__C ;
  assign _037__X0 = | _004__X ;
  assign _004__T = _037_ ? ( { 10{ _037__T  }} | _013__T ) : ( { 10{ _037__T  }} | chn_o_rsci_d_22_13_T );
  assign _004__S = _037_ ? _013__S : chn_o_rsci_d_22_13_S ;
  assign _037__R0 = ( | (_004__R | ( _004__C & ( { 10{ _037_ }} & _013__T | { 10{ !_037_ }} & chn_o_rsci_d_22_13_T )))) && _013_ != chn_o_rsci_d_22_13 ;
  logic [9:0] _013__C0 ;
  logic [9:0] _013__R0 ;
  logic [9:0] _013__X0 ;
  assign _013__C0 = { 10{ _037_ }} ;
  assign _013__R0 = { 10{ _037_ }} & ( _004__R | ( { 10{ _037__T  }} & _004__C ));
  assign _013__X0 = { 10{ _037_ }} & _004__X ;
  logic [9:0] chn_o_rsci_d_22_13_C0 ;
  logic [9:0] chn_o_rsci_d_22_13_R0 ;
  logic [9:0] chn_o_rsci_d_22_13_X0 ;
  assign chn_o_rsci_d_22_13_C0 = { 10{ !_037_ }} ;
  assign chn_o_rsci_d_22_13_R0 = { 10{ !_037_ }} & ( _004__R | ( { 10{ _037__T  }} & _004__C ));
  assign chn_o_rsci_d_22_13_X0 = { 10{ !_037_ }} & _004__X ;
  assign _012_ = or_35_nl ? FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm : FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl;
  logic [0:0] or_35_nl_C0 ;
  logic [0:0] or_35_nl_R0 ;
  logic [0:0] or_35_nl_X0 ;
  assign or_35_nl_C0 = | _012__C ;
  assign or_35_nl_X0 = | _012__X ;
  assign _012__T = or_35_nl ? ( { 10{ or_35_nl_T  }} | FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_T ) : ( { 10{ or_35_nl_T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_T );
  assign _012__S = or_35_nl ? FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_S : FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_S ;
  assign or_35_nl_R0 = ( | (_012__R | ( _012__C & ( { 10{ or_35_nl }} & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_T | { 10{ !or_35_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_T )))) && FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm != FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C1 ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R1 ;
  logic [9:0] FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X1 ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C1 = { 10{ or_35_nl }} ;
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R1 = { 10{ or_35_nl }} & ( _012__R | ( { 10{ or_35_nl_T  }} & _012__C ));
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X1 = { 10{ or_35_nl }} & _012__X ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_C0 ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_R0 ;
  logic [9:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_C0 = { 10{ !or_35_nl }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_R0 = { 10{ !or_35_nl }} & ( _012__R | ( { 10{ or_35_nl_T  }} & _012__C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_X0 = { 10{ !or_35_nl }} & _012__X ;
  assign _009_ = _036_ ? _012_ : chn_o_rsci_d_9_0;
  logic [0:0] _036__C0 ;
  logic [0:0] _036__R0 ;
  logic [0:0] _036__X0 ;
  assign _036__C0 = | _009__C ;
  assign _036__X0 = | _009__X ;
  assign _009__T = _036_ ? ( { 10{ _036__T  }} | _012__T ) : ( { 10{ _036__T  }} | chn_o_rsci_d_9_0_T );
  assign _009__S = _036_ ? _012__S : chn_o_rsci_d_9_0_S ;
  assign _036__R0 = ( | (_009__R | ( _009__C & ( { 10{ _036_ }} & _012__T | { 10{ !_036_ }} & chn_o_rsci_d_9_0_T )))) && _012_ != chn_o_rsci_d_9_0 ;
  logic [9:0] _012__C0 ;
  logic [9:0] _012__R0 ;
  logic [9:0] _012__X0 ;
  assign _012__C0 = { 10{ _036_ }} ;
  assign _012__R0 = { 10{ _036_ }} & ( _009__R | ( { 10{ _036__T  }} & _009__C ));
  assign _012__X0 = { 10{ _036_ }} & _009__X ;
  logic [9:0] chn_o_rsci_d_9_0_C0 ;
  logic [9:0] chn_o_rsci_d_9_0_R0 ;
  logic [9:0] chn_o_rsci_d_9_0_X0 ;
  assign chn_o_rsci_d_9_0_C0 = { 10{ !_036_ }} ;
  assign chn_o_rsci_d_9_0_R0 = { 10{ !_036_ }} & ( _009__R | ( { 10{ _036__T  }} & _009__C ));
  assign chn_o_rsci_d_9_0_X0 = { 10{ !_036_ }} & _009__X ;
  assign _015_ = IsNaN_5U_23U_aelse_not_2_nl ? FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl : 4'b1111;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_C3 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_R3 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_X3 ;
  assign IsNaN_5U_23U_aelse_not_2_nl_C3 = | _015__C ;
  assign IsNaN_5U_23U_aelse_not_2_nl_X3 = | _015__X ;
  logic [3:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C0 ;
  logic [3:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_R0 ;
  logic [3:0] FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C0 = { 4{ IsNaN_5U_23U_aelse_not_2_nl }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_R0 = { 4{ IsNaN_5U_23U_aelse_not_2_nl }} & ( _015__R | ( { 4{ IsNaN_5U_23U_aelse_not_2_nl_T  }} & _015__C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_X0 = { 4{ IsNaN_5U_23U_aelse_not_2_nl }} & _015__X ;
  assign _015__T = IsNaN_5U_23U_aelse_not_2_nl ? ( { 4{ | IsNaN_5U_23U_aelse_not_2_nl_T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_T ) : { 4{ | IsNaN_5U_23U_aelse_not_2_nl_T  }};
  assign _015__S = IsNaN_5U_23U_aelse_not_2_nl ? FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_S : IsNaN_5U_23U_aelse_not_2_nl_S ;
  assign IsNaN_5U_23U_aelse_not_2_nl_R3 = ( | (_015__R | ( { 4{ IsNaN_5U_23U_aelse_not_2_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_T & _015__C ))) && FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl != 4'b1111 ;
  assign _014_ = IsNaN_5U_23U_aelse_not_2_nl ? FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl : 3'b111;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_C4 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_R4 ;
  logic [0:0] IsNaN_5U_23U_aelse_not_2_nl_X4 ;
  assign IsNaN_5U_23U_aelse_not_2_nl_C4 = | _014__C ;
  assign IsNaN_5U_23U_aelse_not_2_nl_X4 = | _014__X ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_C0 ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_R0 ;
  logic [2:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_X0 ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_C0 = { 3{ IsNaN_5U_23U_aelse_not_2_nl }} ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_R0 = { 3{ IsNaN_5U_23U_aelse_not_2_nl }} & ( _014__R | ( { 3{ IsNaN_5U_23U_aelse_not_2_nl_T  }} & _014__C ));
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_X0 = { 3{ IsNaN_5U_23U_aelse_not_2_nl }} & _014__X ;
  assign _014__T = IsNaN_5U_23U_aelse_not_2_nl ? ( { 3{ | IsNaN_5U_23U_aelse_not_2_nl_T  }} | FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_T ) : { 3{ | IsNaN_5U_23U_aelse_not_2_nl_T  }};
  assign _014__S = IsNaN_5U_23U_aelse_not_2_nl ? FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_S : IsNaN_5U_23U_aelse_not_2_nl_S ;
  assign IsNaN_5U_23U_aelse_not_2_nl_R4 = ( | (_014__R | ( { 3{ IsNaN_5U_23U_aelse_not_2_nl }} & FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_T & _014__C ))) && FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl != 3'b111 ;
  assign _007_ = chn_o_and_1_cse ? _070_ : chn_o_rsci_d_30_29;
  logic [0:0] chn_o_and_1_cse_C0 ;
  logic [0:0] chn_o_and_1_cse_R0 ;
  logic [0:0] chn_o_and_1_cse_X0 ;
  assign chn_o_and_1_cse_C0 = | _007__C ;
  assign chn_o_and_1_cse_X0 = | _007__X ;
  assign _007__T = chn_o_and_1_cse ? ( { 2{ chn_o_and_1_cse_T  }} | _070__T ) : ( { 2{ chn_o_and_1_cse_T  }} | chn_o_rsci_d_30_29_T );
  assign _007__S = chn_o_and_1_cse ? _070__S : chn_o_rsci_d_30_29_S ;
  assign chn_o_and_1_cse_R0 = ( | (_007__R | ( _007__C & ( { 2{ chn_o_and_1_cse }} & _070__T | { 2{ !chn_o_and_1_cse }} & chn_o_rsci_d_30_29_T )))) && _070_ != chn_o_rsci_d_30_29 ;
  logic [1:0] _070__C0 ;
  logic [1:0] _070__R0 ;
  logic [1:0] _070__X0 ;
  assign _070__C0 = { 2{ chn_o_and_1_cse }} ;
  assign _070__R0 = { 2{ chn_o_and_1_cse }} & ( _007__R | ( { 2{ chn_o_and_1_cse_T  }} & _007__C ));
  assign _070__X0 = { 2{ chn_o_and_1_cse }} & _007__X ;
  logic [1:0] chn_o_rsci_d_30_29_C0 ;
  logic [1:0] chn_o_rsci_d_30_29_R0 ;
  logic [1:0] chn_o_rsci_d_30_29_X0 ;
  assign chn_o_rsci_d_30_29_C0 = { 2{ !chn_o_and_1_cse }} ;
  assign chn_o_rsci_d_30_29_R0 = { 2{ !chn_o_and_1_cse }} & ( _007__R | ( { 2{ chn_o_and_1_cse_T  }} & _007__C ));
  assign chn_o_rsci_d_30_29_X0 = { 2{ !chn_o_and_1_cse }} & _007__X ;
  assign _003_ = chn_o_and_1_cse ? _059_ : chn_o_rsci_d_12_10;
  logic [0:0] chn_o_and_1_cse_C1 ;
  logic [0:0] chn_o_and_1_cse_R1 ;
  logic [0:0] chn_o_and_1_cse_X1 ;
  assign chn_o_and_1_cse_C1 = | _003__C ;
  assign chn_o_and_1_cse_X1 = | _003__X ;
  assign _003__T = chn_o_and_1_cse ? ( { 3{ chn_o_and_1_cse_T  }} | _059__T ) : ( { 3{ chn_o_and_1_cse_T  }} | chn_o_rsci_d_12_10_T );
  assign _003__S = chn_o_and_1_cse ? _059__S : chn_o_rsci_d_12_10_S ;
  assign chn_o_and_1_cse_R1 = ( | (_003__R | ( _003__C & ( { 3{ chn_o_and_1_cse }} & _059__T | { 3{ !chn_o_and_1_cse }} & chn_o_rsci_d_12_10_T )))) && _059_ != chn_o_rsci_d_12_10 ;
  logic [2:0] _059__C0 ;
  logic [2:0] _059__R0 ;
  logic [2:0] _059__X0 ;
  assign _059__C0 = { 3{ chn_o_and_1_cse }} ;
  assign _059__R0 = { 3{ chn_o_and_1_cse }} & ( _003__R | ( { 3{ chn_o_and_1_cse_T  }} & _003__C ));
  assign _059__X0 = { 3{ chn_o_and_1_cse }} & _003__X ;
  logic [2:0] chn_o_rsci_d_12_10_C0 ;
  logic [2:0] chn_o_rsci_d_12_10_R0 ;
  logic [2:0] chn_o_rsci_d_12_10_X0 ;
  assign chn_o_rsci_d_12_10_C0 = { 3{ !chn_o_and_1_cse }} ;
  assign chn_o_rsci_d_12_10_R0 = { 3{ !chn_o_and_1_cse }} & ( _003__R | ( { 3{ chn_o_and_1_cse_T  }} & _003__C ));
  assign chn_o_rsci_d_12_10_X0 = { 3{ !chn_o_and_1_cse }} & _003__X ;
  assign _005_ = chn_o_and_1_cse ? _015_ : chn_o_rsci_d_26_23;
  logic [0:0] chn_o_and_1_cse_C2 ;
  logic [0:0] chn_o_and_1_cse_R2 ;
  logic [0:0] chn_o_and_1_cse_X2 ;
  assign chn_o_and_1_cse_C2 = | _005__C ;
  assign chn_o_and_1_cse_X2 = | _005__X ;
  assign _005__T = chn_o_and_1_cse ? ( { 4{ chn_o_and_1_cse_T  }} | _015__T ) : ( { 4{ chn_o_and_1_cse_T  }} | chn_o_rsci_d_26_23_T );
  assign _005__S = chn_o_and_1_cse ? _015__S : chn_o_rsci_d_26_23_S ;
  assign chn_o_and_1_cse_R2 = ( | (_005__R | ( _005__C & ( { 4{ chn_o_and_1_cse }} & _015__T | { 4{ !chn_o_and_1_cse }} & chn_o_rsci_d_26_23_T )))) && _015_ != chn_o_rsci_d_26_23 ;
  logic [3:0] _015__C0 ;
  logic [3:0] _015__R0 ;
  logic [3:0] _015__X0 ;
  assign _015__C0 = { 4{ chn_o_and_1_cse }} ;
  assign _015__R0 = { 4{ chn_o_and_1_cse }} & ( _005__R | ( { 4{ chn_o_and_1_cse_T  }} & _005__C ));
  assign _015__X0 = { 4{ chn_o_and_1_cse }} & _005__X ;
  logic [3:0] chn_o_rsci_d_26_23_C0 ;
  logic [3:0] chn_o_rsci_d_26_23_R0 ;
  logic [3:0] chn_o_rsci_d_26_23_X0 ;
  assign chn_o_rsci_d_26_23_C0 = { 4{ !chn_o_and_1_cse }} ;
  assign chn_o_rsci_d_26_23_R0 = { 4{ !chn_o_and_1_cse }} & ( _005__R | ( { 4{ chn_o_and_1_cse_T  }} & _005__C ));
  assign chn_o_rsci_d_26_23_X0 = { 4{ !chn_o_and_1_cse }} & _005__X ;
  assign _008_ = chn_o_and_1_cse ? chn_a_rsci_d_mxwt[15] : chn_o_rsci_d_31;
  logic [0:0] chn_o_and_1_cse_C3 ;
  logic [0:0] chn_o_and_1_cse_R3 ;
  logic [0:0] chn_o_and_1_cse_X3 ;
  assign chn_o_and_1_cse_C3 = | _008__C ;
  assign chn_o_and_1_cse_X3 = | _008__X ;
  assign _008__T = chn_o_and_1_cse ? ( { 1{ chn_o_and_1_cse_T  }} | chn_a_rsci_d_mxwt_T [15] ) : ( { 1{ chn_o_and_1_cse_T  }} | chn_o_rsci_d_31_T );
  assign _008__S = chn_o_and_1_cse ? chn_a_rsci_d_mxwt_S : chn_o_rsci_d_31_S ;
  assign chn_o_and_1_cse_R3 = ( | (_008__R | ( _008__C & ( { 1{ chn_o_and_1_cse }} & chn_a_rsci_d_mxwt_T [15] | { 1{ !chn_o_and_1_cse }} & chn_o_rsci_d_31_T )))) && chn_a_rsci_d_mxwt[15] != chn_o_rsci_d_31 ;
  assign chn_a_rsci_d_mxwt_C7 [15] = { 1{ chn_o_and_1_cse }} ;
  assign chn_a_rsci_d_mxwt_R7 [15] = { 1{ chn_o_and_1_cse }} & ( _008__R | ( { 1{ chn_o_and_1_cse_T  }} & _008__C ));
  assign chn_a_rsci_d_mxwt_X7 [15] = { 1{ chn_o_and_1_cse }} & _008__X ;
  logic [0:0] chn_o_rsci_d_31_C0 ;
  logic [0:0] chn_o_rsci_d_31_R0 ;
  logic [0:0] chn_o_rsci_d_31_X0 ;
  assign chn_o_rsci_d_31_C0 = { 1{ !chn_o_and_1_cse }} ;
  assign chn_o_rsci_d_31_R0 = { 1{ !chn_o_and_1_cse }} & ( _008__R | ( { 1{ chn_o_and_1_cse_T  }} & _008__C ));
  assign chn_o_rsci_d_31_X0 = { 1{ !chn_o_and_1_cse }} & _008__X ;
  assign _006_ = _030_ ? _068_ : chn_o_rsci_d_28_27;
  logic [0:0] _030__C0 ;
  logic [0:0] _030__R0 ;
  logic [0:0] _030__X0 ;
  assign _030__C0 = | _006__C ;
  assign _030__X0 = | _006__X ;
  assign _006__T = _030_ ? ( { 2{ _030__T  }} | _068__T ) : ( { 2{ _030__T  }} | chn_o_rsci_d_28_27_T );
  assign _006__S = _030_ ? _068__S : chn_o_rsci_d_28_27_S ;
  assign _030__R0 = ( | (_006__R | ( _006__C & ( { 2{ _030_ }} & _068__T | { 2{ !_030_ }} & chn_o_rsci_d_28_27_T )))) && _068_ != chn_o_rsci_d_28_27 ;
  logic [1:0] _068__C0 ;
  logic [1:0] _068__R0 ;
  logic [1:0] _068__X0 ;
  assign _068__C0 = { 2{ _030_ }} ;
  assign _068__R0 = { 2{ _030_ }} & ( _006__R | ( { 2{ _030__T  }} & _006__C ));
  assign _068__X0 = { 2{ _030_ }} & _006__X ;
  logic [1:0] chn_o_rsci_d_28_27_C0 ;
  logic [1:0] chn_o_rsci_d_28_27_R0 ;
  logic [1:0] chn_o_rsci_d_28_27_X0 ;
  assign chn_o_rsci_d_28_27_C0 = { 2{ !_030_ }} ;
  assign chn_o_rsci_d_28_27_R0 = { 2{ !_030_ }} & ( _006__R | ( { 2{ _030__T  }} & _006__C ));
  assign chn_o_rsci_d_28_27_X0 = { 2{ !_030_ }} & _006__X ;
  assign _002_ = _027_ ? chn_a_rsci_ld_core_psct_mx0c0 : chn_a_rsci_ld_core_psct;
  logic [0:0] _027__C0 ;
  logic [0:0] _027__R0 ;
  logic [0:0] _027__X0 ;
  assign _027__C0 = | _002__C ;
  assign _027__X0 = | _002__X ;
  assign _002__T = _027_ ? ( { 1{ _027__T  }} | chn_a_rsci_ld_core_psct_mx0c0_T ) : ( { 1{ _027__T  }} | chn_a_rsci_ld_core_psct_T );
  assign _002__S = _027_ ? chn_a_rsci_ld_core_psct_mx0c0_S : chn_a_rsci_ld_core_psct_S ;
  assign _027__R0 = ( | (_002__R | ( _002__C & ( { 1{ _027_ }} & chn_a_rsci_ld_core_psct_mx0c0_T | { 1{ !_027_ }} & chn_a_rsci_ld_core_psct_T )))) && chn_a_rsci_ld_core_psct_mx0c0 != chn_a_rsci_ld_core_psct ;
  logic [0:0] chn_a_rsci_ld_core_psct_mx0c0_C1 ;
  logic [0:0] chn_a_rsci_ld_core_psct_mx0c0_R1 ;
  logic [0:0] chn_a_rsci_ld_core_psct_mx0c0_X1 ;
  assign chn_a_rsci_ld_core_psct_mx0c0_C1 = { 1{ _027_ }} ;
  assign chn_a_rsci_ld_core_psct_mx0c0_R1 = { 1{ _027_ }} & ( _002__R | ( { 1{ _027__T  }} & _002__C ));
  assign chn_a_rsci_ld_core_psct_mx0c0_X1 = { 1{ _027_ }} & _002__X ;
  logic [0:0] chn_a_rsci_ld_core_psct_C0 ;
  logic [0:0] chn_a_rsci_ld_core_psct_R0 ;
  logic [0:0] chn_a_rsci_ld_core_psct_X0 ;
  assign chn_a_rsci_ld_core_psct_C0 = { 1{ !_027_ }} ;
  assign chn_a_rsci_ld_core_psct_R0 = { 1{ !_027_ }} & ( _002__R | ( { 1{ _027__T  }} & _002__C ));
  assign chn_a_rsci_ld_core_psct_X0 = { 1{ !_027_ }} & _002__X ;
  assign _010_ = core_wen ? or_tmp_19 : reg_chn_o_rsci_iswt0_cse;
  logic [0:0] core_wen_C6 ;
  logic [0:0] core_wen_R6 ;
  logic [0:0] core_wen_X6 ;
  assign core_wen_C6 = | _010__C ;
  assign core_wen_X6 = | _010__X ;
  assign _010__T = core_wen ? ( { 1{ core_wen_T  }} | or_tmp_19_T ) : ( { 1{ core_wen_T  }} | reg_chn_o_rsci_iswt0_cse_T );
  assign _010__S = core_wen ? or_tmp_19_S : reg_chn_o_rsci_iswt0_cse_S ;
  assign core_wen_R6 = ( | (_010__R | ( _010__C & ( { 1{ core_wen }} & or_tmp_19_T | { 1{ !core_wen }} & reg_chn_o_rsci_iswt0_cse_T )))) && or_tmp_19 != reg_chn_o_rsci_iswt0_cse ;
  logic [0:0] or_tmp_19_C1 ;
  logic [0:0] or_tmp_19_R1 ;
  logic [0:0] or_tmp_19_X1 ;
  assign or_tmp_19_C1 = { 1{ core_wen }} ;
  assign or_tmp_19_R1 = { 1{ core_wen }} & ( _010__R | ( { 1{ core_wen_T  }} & _010__C ));
  assign or_tmp_19_X1 = { 1{ core_wen }} & _010__X ;
  logic [0:0] reg_chn_o_rsci_iswt0_cse_C0 ;
  logic [0:0] reg_chn_o_rsci_iswt0_cse_R0 ;
  logic [0:0] reg_chn_o_rsci_iswt0_cse_X0 ;
  assign reg_chn_o_rsci_iswt0_cse_C0 = { 1{ !core_wen }} ;
  assign reg_chn_o_rsci_iswt0_cse_R0 = { 1{ !core_wen }} & ( _010__R | ( { 1{ core_wen_T  }} & _010__C ));
  assign reg_chn_o_rsci_iswt0_cse_X0 = { 1{ !core_wen }} & _010__X ;
  assign _001_ = core_wen ? _056_ : chn_a_rsci_iswt0;
  logic [0:0] core_wen_C7 ;
  logic [0:0] core_wen_R7 ;
  logic [0:0] core_wen_X7 ;
  assign core_wen_C7 = | _001__C ;
  assign core_wen_X7 = | _001__X ;
  assign _001__T = core_wen ? ( { 1{ core_wen_T  }} | _056__T ) : ( { 1{ core_wen_T  }} | chn_a_rsci_iswt0_T );
  assign _001__S = core_wen ? _056__S : chn_a_rsci_iswt0_S ;
  assign core_wen_R7 = ( | (_001__R | ( _001__C & ( { 1{ core_wen }} & _056__T | { 1{ !core_wen }} & chn_a_rsci_iswt0_T )))) && _056_ != chn_a_rsci_iswt0 ;
  logic [0:0] _056__C0 ;
  logic [0:0] _056__R0 ;
  logic [0:0] _056__X0 ;
  assign _056__C0 = { 1{ core_wen }} ;
  assign _056__R0 = { 1{ core_wen }} & ( _001__R | ( { 1{ core_wen_T  }} & _001__C ));
  assign _056__X0 = { 1{ core_wen }} & _001__X ;
  logic [0:0] chn_a_rsci_iswt0_C0 ;
  logic [0:0] chn_a_rsci_iswt0_R0 ;
  logic [0:0] chn_a_rsci_iswt0_X0 ;
  assign chn_a_rsci_iswt0_C0 = { 1{ !core_wen }} ;
  assign chn_a_rsci_iswt0_R0 = { 1{ !core_wen }} & ( _001__R | ( { 1{ core_wen_T  }} & _001__C ));
  assign chn_a_rsci_iswt0_X0 = { 1{ !core_wen }} & _001__X ;
  assign { chn_a_rsci_d_mxwt_R7 [10], chn_a_rsci_d_mxwt_R7 [11], chn_a_rsci_d_mxwt_R7 [12], chn_a_rsci_d_mxwt_R7 [13], chn_a_rsci_d_mxwt_R7 [14] } = 0;
  assign { chn_a_rsci_d_mxwt_X7 [10], chn_a_rsci_d_mxwt_X7 [11], chn_a_rsci_d_mxwt_X7 [12], chn_a_rsci_d_mxwt_X7 [13], chn_a_rsci_d_mxwt_X7 [14] } = 0;
  assign { chn_a_rsci_d_mxwt_C7 [10], chn_a_rsci_d_mxwt_C7 [11], chn_a_rsci_d_mxwt_C7 [12], chn_a_rsci_d_mxwt_C7 [13], chn_a_rsci_d_mxwt_C7 [14] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_R8 ;
  logic [15:0] chn_a_rsci_d_mxwt_X8 ;
  logic [15:0] chn_a_rsci_d_mxwt_C8 ;
  assign { nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R0 [1], nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R0 [5:4] } = 0;
  assign { nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X0 [1], nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X0 [5:4] } = 0;
  assign { nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C0 [1], nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C0 [5:4] } = 0;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R1 ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X1 ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C1 ;
// module: \$paramod\FP16_TO_FP32_mgc_shift_l_v4\width_a=22\signd_a=0\width_s=6\width_z=23
  \$paramod\FP16_TO_FP32_mgc_shift_l_v4\width_a=22\signd_a=0\width_s=6\width_z=23 FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg (
    .a_T ( {  chn_a_rsci_d_mxwt_T [8:0] , 13'h0  } ),
    .a_R ( {  chn_a_rsci_d_mxwt_R8 [8:0] , nouse_zy0  } ),
    .a_X ( {  chn_a_rsci_d_mxwt_X8 [8:0] , nouse_zy1  } ),
    .a_C ( {  chn_a_rsci_d_mxwt_C8 [8:0] , nouse_zy2  } ),
    .a_S ( {  chn_a_rsci_d_mxwt_S [8:0] , 13'h0  } ),
    .s_T (  nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T  ),
    .s_R (  nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R1  ),
    .s_X (  nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X1  ),
    .s_C (  nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C1  ),
    .s_S (  nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .z_T (  FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_T  ),
    .z_R0 (  FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_R  ),
    .z_X0 (  FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X  ),
    .z_C0 (  FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_C  ),
    .z_S ( FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_S ),
    .z ( FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2 ),
    .a ( { chn_a_rsci_d_mxwt[8:0], 13'b0000000000000 } ),
    .s ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s )
  );
  logic [13-1:0] nouse_zy0 ;
  logic [13-1:0] nouse_zy1 ;
  logic [13-1:0] nouse_zy2 ;
  logic [0:0] chn_a_rsc_vz_R0 ;
  logic [0:0] chn_a_rsc_vz_X0 ;
  logic [0:0] chn_a_rsc_vz_C0 ;
  logic [15:0] chn_a_rsc_z_R0 ;
  logic [15:0] chn_a_rsc_z_X0 ;
  logic [15:0] chn_a_rsc_z_C0 ;
  logic [0:0] chn_a_rsci_iswt0_R1 ;
  logic [0:0] chn_a_rsci_iswt0_X1 ;
  logic [0:0] chn_a_rsci_iswt0_C1 ;
  logic [0:0] chn_a_rsci_ld_core_psct_R1 ;
  logic [0:0] chn_a_rsci_ld_core_psct_X1 ;
  logic [0:0] chn_a_rsci_ld_core_psct_C1 ;
  logic [0:0] chn_a_rsci_oswt_R0 ;
  logic [0:0] chn_a_rsci_oswt_X0 ;
  logic [0:0] chn_a_rsci_oswt_C0 ;
  logic [0:0] core_wen_R8 ;
  logic [0:0] core_wen_X8 ;
  logic [0:0] core_wen_C8 ;
  logic [0:0] core_wten_R0 ;
  logic [0:0] core_wten_X0 ;
  logic [0:0] core_wten_C0 ;
  logic [0:0] nvdla_core_rstn_R0 ;
  logic [0:0] nvdla_core_rstn_X0 ;
  logic [0:0] nvdla_core_rstn_C0 ;
// module: HLS_fp16_to_fp32_core_chn_a_rsci
  HLS_fp16_to_fp32_core_chn_a_rsci HLS_fp16_to_fp32_core_chn_a_rsci_inst (
    .chn_a_rsc_vz_T (  chn_a_rsc_vz_T  ),
    .chn_a_rsc_vz_R (  chn_a_rsc_vz_R0  ),
    .chn_a_rsc_vz_X (  chn_a_rsc_vz_X0  ),
    .chn_a_rsc_vz_C (  chn_a_rsc_vz_C0  ),
    .chn_a_rsc_vz_S (  chn_a_rsc_vz_S  ),
    .chn_a_rsc_z_T (  chn_a_rsc_z_T  ),
    .chn_a_rsc_z_R (  chn_a_rsc_z_R0  ),
    .chn_a_rsc_z_X (  chn_a_rsc_z_X0  ),
    .chn_a_rsc_z_C (  chn_a_rsc_z_C0  ),
    .chn_a_rsc_z_S (  chn_a_rsc_z_S  ),
    .chn_a_rsci_iswt0_T (  chn_a_rsci_iswt0_T  ),
    .chn_a_rsci_iswt0_R (  chn_a_rsci_iswt0_R1  ),
    .chn_a_rsci_iswt0_X (  chn_a_rsci_iswt0_X1  ),
    .chn_a_rsci_iswt0_C (  chn_a_rsci_iswt0_C1  ),
    .chn_a_rsci_iswt0_S (  chn_a_rsci_iswt0_S  ),
    .chn_a_rsci_ld_core_psct_T (  chn_a_rsci_ld_core_psct_T  ),
    .chn_a_rsci_ld_core_psct_R (  chn_a_rsci_ld_core_psct_R1  ),
    .chn_a_rsci_ld_core_psct_X (  chn_a_rsci_ld_core_psct_X1  ),
    .chn_a_rsci_ld_core_psct_C (  chn_a_rsci_ld_core_psct_C1  ),
    .chn_a_rsci_ld_core_psct_S (  chn_a_rsci_ld_core_psct_S  ),
    .chn_a_rsci_oswt_T (  chn_a_rsci_oswt_T  ),
    .chn_a_rsci_oswt_R (  chn_a_rsci_oswt_R0  ),
    .chn_a_rsci_oswt_X (  chn_a_rsci_oswt_X0  ),
    .chn_a_rsci_oswt_C (  chn_a_rsci_oswt_C0  ),
    .chn_a_rsci_oswt_S (  chn_a_rsci_oswt_S  ),
    .core_wen_T (  core_wen_T  ),
    .core_wen_R (  core_wen_R8  ),
    .core_wen_X (  core_wen_X8  ),
    .core_wen_C (  core_wen_C8  ),
    .core_wen_S (  core_wen_S  ),
    .core_wten_T (  core_wten_T  ),
    .core_wten_R (  core_wten_R0  ),
    .core_wten_X (  core_wten_X0  ),
    .core_wten_C (  core_wten_C0  ),
    .core_wten_S (  core_wten_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R0  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X0  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C0  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .chn_a_rsc_lz_T (  chn_a_rsc_lz_T  ),
    .chn_a_rsc_lz_R0 (  chn_a_rsc_lz_R  ),
    .chn_a_rsc_lz_X0 (  chn_a_rsc_lz_X  ),
    .chn_a_rsc_lz_C0 (  chn_a_rsc_lz_C  ),
    .chn_a_rsc_lz_S ( chn_a_rsc_lz_S ),
    .chn_a_rsci_bawt_T (  chn_a_rsci_bawt_T  ),
    .chn_a_rsci_bawt_R0 (  chn_a_rsci_bawt_R  ),
    .chn_a_rsci_bawt_X0 (  chn_a_rsci_bawt_X  ),
    .chn_a_rsci_bawt_C0 (  chn_a_rsci_bawt_C  ),
    .chn_a_rsci_bawt_S ( chn_a_rsci_bawt_S ),
    .chn_a_rsci_d_mxwt_T (  chn_a_rsci_d_mxwt_T  ),
    .chn_a_rsci_d_mxwt_R0 (  chn_a_rsci_d_mxwt_R  ),
    .chn_a_rsci_d_mxwt_X0 (  chn_a_rsci_d_mxwt_X  ),
    .chn_a_rsci_d_mxwt_C0 (  chn_a_rsci_d_mxwt_C  ),
    .chn_a_rsci_d_mxwt_S ( chn_a_rsci_d_mxwt_S ),
    .chn_a_rsci_wen_comp_T (  chn_a_rsci_wen_comp_T  ),
    .chn_a_rsci_wen_comp_R0 (  chn_a_rsci_wen_comp_R  ),
    .chn_a_rsci_wen_comp_X0 (  chn_a_rsci_wen_comp_X  ),
    .chn_a_rsci_wen_comp_C0 (  chn_a_rsci_wen_comp_C  ),
    .chn_a_rsci_wen_comp_S ( chn_a_rsci_wen_comp_S ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .chn_a_rsci_d_mxwt ( chn_a_rsci_d_mxwt ),
    .core_wten ( core_wten ),
    .chn_a_rsci_bawt ( chn_a_rsci_bawt ),
    .chn_a_rsc_z ( chn_a_rsc_z ),
    .chn_a_rsc_lz ( chn_a_rsc_lz ),
    .chn_a_rsc_vz ( chn_a_rsc_vz ),
    .chn_a_rsci_ld_core_psct ( chn_a_rsci_ld_core_psct ),
    .chn_a_rsci_oswt ( chn_a_rsci_oswt ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .chn_a_rsci_wen_comp ( chn_a_rsci_wen_comp ),
    .chn_a_rsci_iswt0 ( chn_a_rsci_iswt0 ),
    .core_wen ( core_wen )
  );
  logic [0:0] chn_o_rsc_vz_R0 ;
  logic [0:0] chn_o_rsc_vz_X0 ;
  logic [0:0] chn_o_rsc_vz_C0 ;
  logic [0:0] chn_o_rsci_d_31_R1 ;
  logic [0:0] chn_o_rsci_d_31_X1 ;
  logic [0:0] chn_o_rsci_d_31_C1 ;
  logic [1:0] chn_o_rsci_d_30_29_R1 ;
  logic [1:0] chn_o_rsci_d_30_29_X1 ;
  logic [1:0] chn_o_rsci_d_30_29_C1 ;
  logic [1:0] chn_o_rsci_d_28_27_R1 ;
  logic [1:0] chn_o_rsci_d_28_27_X1 ;
  logic [1:0] chn_o_rsci_d_28_27_C1 ;
  logic [3:0] chn_o_rsci_d_26_23_R1 ;
  logic [3:0] chn_o_rsci_d_26_23_X1 ;
  logic [3:0] chn_o_rsci_d_26_23_C1 ;
  logic [9:0] chn_o_rsci_d_22_13_R1 ;
  logic [9:0] chn_o_rsci_d_22_13_X1 ;
  logic [9:0] chn_o_rsci_d_22_13_C1 ;
  logic [2:0] chn_o_rsci_d_12_10_R1 ;
  logic [2:0] chn_o_rsci_d_12_10_X1 ;
  logic [2:0] chn_o_rsci_d_12_10_C1 ;
  logic [9:0] chn_o_rsci_d_9_0_R1 ;
  logic [9:0] chn_o_rsci_d_9_0_X1 ;
  logic [9:0] chn_o_rsci_d_9_0_C1 ;
  logic [0:0] reg_chn_o_rsci_iswt0_cse_R1 ;
  logic [0:0] reg_chn_o_rsci_iswt0_cse_X1 ;
  logic [0:0] reg_chn_o_rsci_iswt0_cse_C1 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_R5 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_X5 ;
  logic [0:0] reg_chn_o_rsci_ld_core_psct_cse_C5 ;
  logic [0:0] chn_o_rsci_oswt_R0 ;
  logic [0:0] chn_o_rsci_oswt_X0 ;
  logic [0:0] chn_o_rsci_oswt_C0 ;
  logic [0:0] core_wen_R9 ;
  logic [0:0] core_wen_X9 ;
  logic [0:0] core_wen_C9 ;
  logic [0:0] core_wten_R1 ;
  logic [0:0] core_wten_X1 ;
  logic [0:0] core_wten_C1 ;
  logic [0:0] nvdla_core_rstn_R1 ;
  logic [0:0] nvdla_core_rstn_X1 ;
  logic [0:0] nvdla_core_rstn_C1 ;
// module: HLS_fp16_to_fp32_core_chn_o_rsci
  HLS_fp16_to_fp32_core_chn_o_rsci HLS_fp16_to_fp32_core_chn_o_rsci_inst (
    .chn_o_rsc_vz_T (  chn_o_rsc_vz_T  ),
    .chn_o_rsc_vz_R (  chn_o_rsc_vz_R0  ),
    .chn_o_rsc_vz_X (  chn_o_rsc_vz_X0  ),
    .chn_o_rsc_vz_C (  chn_o_rsc_vz_C0  ),
    .chn_o_rsc_vz_S (  chn_o_rsc_vz_S  ),
    .chn_o_rsci_d_T ( {  chn_o_rsci_d_31_T , chn_o_rsci_d_30_29_T , chn_o_rsci_d_28_27_T , chn_o_rsci_d_26_23_T , chn_o_rsci_d_22_13_T , chn_o_rsci_d_12_10_T , chn_o_rsci_d_9_0_T  } ),
    .chn_o_rsci_d_R ( {  chn_o_rsci_d_31_R1 , chn_o_rsci_d_30_29_R1 , chn_o_rsci_d_28_27_R1 , chn_o_rsci_d_26_23_R1 , chn_o_rsci_d_22_13_R1 , chn_o_rsci_d_12_10_R1 , chn_o_rsci_d_9_0_R1  } ),
    .chn_o_rsci_d_X ( {  chn_o_rsci_d_31_X1 , chn_o_rsci_d_30_29_X1 , chn_o_rsci_d_28_27_X1 , chn_o_rsci_d_26_23_X1 , chn_o_rsci_d_22_13_X1 , chn_o_rsci_d_12_10_X1 , chn_o_rsci_d_9_0_X1  } ),
    .chn_o_rsci_d_C ( {  chn_o_rsci_d_31_C1 , chn_o_rsci_d_30_29_C1 , chn_o_rsci_d_28_27_C1 , chn_o_rsci_d_26_23_C1 , chn_o_rsci_d_22_13_C1 , chn_o_rsci_d_12_10_C1 , chn_o_rsci_d_9_0_C1  } ),
    .chn_o_rsci_d_S ( {  chn_o_rsci_d_31_S , chn_o_rsci_d_30_29_S , chn_o_rsci_d_28_27_S , chn_o_rsci_d_26_23_S , chn_o_rsci_d_22_13_S , chn_o_rsci_d_12_10_S , chn_o_rsci_d_9_0_S  } ),
    .chn_o_rsci_iswt0_T (  reg_chn_o_rsci_iswt0_cse_T  ),
    .chn_o_rsci_iswt0_R (  reg_chn_o_rsci_iswt0_cse_R1  ),
    .chn_o_rsci_iswt0_X (  reg_chn_o_rsci_iswt0_cse_X1  ),
    .chn_o_rsci_iswt0_C (  reg_chn_o_rsci_iswt0_cse_C1  ),
    .chn_o_rsci_iswt0_S (  reg_chn_o_rsci_iswt0_cse_S  ),
    .chn_o_rsci_ld_core_psct_T (  reg_chn_o_rsci_ld_core_psct_cse_T  ),
    .chn_o_rsci_ld_core_psct_R (  reg_chn_o_rsci_ld_core_psct_cse_R5  ),
    .chn_o_rsci_ld_core_psct_X (  reg_chn_o_rsci_ld_core_psct_cse_X5  ),
    .chn_o_rsci_ld_core_psct_C (  reg_chn_o_rsci_ld_core_psct_cse_C5  ),
    .chn_o_rsci_ld_core_psct_S (  reg_chn_o_rsci_ld_core_psct_cse_S  ),
    .chn_o_rsci_oswt_T (  chn_o_rsci_oswt_T  ),
    .chn_o_rsci_oswt_R (  chn_o_rsci_oswt_R0  ),
    .chn_o_rsci_oswt_X (  chn_o_rsci_oswt_X0  ),
    .chn_o_rsci_oswt_C (  chn_o_rsci_oswt_C0  ),
    .chn_o_rsci_oswt_S (  chn_o_rsci_oswt_S  ),
    .core_wen_T (  core_wen_T  ),
    .core_wen_R (  core_wen_R9  ),
    .core_wen_X (  core_wen_X9  ),
    .core_wen_C (  core_wen_C9  ),
    .core_wen_S (  core_wen_S  ),
    .core_wten_T (  core_wten_T  ),
    .core_wten_R (  core_wten_R1  ),
    .core_wten_X (  core_wten_X1  ),
    .core_wten_C (  core_wten_C1  ),
    .core_wten_S (  core_wten_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R1  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X1  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C1  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .chn_o_rsc_lz_T (  chn_o_rsc_lz_T  ),
    .chn_o_rsc_lz_R0 (  chn_o_rsc_lz_R  ),
    .chn_o_rsc_lz_X0 (  chn_o_rsc_lz_X  ),
    .chn_o_rsc_lz_C0 (  chn_o_rsc_lz_C  ),
    .chn_o_rsc_lz_S ( chn_o_rsc_lz_S ),
    .chn_o_rsc_z_T (  chn_o_rsc_z_T  ),
    .chn_o_rsc_z_R0 (  chn_o_rsc_z_R  ),
    .chn_o_rsc_z_X0 (  chn_o_rsc_z_X  ),
    .chn_o_rsc_z_C0 (  chn_o_rsc_z_C  ),
    .chn_o_rsc_z_S ( chn_o_rsc_z_S ),
    .chn_o_rsci_bawt_T (  chn_o_rsci_bawt_T  ),
    .chn_o_rsci_bawt_R0 (  chn_o_rsci_bawt_R  ),
    .chn_o_rsci_bawt_X0 (  chn_o_rsci_bawt_X  ),
    .chn_o_rsci_bawt_C0 (  chn_o_rsci_bawt_C  ),
    .chn_o_rsci_bawt_S ( chn_o_rsci_bawt_S ),
    .chn_o_rsci_wen_comp_T (  chn_o_rsci_wen_comp_T  ),
    .chn_o_rsci_wen_comp_R0 (  chn_o_rsci_wen_comp_R  ),
    .chn_o_rsci_wen_comp_X0 (  chn_o_rsci_wen_comp_X  ),
    .chn_o_rsci_wen_comp_C0 (  chn_o_rsci_wen_comp_C  ),
    .chn_o_rsci_wen_comp_S ( chn_o_rsci_wen_comp_S ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .chn_o_rsci_d ( { chn_o_rsci_d_31, chn_o_rsci_d_30_29, chn_o_rsci_d_28_27, chn_o_rsci_d_26_23, chn_o_rsci_d_22_13, chn_o_rsci_d_12_10, chn_o_rsci_d_9_0 } ),
    .core_wten ( core_wten ),
    .chn_o_rsc_z ( chn_o_rsc_z ),
    .core_wen ( core_wen ),
    .chn_o_rsc_lz ( chn_o_rsc_lz ),
    .chn_o_rsci_ld_core_psct ( reg_chn_o_rsci_ld_core_psct_cse ),
    .chn_o_rsci_bawt ( chn_o_rsci_bawt ),
    .chn_o_rsc_vz ( chn_o_rsc_vz ),
    .chn_o_rsci_wen_comp ( chn_o_rsci_wen_comp ),
    .chn_o_rsci_iswt0 ( reg_chn_o_rsci_iswt0_cse ),
    .chn_o_rsci_oswt ( chn_o_rsci_oswt )
  );
  logic [0:0] core_wen_R10 ;
  logic [0:0] core_wen_X10 ;
  logic [0:0] core_wen_C10 ;
  logic [0:0] nvdla_core_rstn_R2 ;
  logic [0:0] nvdla_core_rstn_X2 ;
  logic [0:0] nvdla_core_rstn_C2 ;
// module: HLS_fp16_to_fp32_core_core_fsm
  HLS_fp16_to_fp32_core_core_fsm HLS_fp16_to_fp32_core_core_fsm_inst (
    .core_wen_T (  core_wen_T  ),
    .core_wen_R (  core_wen_R10  ),
    .core_wen_X (  core_wen_X10  ),
    .core_wen_C (  core_wen_C10  ),
    .core_wen_S (  core_wen_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R2  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X2  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C2  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .fsm_output_T (  fsm_output_T  ),
    .fsm_output_R0 (  fsm_output_R  ),
    .fsm_output_X0 (  fsm_output_X  ),
    .fsm_output_C0 (  fsm_output_C  ),
    .fsm_output_S ( fsm_output_S ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .core_wen ( core_wen ),
    .fsm_output ( fsm_output )
  );
  logic [0:0] chn_a_rsci_wen_comp_R0 ;
  logic [0:0] chn_a_rsci_wen_comp_X0 ;
  logic [0:0] chn_a_rsci_wen_comp_C0 ;
  logic [0:0] chn_o_rsci_wen_comp_R0 ;
  logic [0:0] chn_o_rsci_wen_comp_X0 ;
  logic [0:0] chn_o_rsci_wen_comp_C0 ;
  logic [0:0] nvdla_core_rstn_R3 ;
  logic [0:0] nvdla_core_rstn_X3 ;
  logic [0:0] nvdla_core_rstn_C3 ;
// module: HLS_fp16_to_fp32_core_staller
  HLS_fp16_to_fp32_core_staller HLS_fp16_to_fp32_core_staller_inst (
    .chn_a_rsci_wen_comp_T (  chn_a_rsci_wen_comp_T  ),
    .chn_a_rsci_wen_comp_R (  chn_a_rsci_wen_comp_R0  ),
    .chn_a_rsci_wen_comp_X (  chn_a_rsci_wen_comp_X0  ),
    .chn_a_rsci_wen_comp_C (  chn_a_rsci_wen_comp_C0  ),
    .chn_a_rsci_wen_comp_S (  chn_a_rsci_wen_comp_S  ),
    .chn_o_rsci_wen_comp_T (  chn_o_rsci_wen_comp_T  ),
    .chn_o_rsci_wen_comp_R (  chn_o_rsci_wen_comp_R0  ),
    .chn_o_rsci_wen_comp_X (  chn_o_rsci_wen_comp_X0  ),
    .chn_o_rsci_wen_comp_C (  chn_o_rsci_wen_comp_C0  ),
    .chn_o_rsci_wen_comp_S (  chn_o_rsci_wen_comp_S  ),
    .nvdla_core_rstn_T (  nvdla_core_rstn_T  ),
    .nvdla_core_rstn_R (  nvdla_core_rstn_R3  ),
    .nvdla_core_rstn_X (  nvdla_core_rstn_X3  ),
    .nvdla_core_rstn_C (  nvdla_core_rstn_C3  ),
    .nvdla_core_rstn_S (  nvdla_core_rstn_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .core_wen_T (  core_wen_T  ),
    .core_wen_R0 (  core_wen_R  ),
    .core_wen_X0 (  core_wen_X  ),
    .core_wen_C0 (  core_wen_C  ),
    .core_wen_S ( core_wen_S ),
    .core_wten_T (  core_wten_T  ),
    .core_wten_R0 (  core_wten_R  ),
    .core_wten_X0 (  core_wten_X  ),
    .core_wten_C0 (  core_wten_C  ),
    .core_wten_S ( core_wten_S ),
    .chn_o_rsci_wen_comp ( chn_o_rsci_wen_comp ),
    .nvdla_core_rstn ( nvdla_core_rstn ),
    .chn_a_rsci_wen_comp ( chn_a_rsci_wen_comp ),
    .nvdla_core_clk ( nvdla_core_clk ),
    .core_wen ( core_wen ),
    .core_wten ( core_wten )
  );
  assign { chn_a_rsci_d_mxwt_R8 [15:9] } = 0;
  assign { chn_a_rsci_d_mxwt_X8 [15:9] } = 0;
  assign { chn_a_rsci_d_mxwt_C8 [15:9] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_R9 ;
  logic [15:0] chn_a_rsci_d_mxwt_X9 ;
  logic [15:0] chn_a_rsci_d_mxwt_C9 ;
// module: FP16_TO_FP32_leading_sign_23_0
  FP16_TO_FP32_leading_sign_23_0 leading_sign_23_0_rg (
    .mantissa_T ( {  chn_a_rsci_d_mxwt_T [9:0] , 13'h0  } ),
    .mantissa_R ( {  chn_a_rsci_d_mxwt_R9 [9:0] , nouse_zy3  } ),
    .mantissa_X ( {  chn_a_rsci_d_mxwt_X9 [9:0] , nouse_zy4  } ),
    .mantissa_C ( {  chn_a_rsci_d_mxwt_C9 [9:0] , nouse_zy5  } ),
    .mantissa_S ( {  chn_a_rsci_d_mxwt_S [9:0] , 13'h0  } ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .rtn_T (  libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_T  ),
    .rtn_R0 (  libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R  ),
    .rtn_X0 (  libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X  ),
    .rtn_C0 (  libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C  ),
    .rtn_S ( libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_S ),
    .rtn ( libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1 ),
    .mantissa ( { chn_a_rsci_d_mxwt[9:0], 13'b0000000000000 } )
  );
  logic [13-1:0] nouse_zy3 ;
  logic [13-1:0] nouse_zy4 ;
  logic [13-1:0] nouse_zy5 ;
  assign chn_a_rsci_oswt_unreg = or_tmp_19;
  logic [0:0] or_tmp_19_C2 ;
  logic [0:0] or_tmp_19_R2 ;
  logic [0:0] or_tmp_19_X2 ;
  assign chn_a_rsci_oswt_unreg_T = or_tmp_19_T ;
  assign or_tmp_19_C2 = chn_a_rsci_oswt_unreg_C ;
  assign or_tmp_19_R2 = chn_a_rsci_oswt_unreg_R ;
  assign or_tmp_19_X2 = chn_a_rsci_oswt_unreg_X ;
  assign chn_a_rsci_oswt_unreg_S = or_tmp_19_S ;
  assign chn_o_rsci_oswt_unreg = and_dcpl_2;
  logic [0:0] and_dcpl_2_C3 ;
  logic [0:0] and_dcpl_2_R3 ;
  logic [0:0] and_dcpl_2_X3 ;
  assign chn_o_rsci_oswt_unreg_T = and_dcpl_2_T ;
  assign and_dcpl_2_C3 = chn_o_rsci_oswt_unreg_C ;
  assign and_dcpl_2_R3 = chn_o_rsci_oswt_unreg_R ;
  assign and_dcpl_2_X3 = chn_o_rsci_oswt_unreg_X ;
  assign chn_o_rsci_oswt_unreg_S = and_dcpl_2_S ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva[5:0] = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C1 ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R1 ;
  logic [5:0] FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X1 ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T [5:0] = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_T ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C1 = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C [5:0] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R1 = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R [5:0] ;
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X1 = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X [5:0] ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_S = FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_S ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a = { chn_a_rsci_d_mxwt[8:0], 13'b0000000000000 };
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_T = {  chn_a_rsci_d_mxwt_T [8:0] , 13'h0  };
  logic [13:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_S ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_S = 0 ;
  assign { chn_a_rsci_d_mxwt_R9 [15:10] } = 0;
  assign { chn_a_rsci_d_mxwt_X9 [15:10] } = 0;
  assign { chn_a_rsci_d_mxwt_C9 [15:10] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_R10 ;
  logic [15:0] chn_a_rsci_d_mxwt_X10 ;
  logic [15:0] chn_a_rsci_d_mxwt_C10 ;
  assign chn_a_rsci_d_mxwt_R10 [8:0] = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_R [21:13] ;
  assign chn_a_rsci_d_mxwt_X10 [8:0] = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_X [21:13] ;
  assign chn_a_rsci_d_mxwt_C10 [8:0] = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_C [21:13] ;
  assign nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d = { chn_o_rsci_d_31, chn_o_rsci_d_30_29, chn_o_rsci_d_28_27, chn_o_rsci_d_26_23, chn_o_rsci_d_22_13, chn_o_rsci_d_12_10, chn_o_rsci_d_9_0 };
  assign nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_T = {  chn_o_rsci_d_31_T , chn_o_rsci_d_30_29_T , chn_o_rsci_d_28_27_T , chn_o_rsci_d_26_23_T , chn_o_rsci_d_22_13_T , chn_o_rsci_d_12_10_T , chn_o_rsci_d_9_0_T  };
  logic [13:0] nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_S ;
  assign nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_S = 0 ;
  logic [0:0] chn_o_rsci_d_31_R2 ;
  logic [0:0] chn_o_rsci_d_31_X2 ;
  logic [0:0] chn_o_rsci_d_31_C2 ;
  assign chn_o_rsci_d_31_R2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R [31:31] ;
  assign chn_o_rsci_d_31_X2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X [31:31] ;
  assign chn_o_rsci_d_31_C2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C [31:31] ;
  logic [1:0] chn_o_rsci_d_30_29_R2 ;
  logic [1:0] chn_o_rsci_d_30_29_X2 ;
  logic [1:0] chn_o_rsci_d_30_29_C2 ;
  assign chn_o_rsci_d_30_29_R2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R [30:29] ;
  assign chn_o_rsci_d_30_29_X2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X [30:29] ;
  assign chn_o_rsci_d_30_29_C2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C [30:29] ;
  logic [1:0] chn_o_rsci_d_28_27_R2 ;
  logic [1:0] chn_o_rsci_d_28_27_X2 ;
  logic [1:0] chn_o_rsci_d_28_27_C2 ;
  assign chn_o_rsci_d_28_27_R2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R [28:27] ;
  assign chn_o_rsci_d_28_27_X2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X [28:27] ;
  assign chn_o_rsci_d_28_27_C2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C [28:27] ;
  logic [3:0] chn_o_rsci_d_26_23_R2 ;
  logic [3:0] chn_o_rsci_d_26_23_X2 ;
  logic [3:0] chn_o_rsci_d_26_23_C2 ;
  assign chn_o_rsci_d_26_23_R2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R [26:23] ;
  assign chn_o_rsci_d_26_23_X2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X [26:23] ;
  assign chn_o_rsci_d_26_23_C2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C [26:23] ;
  logic [9:0] chn_o_rsci_d_22_13_R2 ;
  logic [9:0] chn_o_rsci_d_22_13_X2 ;
  logic [9:0] chn_o_rsci_d_22_13_C2 ;
  assign chn_o_rsci_d_22_13_R2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R [22:13] ;
  assign chn_o_rsci_d_22_13_X2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X [22:13] ;
  assign chn_o_rsci_d_22_13_C2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C [22:13] ;
  logic [2:0] chn_o_rsci_d_12_10_R2 ;
  logic [2:0] chn_o_rsci_d_12_10_X2 ;
  logic [2:0] chn_o_rsci_d_12_10_C2 ;
  assign chn_o_rsci_d_12_10_R2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R [12:10] ;
  assign chn_o_rsci_d_12_10_X2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X [12:10] ;
  assign chn_o_rsci_d_12_10_C2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C [12:10] ;
  logic [9:0] chn_o_rsci_d_9_0_R2 ;
  logic [9:0] chn_o_rsci_d_9_0_X2 ;
  logic [9:0] chn_o_rsci_d_9_0_C2 ;
  assign chn_o_rsci_d_9_0_R2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R [9:0] ;
  assign chn_o_rsci_d_9_0_X2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X [9:0] ;
  assign chn_o_rsci_d_9_0_C2 = nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C [9:0] ;
  assign nl_leading_sign_23_0_rg_mantissa = { chn_a_rsci_d_mxwt[9:0], 13'b0000000000000 };
  assign nl_leading_sign_23_0_rg_mantissa_T = {  chn_a_rsci_d_mxwt_T [9:0] , 13'h0  };
  logic [13:0] nl_leading_sign_23_0_rg_mantissa_S ;
  assign nl_leading_sign_23_0_rg_mantissa_S = 0 ;
  assign { chn_a_rsci_d_mxwt_R10 [15:9] } = 0;
  assign { chn_a_rsci_d_mxwt_X10 [15:9] } = 0;
  assign { chn_a_rsci_d_mxwt_C10 [15:9] } = 0;
  logic [15:0] chn_a_rsci_d_mxwt_R11 ;
  logic [15:0] chn_a_rsci_d_mxwt_X11 ;
  logic [15:0] chn_a_rsci_d_mxwt_C11 ;
  assign chn_a_rsci_d_mxwt_R11 [9:0] = nl_leading_sign_23_0_rg_mantissa_R [22:13] ;
  assign chn_a_rsci_d_mxwt_X11 [9:0] = nl_leading_sign_23_0_rg_mantissa_X [22:13] ;
  assign chn_a_rsci_d_mxwt_C11 [9:0] = nl_leading_sign_23_0_rg_mantissa_C [22:13] ;
  assign nl_z_out[5:0] = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C2 ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R2 ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X2 ;
  assign nl_z_out_T [5:0] = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C2 = nl_z_out_C [5:0] ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R2 = nl_z_out_R [5:0] ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X2 = nl_z_out_X [5:0] ;
  assign nl_z_out_S = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_S ;
  assign z_out = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C3 ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R3 ;
  logic [5:0] nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X3 ;
  assign z_out_T = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_T ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C3 = z_out_C ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R3 = z_out_R ;
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X3 = z_out_X ;
  assign z_out_S = nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_S ;
  assign chn_o_rsci_wen_comp_C = ( chn_o_rsci_wen_comp_C0 );
  assign chn_a_rsci_wen_comp_C = ( chn_a_rsci_wen_comp_C0 );
  assign chn_o_rsci_oswt_C = ( chn_o_rsci_oswt_C0 );
  assign chn_o_rsc_vz_C = ( chn_o_rsc_vz_C0 );
  assign nvdla_core_rstn_C = ( nvdla_core_rstn_C0 ) | ( nvdla_core_rstn_C1 ) | ( nvdla_core_rstn_C2 ) | ( nvdla_core_rstn_C3 );
  assign core_wten_C = ( core_wten_C0 ) | ( core_wten_C1 );
  assign chn_a_rsci_oswt_C = ( chn_a_rsci_oswt_C0 );
  assign chn_a_rsc_z_C = ( chn_a_rsc_z_C0 );
  assign chn_a_rsc_vz_C = ( chn_a_rsc_vz_C0 );
  assign chn_a_rsci_iswt0_C = ( chn_a_rsci_iswt0_C0 ) | ( chn_a_rsci_iswt0_C1 );
  assign _056__C = ( _056__C0 );
  assign reg_chn_o_rsci_iswt0_cse_C = ( reg_chn_o_rsci_iswt0_cse_C0 ) | ( reg_chn_o_rsci_iswt0_cse_C1 );
  assign chn_a_rsci_ld_core_psct_C = ( chn_a_rsci_ld_core_psct_C0 ) | ( chn_a_rsci_ld_core_psct_C1 );
  assign _027__C = ( _027__C0 );
  assign chn_o_rsci_d_28_27_C = ( chn_o_rsci_d_28_27_C0 ) | ( chn_o_rsci_d_28_27_C1 ) | ( chn_o_rsci_d_28_27_C2 );
  assign _068__C = ( _068__C0 );
  assign _030__C = ( _030__C0 );
  assign chn_o_rsci_d_31_C = ( chn_o_rsci_d_31_C0 ) | ( chn_o_rsci_d_31_C1 ) | ( chn_o_rsci_d_31_C2 );
  assign chn_o_rsci_d_26_23_C = ( chn_o_rsci_d_26_23_C0 ) | ( chn_o_rsci_d_26_23_C1 ) | ( chn_o_rsci_d_26_23_C2 );
  assign _015__C = ( _015__C0 );
  assign chn_o_rsci_d_12_10_C = ( chn_o_rsci_d_12_10_C0 ) | ( chn_o_rsci_d_12_10_C1 ) | ( chn_o_rsci_d_12_10_C2 );
  assign _059__C = ( _059__C0 );
  assign chn_o_rsci_d_30_29_C = ( chn_o_rsci_d_30_29_C0 ) | ( chn_o_rsci_d_30_29_C1 ) | ( chn_o_rsci_d_30_29_C2 );
  assign _070__C = ( _070__C0 );
  assign chn_o_and_1_cse_C = ( chn_o_and_1_cse_C0 ) | ( chn_o_and_1_cse_C1 ) | ( chn_o_and_1_cse_C2 ) | ( chn_o_and_1_cse_C3 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_C0 );
  assign chn_o_rsci_d_9_0_C = ( chn_o_rsci_d_9_0_C0 ) | ( chn_o_rsci_d_9_0_C1 ) | ( chn_o_rsci_d_9_0_C2 );
  assign _012__C = ( _012__C0 );
  assign _036__C = ( _036__C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_C0 );
  assign or_35_nl_C = ( or_35_nl_C0 );
  assign chn_o_rsci_d_22_13_C = ( chn_o_rsci_d_22_13_C0 ) | ( chn_o_rsci_d_22_13_C1 ) | ( chn_o_rsci_d_22_13_C2 );
  assign _037__C = ( _037__C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_C0 );
  assign or_36_nl_C = ( or_36_nl_C0 );
  assign _060__C = ( _060__C0 );
  assign _038__C = ( _038__C0 );
  assign fangyuan9_C = ( fangyuan9_C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_C0 );
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C = ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C0 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C1 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C2 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_C3 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C1 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_C2 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_C0 );
  assign fangyuan8_C = ( fangyuan8_C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_C0 );
  assign _010__C = ( _010__C0 );
  assign _001__C = ( _001__C0 );
  assign _002__C = ( _002__C0 );
  assign _006__C = ( _006__C0 );
  assign _007__C = ( _007__C0 );
  assign _003__C = ( _003__C0 );
  assign _005__C = ( _005__C0 );
  assign _008__C = ( _008__C0 );
  assign _009__C = ( _009__C0 );
  assign _004__C = ( _004__C0 );
  assign _011__C = ( _011__C0 );
  assign _041__C = ( _041__C0 );
  assign _075__C = ( _075__C0 );
  assign _040__C = ( _040__C0 );
  assign _039__C = ( _039__C0 );
  assign _062__C = ( _062__C0 );
  assign _061__C = ( _061__C0 );
  assign or_tmp_19_C = ( or_tmp_19_C0 ) | ( or_tmp_19_C1 ) | ( or_tmp_19_C2 );
  assign _071__C = ( _071__C0 );
  assign _035__C = ( _035__C0 );
  assign and_46_cse_C = ( and_46_cse_C0 ) | ( and_46_cse_C1 );
  assign fangyuan7_C = ( fangyuan7_C0 );
  assign _069__C = ( _069__C0 );
  assign fangyuan6_C = ( fangyuan6_C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_C0 );
  assign fangyuan5_C = ( fangyuan5_C0 );
  assign _067__C = ( _067__C0 );
  assign IsNaN_5U_23U_land_lpi_1_dfm_C = ( IsNaN_5U_23U_land_lpi_1_dfm_C0 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_C1 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_C2 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_C3 );
  assign fangyuan4_C = ( fangyuan4_C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_C0 );
  assign _029__C = ( _029__C0 );
  assign _025__C = ( _025__C0 );
  assign _048__C = ( _048__C0 );
  assign _051__C = ( _051__C0 );
  assign IsNaN_5U_23U_nor_tmp_C = ( IsNaN_5U_23U_nor_tmp_C0 ) | ( IsNaN_5U_23U_nor_tmp_C1 );
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C = ( IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C0 ) | ( IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_C1 );
  assign _064__C = ( _064__C0 );
  assign _045__C = ( _045__C0 );
  assign _044__C = ( _044__C0 );
  assign and_42_cse_C = ( and_42_cse_C0 ) | ( and_42_cse_C1 );
  assign and_48_cse_C = ( and_48_cse_C0 ) | ( and_48_cse_C1 ) | ( and_48_cse_C2 );
  assign chn_o_rsci_d_9_0_mx0c1_C = ( chn_o_rsci_d_9_0_mx0c1_C0 ) | ( chn_o_rsci_d_9_0_mx0c1_C1 );
  assign _000__C = ( _000__C0 );
  assign and_dcpl_23_C = ( and_dcpl_23_C0 ) | ( and_dcpl_23_C1 );
  assign _014__C = ( _014__C0 );
  assign _066__C = ( _066__C0 );
  assign _028__C = ( _028__C0 );
  assign _026__C = ( _026__C0 );
  assign _017__C = ( _017__C0 );
  assign _016__C = ( _016__C0 );
  assign _047__C = ( _047__C0 ) | ( _047__C1 );
  assign _042__C = ( _042__C0 );
  assign IsNaN_5U_23U_aelse_not_2_nl_C = ( IsNaN_5U_23U_aelse_not_2_nl_C0 ) | ( IsNaN_5U_23U_aelse_not_2_nl_C1 ) | ( IsNaN_5U_23U_aelse_not_2_nl_C2 ) | ( IsNaN_5U_23U_aelse_not_2_nl_C3 ) | ( IsNaN_5U_23U_aelse_not_2_nl_C4 );
  assign _065__C = ( _065__C0 ) | ( _065__C1 ) | ( _065__C2 ) | ( _065__C3 );
  assign not_nl_C = ( not_nl_C0 ) | ( not_nl_C1 ) | ( not_nl_C2 ) | ( not_nl_C3 );
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C = ( libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C0 ) | ( libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_C1 );
  assign _063__C = ( _063__C0 );
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C = ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C0 ) | ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_C1 );
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C = ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C0 ) | ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_C1 );
  assign fangyuan3_C = ( fangyuan3_C0 );
  assign chn_a_rsci_d_mxwt_C = ( chn_a_rsci_d_mxwt_C0 ) | ( chn_a_rsci_d_mxwt_C1 ) | ( chn_a_rsci_d_mxwt_C2 ) | ( chn_a_rsci_d_mxwt_C3 ) | ( chn_a_rsci_d_mxwt_C4 ) | ( chn_a_rsci_d_mxwt_C5 ) | ( chn_a_rsci_d_mxwt_C6 ) | ( chn_a_rsci_d_mxwt_C7 ) | ( chn_a_rsci_d_mxwt_C8 ) | ( chn_a_rsci_d_mxwt_C9 ) | ( chn_a_rsci_d_mxwt_C10 ) | ( chn_a_rsci_d_mxwt_C11 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C1 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C2 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C3 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C4 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_C5 );
  assign fangyuan2_C = ( fangyuan2_C0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C1 );
  assign _013__C = ( _013__C0 );
  assign IsDenorm_5U_23U_land_lpi_1_dfm_C = ( IsDenorm_5U_23U_land_lpi_1_dfm_C0 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_C1 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_C2 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_C3 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_C4 );
  assign fangyuan1_C = ( fangyuan1_C0 );
  assign IsInf_5U_23U_land_lpi_1_dfm_C = ( IsInf_5U_23U_land_lpi_1_dfm_C0 ) | ( IsInf_5U_23U_land_lpi_1_dfm_C1 ) | ( IsInf_5U_23U_land_lpi_1_dfm_C2 ) | ( IsInf_5U_23U_land_lpi_1_dfm_C3 ) | ( IsInf_5U_23U_land_lpi_1_dfm_C4 ) | ( IsInf_5U_23U_land_lpi_1_dfm_C5 ) | ( IsInf_5U_23U_land_lpi_1_dfm_C6 ) | ( IsInf_5U_23U_land_lpi_1_dfm_C7 ) | ( IsInf_5U_23U_land_lpi_1_dfm_C8 );
  assign _043__C = ( _043__C0 );
  assign _074__C = ( _074__C0 );
  assign _073__C = ( _073__C0 );
  assign _072__C = ( _072__C0 );
  assign _034__C = ( _034__C0 );
  assign _033__C = ( _033__C0 );
  assign _032__C = ( _032__C0 );
  assign _031__C = ( _031__C0 );
  assign _058__C = ( _058__C0 );
  assign _057__C = ( _057__C0 );
  assign chn_a_rsci_ld_core_psct_mx0c0_C = ( chn_a_rsci_ld_core_psct_mx0c0_C0 ) | ( chn_a_rsci_ld_core_psct_mx0c0_C1 );
  assign _055__C = ( _055__C0 );
  assign _024__C = ( _024__C0 );
  assign and_4_mdf_C = ( and_4_mdf_C0 ) | ( and_4_mdf_C1 ) | ( and_4_mdf_C2 );
  assign _023__C = ( _023__C0 );
  assign _022__C = ( _022__C0 );
  assign or_dcpl_8_C = ( or_dcpl_8_C0 ) | ( or_dcpl_8_C1 );
  assign fsm_output_C = ( fsm_output_C0 ) | ( fsm_output_C1 ) | ( fsm_output_C2 ) | ( fsm_output_C3 ) | ( fsm_output_C4 ) | ( fsm_output_C5 );
  assign _021__C = ( _021__C0 );
  assign _020__C = ( _020__C0 );
  assign _019__C = ( _019__C0 );
  assign and_dcpl_7_C = ( and_dcpl_7_C0 ) | ( and_dcpl_7_C1 );
  assign _018__C = ( _018__C0 );
  assign and_dcpl_10_C = ( and_dcpl_10_C0 ) | ( and_dcpl_10_C1 );
  assign _054__C = ( _054__C0 );
  assign _053__C = ( _053__C0 );
  assign _052__C = ( _052__C0 );
  assign and_dcpl_2_C = ( and_dcpl_2_C0 ) | ( and_dcpl_2_C1 ) | ( and_dcpl_2_C2 ) | ( and_dcpl_2_C3 );
  assign reg_chn_o_rsci_ld_core_psct_cse_C = ( reg_chn_o_rsci_ld_core_psct_cse_C0 ) | ( reg_chn_o_rsci_ld_core_psct_cse_C1 ) | ( reg_chn_o_rsci_ld_core_psct_cse_C2 ) | ( reg_chn_o_rsci_ld_core_psct_cse_C3 ) | ( reg_chn_o_rsci_ld_core_psct_cse_C4 ) | ( reg_chn_o_rsci_ld_core_psct_cse_C5 );
  assign chn_o_rsci_bawt_C = ( chn_o_rsci_bawt_C0 ) | ( chn_o_rsci_bawt_C1 ) | ( chn_o_rsci_bawt_C2 ) | ( chn_o_rsci_bawt_C3 );
  assign or_cse_C = ( or_cse_C0 ) | ( or_cse_C1 ) | ( or_cse_C2 );
  assign chn_a_rsci_bawt_C = ( chn_a_rsci_bawt_C0 ) | ( chn_a_rsci_bawt_C1 ) | ( chn_a_rsci_bawt_C2 ) | ( chn_a_rsci_bawt_C3 ) | ( chn_a_rsci_bawt_C4 ) | ( chn_a_rsci_bawt_C5 ) | ( chn_a_rsci_bawt_C6 ) | ( chn_a_rsci_bawt_C7 );
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_C = ( IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_C0 );
  assign _046__C = ( _046__C0 ) | ( _046__C1 ) | ( _046__C2 ) | ( _046__C3 ) | ( _046__C4 );
  assign _049__C = ( _049__C0 );
  assign core_wen_C = ( core_wen_C0 ) | ( core_wen_C1 ) | ( core_wen_C2 ) | ( core_wen_C3 ) | ( core_wen_C4 ) | ( core_wen_C5 ) | ( core_wen_C6 ) | ( core_wen_C7 ) | ( core_wen_C8 ) | ( core_wen_C9 ) | ( core_wen_C10 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C = ( FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_C0 );
  assign fangyuan0_C = ( fangyuan0_C0 );
  assign _050__C = ( _050__C0 );
  assign chn_o_rsci_oswt_unreg_C = ( chn_o_rsci_oswt_unreg_C0 );
  assign chn_o_rsc_z_C = ( chn_o_rsc_z_C0 );
  assign chn_o_rsc_lz_C = ( chn_o_rsc_lz_C0 );
  assign chn_a_rsci_oswt_unreg_C = ( chn_a_rsci_oswt_unreg_C0 );
  assign chn_a_rsc_lz_C = ( chn_a_rsc_lz_C0 );
  assign chn_o_rsci_wen_comp_X = ( chn_o_rsci_wen_comp_X0 );
  assign chn_a_rsci_wen_comp_X = ( chn_a_rsci_wen_comp_X0 );
  assign chn_o_rsci_oswt_X = ( chn_o_rsci_oswt_X0 );
  assign chn_o_rsc_vz_X = ( chn_o_rsc_vz_X0 );
  assign nvdla_core_rstn_X = ( nvdla_core_rstn_X0 ) | ( nvdla_core_rstn_X1 ) | ( nvdla_core_rstn_X2 ) | ( nvdla_core_rstn_X3 );
  assign core_wten_X = ( core_wten_X0 ) | ( core_wten_X1 );
  assign chn_a_rsci_oswt_X = ( chn_a_rsci_oswt_X0 );
  assign chn_a_rsc_z_X = ( chn_a_rsc_z_X0 );
  assign chn_a_rsc_vz_X = ( chn_a_rsc_vz_X0 );
  assign chn_a_rsci_iswt0_X = ( chn_a_rsci_iswt0_X0 ) | ( chn_a_rsci_iswt0_X1 );
  assign _056__X = ( _056__X0 );
  assign reg_chn_o_rsci_iswt0_cse_X = ( reg_chn_o_rsci_iswt0_cse_X0 ) | ( reg_chn_o_rsci_iswt0_cse_X1 );
  assign chn_a_rsci_ld_core_psct_X = ( chn_a_rsci_ld_core_psct_X0 ) | ( chn_a_rsci_ld_core_psct_X1 );
  assign _027__X = ( _027__X0 );
  assign chn_o_rsci_d_28_27_X = ( chn_o_rsci_d_28_27_X0 ) | ( chn_o_rsci_d_28_27_X1 ) | ( chn_o_rsci_d_28_27_X2 );
  assign _068__X = ( _068__X0 );
  assign _030__X = ( _030__X0 );
  assign chn_o_rsci_d_31_X = ( chn_o_rsci_d_31_X0 ) | ( chn_o_rsci_d_31_X1 ) | ( chn_o_rsci_d_31_X2 );
  assign chn_o_rsci_d_26_23_X = ( chn_o_rsci_d_26_23_X0 ) | ( chn_o_rsci_d_26_23_X1 ) | ( chn_o_rsci_d_26_23_X2 );
  assign _015__X = ( _015__X0 );
  assign chn_o_rsci_d_12_10_X = ( chn_o_rsci_d_12_10_X0 ) | ( chn_o_rsci_d_12_10_X1 ) | ( chn_o_rsci_d_12_10_X2 );
  assign _059__X = ( _059__X0 );
  assign chn_o_rsci_d_30_29_X = ( chn_o_rsci_d_30_29_X0 ) | ( chn_o_rsci_d_30_29_X1 ) | ( chn_o_rsci_d_30_29_X2 );
  assign _070__X = ( _070__X0 );
  assign chn_o_and_1_cse_X = ( chn_o_and_1_cse_X0 ) | ( chn_o_and_1_cse_X1 ) | ( chn_o_and_1_cse_X2 ) | ( chn_o_and_1_cse_X3 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_X0 );
  assign chn_o_rsci_d_9_0_X = ( chn_o_rsci_d_9_0_X0 ) | ( chn_o_rsci_d_9_0_X1 ) | ( chn_o_rsci_d_9_0_X2 );
  assign _012__X = ( _012__X0 );
  assign _036__X = ( _036__X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_X0 );
  assign or_35_nl_X = ( or_35_nl_X0 );
  assign chn_o_rsci_d_22_13_X = ( chn_o_rsci_d_22_13_X0 ) | ( chn_o_rsci_d_22_13_X1 ) | ( chn_o_rsci_d_22_13_X2 );
  assign _037__X = ( _037__X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_X0 );
  assign or_36_nl_X = ( or_36_nl_X0 );
  assign _060__X = ( _060__X0 );
  assign _038__X = ( _038__X0 );
  assign fangyuan9_X = ( fangyuan9_X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_X0 );
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X = ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X0 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X1 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X2 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X3 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X1 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X2 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X0 );
  assign fangyuan8_X = ( fangyuan8_X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_X0 );
  assign _010__X = ( _010__X0 );
  assign _001__X = ( _001__X0 );
  assign _002__X = ( _002__X0 );
  assign _006__X = ( _006__X0 );
  assign _007__X = ( _007__X0 );
  assign _003__X = ( _003__X0 );
  assign _005__X = ( _005__X0 );
  assign _008__X = ( _008__X0 );
  assign _009__X = ( _009__X0 );
  assign _004__X = ( _004__X0 );
  assign _011__X = ( _011__X0 );
  assign _041__X = ( _041__X0 );
  assign _075__X = ( _075__X0 );
  assign _040__X = ( _040__X0 );
  assign _039__X = ( _039__X0 );
  assign _062__X = ( _062__X0 );
  assign _061__X = ( _061__X0 );
  assign or_tmp_19_X = ( or_tmp_19_X0 ) | ( or_tmp_19_X1 ) | ( or_tmp_19_X2 );
  assign _071__X = ( _071__X0 );
  assign _035__X = ( _035__X0 );
  assign and_46_cse_X = ( and_46_cse_X0 ) | ( and_46_cse_X1 );
  assign fangyuan7_X = ( fangyuan7_X0 );
  assign _069__X = ( _069__X0 );
  assign fangyuan6_X = ( fangyuan6_X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_X0 );
  assign fangyuan5_X = ( fangyuan5_X0 );
  assign _067__X = ( _067__X0 );
  assign IsNaN_5U_23U_land_lpi_1_dfm_X = ( IsNaN_5U_23U_land_lpi_1_dfm_X0 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_X1 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_X2 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_X3 );
  assign fangyuan4_X = ( fangyuan4_X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X0 );
  assign _029__X = ( _029__X0 );
  assign _025__X = ( _025__X0 );
  assign _048__X = ( _048__X0 );
  assign _051__X = ( _051__X0 );
  assign IsNaN_5U_23U_nor_tmp_X = ( IsNaN_5U_23U_nor_tmp_X0 ) | ( IsNaN_5U_23U_nor_tmp_X1 );
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X = ( IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X0 ) | ( IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X1 );
  assign _064__X = ( _064__X0 );
  assign _045__X = ( _045__X0 );
  assign _044__X = ( _044__X0 );
  assign and_42_cse_X = ( and_42_cse_X0 ) | ( and_42_cse_X1 );
  assign and_48_cse_X = ( and_48_cse_X0 ) | ( and_48_cse_X1 ) | ( and_48_cse_X2 );
  assign chn_o_rsci_d_9_0_mx0c1_X = ( chn_o_rsci_d_9_0_mx0c1_X0 ) | ( chn_o_rsci_d_9_0_mx0c1_X1 );
  assign _000__X = ( _000__X0 );
  assign and_dcpl_23_X = ( and_dcpl_23_X0 ) | ( and_dcpl_23_X1 );
  assign _014__X = ( _014__X0 );
  assign _066__X = ( _066__X0 );
  assign _028__X = ( _028__X0 );
  assign _026__X = ( _026__X0 );
  assign _017__X = ( _017__X0 );
  assign _016__X = ( _016__X0 );
  assign _047__X = ( _047__X0 ) | ( _047__X1 );
  assign _042__X = ( _042__X0 );
  assign IsNaN_5U_23U_aelse_not_2_nl_X = ( IsNaN_5U_23U_aelse_not_2_nl_X0 ) | ( IsNaN_5U_23U_aelse_not_2_nl_X1 ) | ( IsNaN_5U_23U_aelse_not_2_nl_X2 ) | ( IsNaN_5U_23U_aelse_not_2_nl_X3 ) | ( IsNaN_5U_23U_aelse_not_2_nl_X4 );
  assign _065__X = ( _065__X0 ) | ( _065__X1 ) | ( _065__X2 ) | ( _065__X3 );
  assign not_nl_X = ( not_nl_X0 ) | ( not_nl_X1 ) | ( not_nl_X2 ) | ( not_nl_X3 );
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X = ( libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X0 ) | ( libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X1 );
  assign _063__X = ( _063__X0 );
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X = ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X0 ) | ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X1 );
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X = ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X0 ) | ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X1 );
  assign fangyuan3_X = ( fangyuan3_X0 );
  assign chn_a_rsci_d_mxwt_X = ( chn_a_rsci_d_mxwt_X0 ) | ( chn_a_rsci_d_mxwt_X1 ) | ( chn_a_rsci_d_mxwt_X2 ) | ( chn_a_rsci_d_mxwt_X3 ) | ( chn_a_rsci_d_mxwt_X4 ) | ( chn_a_rsci_d_mxwt_X5 ) | ( chn_a_rsci_d_mxwt_X6 ) | ( chn_a_rsci_d_mxwt_X7 ) | ( chn_a_rsci_d_mxwt_X8 ) | ( chn_a_rsci_d_mxwt_X9 ) | ( chn_a_rsci_d_mxwt_X10 ) | ( chn_a_rsci_d_mxwt_X11 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X1 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X2 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X3 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X4 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X5 );
  assign fangyuan2_X = ( fangyuan2_X0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X1 );
  assign _013__X = ( _013__X0 );
  assign IsDenorm_5U_23U_land_lpi_1_dfm_X = ( IsDenorm_5U_23U_land_lpi_1_dfm_X0 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_X1 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_X2 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_X3 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_X4 );
  assign fangyuan1_X = ( fangyuan1_X0 );
  assign IsInf_5U_23U_land_lpi_1_dfm_X = ( IsInf_5U_23U_land_lpi_1_dfm_X0 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X1 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X2 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X3 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X4 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X5 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X6 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X7 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X8 );
  assign _043__X = ( _043__X0 );
  assign _074__X = ( _074__X0 );
  assign _073__X = ( _073__X0 );
  assign _072__X = ( _072__X0 );
  assign _034__X = ( _034__X0 );
  assign _033__X = ( _033__X0 );
  assign _032__X = ( _032__X0 );
  assign _031__X = ( _031__X0 );
  assign _058__X = ( _058__X0 );
  assign _057__X = ( _057__X0 );
  assign chn_a_rsci_ld_core_psct_mx0c0_X = ( chn_a_rsci_ld_core_psct_mx0c0_X0 ) | ( chn_a_rsci_ld_core_psct_mx0c0_X1 );
  assign _055__X = ( _055__X0 );
  assign _024__X = ( _024__X0 );
  assign and_4_mdf_X = ( and_4_mdf_X0 ) | ( and_4_mdf_X1 ) | ( and_4_mdf_X2 );
  assign _023__X = ( _023__X0 );
  assign _022__X = ( _022__X0 );
  assign or_dcpl_8_X = ( or_dcpl_8_X0 ) | ( or_dcpl_8_X1 );
  assign fsm_output_X = ( fsm_output_X0 ) | ( fsm_output_X1 ) | ( fsm_output_X2 ) | ( fsm_output_X3 ) | ( fsm_output_X4 ) | ( fsm_output_X5 );
  assign _021__X = ( _021__X0 );
  assign _020__X = ( _020__X0 );
  assign _019__X = ( _019__X0 );
  assign and_dcpl_7_X = ( and_dcpl_7_X0 ) | ( and_dcpl_7_X1 );
  assign _018__X = ( _018__X0 );
  assign and_dcpl_10_X = ( and_dcpl_10_X0 ) | ( and_dcpl_10_X1 );
  assign _054__X = ( _054__X0 );
  assign _053__X = ( _053__X0 );
  assign _052__X = ( _052__X0 );
  assign and_dcpl_2_X = ( and_dcpl_2_X0 ) | ( and_dcpl_2_X1 ) | ( and_dcpl_2_X2 ) | ( and_dcpl_2_X3 );
  assign reg_chn_o_rsci_ld_core_psct_cse_X = ( reg_chn_o_rsci_ld_core_psct_cse_X0 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X1 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X2 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X3 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X4 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X5 );
  assign chn_o_rsci_bawt_X = ( chn_o_rsci_bawt_X0 ) | ( chn_o_rsci_bawt_X1 ) | ( chn_o_rsci_bawt_X2 ) | ( chn_o_rsci_bawt_X3 );
  assign or_cse_X = ( or_cse_X0 ) | ( or_cse_X1 ) | ( or_cse_X2 );
  assign chn_a_rsci_bawt_X = ( chn_a_rsci_bawt_X0 ) | ( chn_a_rsci_bawt_X1 ) | ( chn_a_rsci_bawt_X2 ) | ( chn_a_rsci_bawt_X3 ) | ( chn_a_rsci_bawt_X4 ) | ( chn_a_rsci_bawt_X5 ) | ( chn_a_rsci_bawt_X6 ) | ( chn_a_rsci_bawt_X7 );
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_X = ( IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_X0 );
  assign _046__X = ( _046__X0 ) | ( _046__X1 ) | ( _046__X2 ) | ( _046__X3 ) | ( _046__X4 );
  assign _049__X = ( _049__X0 );
  assign core_wen_X = ( core_wen_X0 ) | ( core_wen_X1 ) | ( core_wen_X2 ) | ( core_wen_X3 ) | ( core_wen_X4 ) | ( core_wen_X5 ) | ( core_wen_X6 ) | ( core_wen_X7 ) | ( core_wen_X8 ) | ( core_wen_X9 ) | ( core_wen_X10 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X = ( FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X0 );
  assign fangyuan0_X = ( fangyuan0_X0 );
  assign _050__X = ( _050__X0 );
  assign chn_o_rsci_oswt_unreg_X = ( chn_o_rsci_oswt_unreg_X0 );
  assign chn_o_rsc_z_X = ( chn_o_rsc_z_X0 );
  assign chn_o_rsc_lz_X = ( chn_o_rsc_lz_X0 );
  assign chn_a_rsci_oswt_unreg_X = ( chn_a_rsci_oswt_unreg_X0 );
  assign chn_a_rsc_lz_X = ( chn_a_rsc_lz_X0 );
  assign chn_o_rsci_wen_comp_R = ( chn_o_rsci_wen_comp_X0 & chn_o_rsci_wen_comp_R0 );
  assign chn_a_rsci_wen_comp_R = ( chn_a_rsci_wen_comp_X0 & chn_a_rsci_wen_comp_R0 );
  assign chn_o_rsci_oswt_R = ( chn_o_rsci_oswt_X0 & chn_o_rsci_oswt_R0 );
  assign chn_o_rsc_vz_R = ( chn_o_rsc_vz_X0 & chn_o_rsc_vz_R0 );
  assign nvdla_core_rstn_R = ( nvdla_core_rstn_X0 & nvdla_core_rstn_R0 ) | ( nvdla_core_rstn_X1 & nvdla_core_rstn_R1 ) | ( nvdla_core_rstn_X2 & nvdla_core_rstn_R2 ) | ( nvdla_core_rstn_X3 & nvdla_core_rstn_R3 );
  assign core_wten_R = ( core_wten_X0 & core_wten_R0 ) | ( core_wten_X1 & core_wten_R1 );
  assign chn_a_rsci_oswt_R = ( chn_a_rsci_oswt_X0 & chn_a_rsci_oswt_R0 );
  assign chn_a_rsc_z_R = ( chn_a_rsc_z_X0 & chn_a_rsc_z_R0 );
  assign chn_a_rsc_vz_R = ( chn_a_rsc_vz_X0 & chn_a_rsc_vz_R0 );
  assign chn_a_rsci_iswt0_R = ( chn_a_rsci_iswt0_X0 & chn_a_rsci_iswt0_R0 ) | ( chn_a_rsci_iswt0_X1 & chn_a_rsci_iswt0_R1 );
  assign _056__R = ( _056__X0 & _056__R0 );
  assign reg_chn_o_rsci_iswt0_cse_R = ( reg_chn_o_rsci_iswt0_cse_X0 & reg_chn_o_rsci_iswt0_cse_R0 ) | ( reg_chn_o_rsci_iswt0_cse_X1 & reg_chn_o_rsci_iswt0_cse_R1 );
  assign chn_a_rsci_ld_core_psct_R = ( chn_a_rsci_ld_core_psct_X0 & chn_a_rsci_ld_core_psct_R0 ) | ( chn_a_rsci_ld_core_psct_X1 & chn_a_rsci_ld_core_psct_R1 );
  assign _027__R = ( _027__X0 & _027__R0 );
  assign chn_o_rsci_d_28_27_R = ( chn_o_rsci_d_28_27_X0 & chn_o_rsci_d_28_27_R0 ) | ( chn_o_rsci_d_28_27_X1 & chn_o_rsci_d_28_27_R1 ) | ( chn_o_rsci_d_28_27_X2 & chn_o_rsci_d_28_27_R2 );
  assign _068__R = ( _068__X0 & _068__R0 );
  assign _030__R = ( _030__X0 & _030__R0 );
  assign chn_o_rsci_d_31_R = ( chn_o_rsci_d_31_X0 & chn_o_rsci_d_31_R0 ) | ( chn_o_rsci_d_31_X1 & chn_o_rsci_d_31_R1 ) | ( chn_o_rsci_d_31_X2 & chn_o_rsci_d_31_R2 );
  assign chn_o_rsci_d_26_23_R = ( chn_o_rsci_d_26_23_X0 & chn_o_rsci_d_26_23_R0 ) | ( chn_o_rsci_d_26_23_X1 & chn_o_rsci_d_26_23_R1 ) | ( chn_o_rsci_d_26_23_X2 & chn_o_rsci_d_26_23_R2 );
  assign _015__R = ( _015__X0 & _015__R0 );
  assign chn_o_rsci_d_12_10_R = ( chn_o_rsci_d_12_10_X0 & chn_o_rsci_d_12_10_R0 ) | ( chn_o_rsci_d_12_10_X1 & chn_o_rsci_d_12_10_R1 ) | ( chn_o_rsci_d_12_10_X2 & chn_o_rsci_d_12_10_R2 );
  assign _059__R = ( _059__X0 & _059__R0 );
  assign chn_o_rsci_d_30_29_R = ( chn_o_rsci_d_30_29_X0 & chn_o_rsci_d_30_29_R0 ) | ( chn_o_rsci_d_30_29_X1 & chn_o_rsci_d_30_29_R1 ) | ( chn_o_rsci_d_30_29_X2 & chn_o_rsci_d_30_29_R2 );
  assign _070__R = ( _070__X0 & _070__R0 );
  assign chn_o_and_1_cse_R = ( chn_o_and_1_cse_X0 & chn_o_and_1_cse_R0 ) | ( chn_o_and_1_cse_X1 & chn_o_and_1_cse_R1 ) | ( chn_o_and_1_cse_X2 & chn_o_and_1_cse_R2 ) | ( chn_o_and_1_cse_X3 & chn_o_and_1_cse_R3 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_if_3_nor_nl_R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_mux1h_nl_R0 );
  assign chn_o_rsci_d_9_0_R = ( chn_o_rsci_d_9_0_X0 & chn_o_rsci_d_9_0_R0 ) | ( chn_o_rsci_d_9_0_X1 & chn_o_rsci_d_9_0_R1 ) | ( chn_o_rsci_d_9_0_X2 & chn_o_rsci_d_9_0_R2 );
  assign _012__R = ( _012__X0 & _012__R0 );
  assign _036__R = ( _036__X0 & _036__R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_4_nl_R0 );
  assign or_35_nl_R = ( or_35_nl_X0 & or_35_nl_R0 );
  assign chn_o_rsci_d_22_13_R = ( chn_o_rsci_d_22_13_X0 & chn_o_rsci_d_22_13_R0 ) | ( chn_o_rsci_d_22_13_X1 & chn_o_rsci_d_22_13_R1 ) | ( chn_o_rsci_d_22_13_X2 & chn_o_rsci_d_22_13_R2 );
  assign _037__R = ( _037__X0 & _037__R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_or_5_nl_R0 );
  assign or_36_nl_R = ( or_36_nl_X0 & or_36_nl_R0 );
  assign _060__R = ( _060__X0 & _060__R0 );
  assign _038__R = ( _038__X0 & _038__R0 );
  assign fangyuan9_R = ( fangyuan9_X0 & fangyuan9_R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_2_nl_R0 );
  assign nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R = ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X0 & nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R0 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X1 & nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R1 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X2 & nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R2 ) | ( nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_X3 & nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_s_R3 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X1 & FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R1 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_X2 & FpExpoWidthInc_5U_8U_23U_1U_1U_exs_10_0_R2 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_5_nl_R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_and_4_nl_R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_o_mant_sva_2_R0 );
  assign fangyuan8_R = ( fangyuan8_X0 & fangyuan8_R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_and_1_nl_R0 );
  assign _010__R = ( _010__X0 & _010__R0 );
  assign _001__R = ( _001__X0 & _001__R0 );
  assign _002__R = ( _002__X0 & _002__R0 );
  assign _006__R = ( _006__X0 & _006__R0 );
  assign _007__R = ( _007__X0 & _007__R0 );
  assign _003__R = ( _003__X0 & _003__R0 );
  assign _005__R = ( _005__X0 & _005__R0 );
  assign _008__R = ( _008__X0 & _008__R0 );
  assign _009__R = ( _009__X0 & _009__R0 );
  assign _004__R = ( _004__X0 & _004__R0 );
  assign _011__R = ( _011__X0 & _011__R0 );
  assign _041__R = ( _041__X0 & _041__R0 );
  assign _075__R = ( _075__X0 & _075__R0 );
  assign _040__R = ( _040__X0 & _040__R0 );
  assign _039__R = ( _039__X0 & _039__R0 );
  assign _062__R = ( _062__X0 & _062__R0 );
  assign _061__R = ( _061__X0 & _061__R0 );
  assign or_tmp_19_R = ( or_tmp_19_X0 & or_tmp_19_R0 ) | ( or_tmp_19_X1 & or_tmp_19_R1 ) | ( or_tmp_19_X2 & or_tmp_19_R2 );
  assign _071__R = ( _071__X0 & _071__R0 );
  assign _035__R = ( _035__X0 & _035__R0 );
  assign and_46_cse_R = ( and_46_cse_X0 & and_46_cse_R0 ) | ( and_46_cse_X1 & and_46_cse_R1 );
  assign fangyuan7_R = ( fangyuan7_X0 & fangyuan7_R0 );
  assign _069__R = ( _069__X0 & _069__R0 );
  assign fangyuan6_R = ( fangyuan6_X0 & fangyuan6_R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_8_nl_R0 );
  assign fangyuan5_R = ( fangyuan5_X0 & fangyuan5_R0 );
  assign _067__R = ( _067__X0 & _067__R0 );
  assign IsNaN_5U_23U_land_lpi_1_dfm_R = ( IsNaN_5U_23U_land_lpi_1_dfm_X0 & IsNaN_5U_23U_land_lpi_1_dfm_R0 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_X1 & IsNaN_5U_23U_land_lpi_1_dfm_R1 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_X2 & IsNaN_5U_23U_land_lpi_1_dfm_R2 ) | ( IsNaN_5U_23U_land_lpi_1_dfm_X3 & IsNaN_5U_23U_land_lpi_1_dfm_R3 );
  assign fangyuan4_R = ( fangyuan4_X0 & fangyuan4_R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_mux_6_nl_R0 );
  assign _029__R = ( _029__X0 & _029__R0 );
  assign _025__R = ( _025__X0 & _025__R0 );
  assign _048__R = ( _048__X0 & _048__R0 );
  assign _051__R = ( _051__X0 & _051__R0 );
  assign IsNaN_5U_23U_nor_tmp_R = ( IsNaN_5U_23U_nor_tmp_X0 & IsNaN_5U_23U_nor_tmp_R0 ) | ( IsNaN_5U_23U_nor_tmp_X1 & IsNaN_5U_23U_nor_tmp_R1 );
  assign IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R = ( IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X0 & IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R0 ) | ( IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_X1 & IsNaN_5U_23U_IsNaN_5U_23U_nand_cse_R1 );
  assign _064__R = ( _064__X0 & _064__R0 );
  assign _045__R = ( _045__X0 & _045__R0 );
  assign _044__R = ( _044__X0 & _044__R0 );
  assign and_42_cse_R = ( and_42_cse_X0 & and_42_cse_R0 ) | ( and_42_cse_X1 & and_42_cse_R1 );
  assign and_48_cse_R = ( and_48_cse_X0 & and_48_cse_R0 ) | ( and_48_cse_X1 & and_48_cse_R1 ) | ( and_48_cse_X2 & and_48_cse_R2 );
  assign chn_o_rsci_d_9_0_mx0c1_R = ( chn_o_rsci_d_9_0_mx0c1_X0 & chn_o_rsci_d_9_0_mx0c1_R0 ) | ( chn_o_rsci_d_9_0_mx0c1_X1 & chn_o_rsci_d_9_0_mx0c1_R1 );
  assign _000__R = ( _000__X0 & _000__R0 );
  assign and_dcpl_23_R = ( and_dcpl_23_X0 & and_dcpl_23_R0 ) | ( and_dcpl_23_X1 & and_dcpl_23_R1 );
  assign _014__R = ( _014__X0 & _014__R0 );
  assign _066__R = ( _066__X0 & _066__R0 );
  assign _028__R = ( _028__X0 & _028__R0 );
  assign _026__R = ( _026__X0 & _026__R0 );
  assign _017__R = ( _017__X0 & _017__R0 );
  assign _016__R = ( _016__X0 & _016__R0 );
  assign _047__R = ( _047__X0 & _047__R0 ) | ( _047__X1 & _047__R1 );
  assign _042__R = ( _042__X0 & _042__R0 );
  assign IsNaN_5U_23U_aelse_not_2_nl_R = ( IsNaN_5U_23U_aelse_not_2_nl_X0 & IsNaN_5U_23U_aelse_not_2_nl_R0 ) | ( IsNaN_5U_23U_aelse_not_2_nl_X1 & IsNaN_5U_23U_aelse_not_2_nl_R1 ) | ( IsNaN_5U_23U_aelse_not_2_nl_X2 & IsNaN_5U_23U_aelse_not_2_nl_R2 ) | ( IsNaN_5U_23U_aelse_not_2_nl_X3 & IsNaN_5U_23U_aelse_not_2_nl_R3 ) | ( IsNaN_5U_23U_aelse_not_2_nl_X4 & IsNaN_5U_23U_aelse_not_2_nl_R4 );
  assign _065__R = ( _065__X0 & _065__R0 ) | ( _065__X1 & _065__R1 ) | ( _065__X2 & _065__R2 ) | ( _065__X3 & _065__R3 );
  assign not_nl_R = ( not_nl_X0 & not_nl_R0 ) | ( not_nl_X1 & not_nl_R1 ) | ( not_nl_X2 & not_nl_R2 ) | ( not_nl_X3 & not_nl_R3 );
  assign libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R = ( libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X0 & libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R0 ) | ( libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_X1 & libraries_leading_sign_23_0_4073cf0915bb058d810f74a52f4b9b365444_1_R1 );
  assign _063__R = ( _063__X0 & _063__R0 );
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R = ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X0 & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R0 ) | ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_X1 & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_9_0_lpi_1_dfm_R1 );
  assign FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R = ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X0 & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R0 ) | ( FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_X1 & FpMantWidthInc_5U_10U_23U_1U_1U_o_mant_22_13_lpi_1_dfm_R1 );
  assign fangyuan3_R = ( fangyuan3_X0 & fangyuan3_R0 );
  assign chn_a_rsci_d_mxwt_R = ( chn_a_rsci_d_mxwt_X0 & chn_a_rsci_d_mxwt_R0 ) | ( chn_a_rsci_d_mxwt_X1 & chn_a_rsci_d_mxwt_R1 ) | ( chn_a_rsci_d_mxwt_X2 & chn_a_rsci_d_mxwt_R2 ) | ( chn_a_rsci_d_mxwt_X3 & chn_a_rsci_d_mxwt_R3 ) | ( chn_a_rsci_d_mxwt_X4 & chn_a_rsci_d_mxwt_R4 ) | ( chn_a_rsci_d_mxwt_X5 & chn_a_rsci_d_mxwt_R5 ) | ( chn_a_rsci_d_mxwt_X6 & chn_a_rsci_d_mxwt_R6 ) | ( chn_a_rsci_d_mxwt_X7 & chn_a_rsci_d_mxwt_R7 ) | ( chn_a_rsci_d_mxwt_X8 & chn_a_rsci_d_mxwt_R8 ) | ( chn_a_rsci_d_mxwt_X9 & chn_a_rsci_d_mxwt_R9 ) | ( chn_a_rsci_d_mxwt_X10 & chn_a_rsci_d_mxwt_R10 ) | ( chn_a_rsci_d_mxwt_X11 & chn_a_rsci_d_mxwt_R11 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X1 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R1 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X2 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R2 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X3 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R3 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X4 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R4 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_X5 & FpExpoWidthInc_5U_8U_23U_1U_1U_FpExpoWidthInc_5U_8U_23U_1U_1U_nor_ssc_R5 );
  assign fangyuan2_R = ( fangyuan2_X0 & fangyuan2_R0 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R0 ) | ( FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X1 & FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R1 );
  assign _013__R = ( _013__X0 & _013__R0 );
  assign IsDenorm_5U_23U_land_lpi_1_dfm_R = ( IsDenorm_5U_23U_land_lpi_1_dfm_X0 & IsDenorm_5U_23U_land_lpi_1_dfm_R0 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_X1 & IsDenorm_5U_23U_land_lpi_1_dfm_R1 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_X2 & IsDenorm_5U_23U_land_lpi_1_dfm_R2 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_X3 & IsDenorm_5U_23U_land_lpi_1_dfm_R3 ) | ( IsDenorm_5U_23U_land_lpi_1_dfm_X4 & IsDenorm_5U_23U_land_lpi_1_dfm_R4 );
  assign fangyuan1_R = ( fangyuan1_X0 & fangyuan1_R0 );
  assign IsInf_5U_23U_land_lpi_1_dfm_R = ( IsInf_5U_23U_land_lpi_1_dfm_X0 & IsInf_5U_23U_land_lpi_1_dfm_R0 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X1 & IsInf_5U_23U_land_lpi_1_dfm_R1 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X2 & IsInf_5U_23U_land_lpi_1_dfm_R2 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X3 & IsInf_5U_23U_land_lpi_1_dfm_R3 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X4 & IsInf_5U_23U_land_lpi_1_dfm_R4 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X5 & IsInf_5U_23U_land_lpi_1_dfm_R5 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X6 & IsInf_5U_23U_land_lpi_1_dfm_R6 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X7 & IsInf_5U_23U_land_lpi_1_dfm_R7 ) | ( IsInf_5U_23U_land_lpi_1_dfm_X8 & IsInf_5U_23U_land_lpi_1_dfm_R8 );
  assign _043__R = ( _043__X0 & _043__R0 );
  assign _074__R = ( _074__X0 & _074__R0 );
  assign _073__R = ( _073__X0 & _073__R0 );
  assign _072__R = ( _072__X0 & _072__R0 );
  assign _034__R = ( _034__X0 & _034__R0 );
  assign _033__R = ( _033__X0 & _033__R0 );
  assign _032__R = ( _032__X0 & _032__R0 );
  assign _031__R = ( _031__X0 & _031__R0 );
  assign _058__R = ( _058__X0 & _058__R0 );
  assign _057__R = ( _057__X0 & _057__R0 );
  assign chn_a_rsci_ld_core_psct_mx0c0_R = ( chn_a_rsci_ld_core_psct_mx0c0_X0 & chn_a_rsci_ld_core_psct_mx0c0_R0 ) | ( chn_a_rsci_ld_core_psct_mx0c0_X1 & chn_a_rsci_ld_core_psct_mx0c0_R1 );
  assign _055__R = ( _055__X0 & _055__R0 );
  assign _024__R = ( _024__X0 & _024__R0 );
  assign and_4_mdf_R = ( and_4_mdf_X0 & and_4_mdf_R0 ) | ( and_4_mdf_X1 & and_4_mdf_R1 ) | ( and_4_mdf_X2 & and_4_mdf_R2 );
  assign _023__R = ( _023__X0 & _023__R0 );
  assign _022__R = ( _022__X0 & _022__R0 );
  assign or_dcpl_8_R = ( or_dcpl_8_X0 & or_dcpl_8_R0 ) | ( or_dcpl_8_X1 & or_dcpl_8_R1 );
  assign fsm_output_R = ( fsm_output_X0 & fsm_output_R0 ) | ( fsm_output_X1 & fsm_output_R1 ) | ( fsm_output_X2 & fsm_output_R2 ) | ( fsm_output_X3 & fsm_output_R3 ) | ( fsm_output_X4 & fsm_output_R4 ) | ( fsm_output_X5 & fsm_output_R5 );
  assign _021__R = ( _021__X0 & _021__R0 );
  assign _020__R = ( _020__X0 & _020__R0 );
  assign _019__R = ( _019__X0 & _019__R0 );
  assign and_dcpl_7_R = ( and_dcpl_7_X0 & and_dcpl_7_R0 ) | ( and_dcpl_7_X1 & and_dcpl_7_R1 );
  assign _018__R = ( _018__X0 & _018__R0 );
  assign and_dcpl_10_R = ( and_dcpl_10_X0 & and_dcpl_10_R0 ) | ( and_dcpl_10_X1 & and_dcpl_10_R1 );
  assign _054__R = ( _054__X0 & _054__R0 );
  assign _053__R = ( _053__X0 & _053__R0 );
  assign _052__R = ( _052__X0 & _052__R0 );
  assign and_dcpl_2_R = ( and_dcpl_2_X0 & and_dcpl_2_R0 ) | ( and_dcpl_2_X1 & and_dcpl_2_R1 ) | ( and_dcpl_2_X2 & and_dcpl_2_R2 ) | ( and_dcpl_2_X3 & and_dcpl_2_R3 );
  assign reg_chn_o_rsci_ld_core_psct_cse_R = ( reg_chn_o_rsci_ld_core_psct_cse_X0 & reg_chn_o_rsci_ld_core_psct_cse_R0 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X1 & reg_chn_o_rsci_ld_core_psct_cse_R1 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X2 & reg_chn_o_rsci_ld_core_psct_cse_R2 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X3 & reg_chn_o_rsci_ld_core_psct_cse_R3 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X4 & reg_chn_o_rsci_ld_core_psct_cse_R4 ) | ( reg_chn_o_rsci_ld_core_psct_cse_X5 & reg_chn_o_rsci_ld_core_psct_cse_R5 );
  assign chn_o_rsci_bawt_R = ( chn_o_rsci_bawt_X0 & chn_o_rsci_bawt_R0 ) | ( chn_o_rsci_bawt_X1 & chn_o_rsci_bawt_R1 ) | ( chn_o_rsci_bawt_X2 & chn_o_rsci_bawt_R2 ) | ( chn_o_rsci_bawt_X3 & chn_o_rsci_bawt_R3 );
  assign or_cse_R = ( or_cse_X0 & or_cse_R0 ) | ( or_cse_X1 & or_cse_R1 ) | ( or_cse_X2 & or_cse_R2 );
  assign chn_a_rsci_bawt_R = ( chn_a_rsci_bawt_X0 & chn_a_rsci_bawt_R0 ) | ( chn_a_rsci_bawt_X1 & chn_a_rsci_bawt_R1 ) | ( chn_a_rsci_bawt_X2 & chn_a_rsci_bawt_R2 ) | ( chn_a_rsci_bawt_X3 & chn_a_rsci_bawt_R3 ) | ( chn_a_rsci_bawt_X4 & chn_a_rsci_bawt_R4 ) | ( chn_a_rsci_bawt_X5 & chn_a_rsci_bawt_R5 ) | ( chn_a_rsci_bawt_X6 & chn_a_rsci_bawt_R6 ) | ( chn_a_rsci_bawt_X7 & chn_a_rsci_bawt_R7 );
  assign IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_R = ( IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_X0 & IsZero_5U_23U_IsZero_5U_23U_nor_cse_sva_R0 );
  assign _046__R = ( _046__X0 & _046__R0 ) | ( _046__X1 & _046__R1 ) | ( _046__X2 & _046__R2 ) | ( _046__X3 & _046__R3 ) | ( _046__X4 & _046__R4 );
  assign _049__R = ( _049__X0 & _049__R0 );
  assign core_wen_R = ( core_wen_X0 & core_wen_R0 ) | ( core_wen_X1 & core_wen_R1 ) | ( core_wen_X2 & core_wen_R2 ) | ( core_wen_X3 & core_wen_R3 ) | ( core_wen_X4 & core_wen_R4 ) | ( core_wen_X5 & core_wen_R5 ) | ( core_wen_X6 & core_wen_R6 ) | ( core_wen_X7 & core_wen_R7 ) | ( core_wen_X8 & core_wen_R8 ) | ( core_wen_X9 & core_wen_R9 ) | ( core_wen_X10 & core_wen_R10 );
  assign FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_R = ( FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_X0 & FpExpoWidthInc_5U_8U_23U_1U_1U_else_mux_1_nl_R0 );
  assign fangyuan0_R = ( fangyuan0_X0 & fangyuan0_R0 );
  assign _050__R = ( _050__X0 & _050__R0 );
  assign chn_o_rsci_oswt_unreg_R = ( chn_o_rsci_oswt_unreg_X0 & chn_o_rsci_oswt_unreg_R0 );
  assign chn_o_rsc_z_R = ( chn_o_rsc_z_X0 & chn_o_rsc_z_R0 );
  assign chn_o_rsc_lz_R = ( chn_o_rsc_lz_X0 & chn_o_rsc_lz_R0 );
  assign chn_a_rsci_oswt_unreg_R = ( chn_a_rsci_oswt_unreg_X0 & chn_a_rsci_oswt_unreg_R0 );
  assign chn_a_rsc_lz_R = ( chn_a_rsc_lz_X0 & chn_a_rsc_lz_R0 );
 // ground taints for floating regs
 // ground taints for unused wires
  assign { nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_R , nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_C , nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_acc_psp_sva_X , nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_R , nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_C , nl_FpExpoWidthInc_5U_8U_23U_1U_1U_if_1_if_lshift_rg_a_X , nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_R , nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_C , nl_HLS_fp16_to_fp32_core_chn_o_rsci_inst_chn_o_rsci_d_X , nl_leading_sign_23_0_rg_mantissa_R , nl_leading_sign_23_0_rg_mantissa_C , nl_leading_sign_23_0_rg_mantissa_X , nl_z_out_R , nl_z_out_C , nl_z_out_X , z_out_R , z_out_C , z_out_X  } = 0;
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL1 <= reg_chn_o_rsci_ld_core_psct_cse ;
    if( INSTR_IN_ZY ) reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL2 <= reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_o_rsci_d_22_13_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_o_rsci_d_22_13_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_22_13_PREV_VAL1 <= chn_o_rsci_d_22_13 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_22_13_PREV_VAL2 <= chn_o_rsci_d_22_13_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_o_rsci_d_9_0_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_o_rsci_d_9_0_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_9_0_PREV_VAL1 <= chn_o_rsci_d_9_0 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_9_0_PREV_VAL2 <= chn_o_rsci_d_9_0_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_o_rsci_d_31_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_o_rsci_d_31_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_31_PREV_VAL1 <= chn_o_rsci_d_31 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_31_PREV_VAL2 <= chn_o_rsci_d_31_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_o_rsci_d_26_23_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_o_rsci_d_26_23_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_26_23_PREV_VAL1 <= chn_o_rsci_d_26_23 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_26_23_PREV_VAL2 <= chn_o_rsci_d_26_23_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_o_rsci_d_12_10_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_o_rsci_d_12_10_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_12_10_PREV_VAL1 <= chn_o_rsci_d_12_10 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_12_10_PREV_VAL2 <= chn_o_rsci_d_12_10_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_o_rsci_d_30_29_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_o_rsci_d_30_29_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_30_29_PREV_VAL1 <= chn_o_rsci_d_30_29 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_30_29_PREV_VAL2 <= chn_o_rsci_d_30_29_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_o_rsci_d_28_27_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_o_rsci_d_28_27_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_28_27_PREV_VAL1 <= chn_o_rsci_d_28_27 ;
    if( INSTR_IN_ZY ) chn_o_rsci_d_28_27_PREV_VAL2 <= chn_o_rsci_d_28_27_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_a_rsci_ld_core_psct_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_a_rsci_ld_core_psct_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_a_rsci_ld_core_psct_PREV_VAL1 <= chn_a_rsci_ld_core_psct ;
    if( INSTR_IN_ZY ) chn_a_rsci_ld_core_psct_PREV_VAL2 <= chn_a_rsci_ld_core_psct_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) chn_a_rsci_iswt0_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) chn_a_rsci_iswt0_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) chn_a_rsci_iswt0_PREV_VAL1 <= chn_a_rsci_iswt0 ;
    if( INSTR_IN_ZY ) chn_a_rsci_iswt0_PREV_VAL2 <= chn_a_rsci_iswt0_PREV_VAL1 ;
  end
  always @( posedge nvdla_core_clk ) begin
    if( !nvdla_core_rstn ) reg_chn_o_rsci_iswt0_cse_PREV_VAL1 <= 0 ;
    if( !nvdla_core_rstn ) reg_chn_o_rsci_iswt0_cse_PREV_VAL2 <= 0 ;
    if( INSTR_IN_ZY ) reg_chn_o_rsci_iswt0_cse_PREV_VAL1 <= reg_chn_o_rsci_iswt0_cse ;
    if( INSTR_IN_ZY ) reg_chn_o_rsci_iswt0_cse_PREV_VAL2 <= reg_chn_o_rsci_iswt0_cse_PREV_VAL1 ;
  end
 // ground taints for unused wire slices
  assign { chn_a_rsci_d_mxwt_R11 [15:10] } = 0;
  assign { chn_a_rsci_d_mxwt_X11 [15:10] } = 0;
  assign { chn_a_rsci_d_mxwt_C11 [15:10] } = 0;
  assign { fsm_output_R5 [1:1] } = 0;
  assign { fsm_output_X5 [1:1] } = 0;
  assign { fsm_output_C5 [1:1] } = 0;
  assert property( chn_a_rsci_iswt0_r_flag == 0 || chn_a_rsci_iswt0_PREV_VAL1 == chn_a_rsci_iswt0_PREV_VAL2 );
  assert property( chn_a_rsci_ld_core_psct_r_flag == 0 || chn_a_rsci_ld_core_psct_PREV_VAL1 == chn_a_rsci_ld_core_psct_PREV_VAL2 );
  assert property( chn_o_rsci_d_12_10_r_flag == 0 || chn_o_rsci_d_12_10_PREV_VAL1 == chn_o_rsci_d_12_10_PREV_VAL2 );
  assert property( chn_o_rsci_d_22_13_r_flag == 0 || chn_o_rsci_d_22_13_PREV_VAL1 == chn_o_rsci_d_22_13_PREV_VAL2 );
  assert property( chn_o_rsci_d_26_23_r_flag == 0 || chn_o_rsci_d_26_23_PREV_VAL1 == chn_o_rsci_d_26_23_PREV_VAL2 );
  assert property( chn_o_rsci_d_28_27_r_flag == 0 || chn_o_rsci_d_28_27_PREV_VAL1 == chn_o_rsci_d_28_27_PREV_VAL2 );
  assert property( chn_o_rsci_d_30_29_r_flag == 0 || chn_o_rsci_d_30_29_PREV_VAL1 == chn_o_rsci_d_30_29_PREV_VAL2 );
  assert property( chn_o_rsci_d_31_r_flag == 0 || chn_o_rsci_d_31_PREV_VAL1 == chn_o_rsci_d_31_PREV_VAL2 );
  assert property( chn_o_rsci_d_9_0_r_flag == 0 || chn_o_rsci_d_9_0_PREV_VAL1 == chn_o_rsci_d_9_0_PREV_VAL2 );
  assert property( reg_chn_o_rsci_iswt0_cse_r_flag == 0 || reg_chn_o_rsci_iswt0_cse_PREV_VAL1 == reg_chn_o_rsci_iswt0_cse_PREV_VAL2 );
  assert property( reg_chn_o_rsci_ld_core_psct_cse_r_flag == 0 || reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL1 == reg_chn_o_rsci_ld_core_psct_cse_PREV_VAL2 );
  assign rst_zy = !nvdla_core_rstn ;
endmodule
