------------------------------
-- Elementos de Sistemas
-- Avaliacao Pratica 1
--
-- 10/2019
--
-- Quest√£o 1
------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Questao1 is
  port (
	x : in  STD_LOGIC_VECTOR(4 downto 0);
	f : out STD_LOGIC	);
end entity;

architecture  rtl OF Questao1 IS

signal p1, p2: STD_LOGIC;

begin

	p1 <= x(0) or x(1) or x(4);
	p2 <= x(2) xor x(3);
	f <= (p1 and p2) or ((not (p1)) and (not (p2)));


end architecture;
