0.6
2019.1
May 24 2019
15:06:07
D:/Virtex/FPGA/MAC_Serius/MAC_Serius.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Virtex/FPGA/MAC_Serius/MAC_Serius.srcs/sim_1/new/tb.v,1569316037,verilog,,,,testbench,,,,,,,,
D:/Virtex/FPGA/MAC_Serius/MAC_Serius.srcs/sources_1/imports/new/crc16.v,1568361740,verilog,,D:/Virtex/FPGA/MAC_Serius/MAC_Serius.srcs/sim_1/new/tb.v,,crc16,,,,,,,,
D:/Virtex/FPGA/MAC_Serius/MAC_Serius.srcs/sources_1/new/MAC_TOP.v,1569315015,verilog,,D:/Virtex/FPGA/MAC_Serius/MAC_Serius.srcs/sources_1/imports/new/crc16.v,,MAC_PalingSerius,,,,,,,,
