;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @0
	MOV 1, <20
	ADD 210, 60
	SPL <-3
	SPL <-3
	JMZ 130, 9
	JMZ 130, 9
	SUB 3, 120
	ADD 3, 120
	CMP 210, 11
	CMP @27, @6
	CMP @27, @6
	ADD #0, -40
	ADD 3, 120
	SPL 30, 9
	SUB 300, 90
	CMP @127, 106
	SLT 130, 9
	SPL @300, 90
	ADD 300, 90
	ADD @124, 106
	SUB @127, 106
	ADD #0, -40
	SUB #12, @0
	CMP -207, <-120
	ADD #0, -40
	MOV -7, <-20
	SUB 0, -402
	MOV -7, <-20
	SUB <0, @-402
	SPL <-3
	JMN 0, <-402
	SLT 121, 1
	SUB @0, @2
	JMP @72, #214
	SUB @127, 106
	SLT 130, 9
	JMZ 900, -40
	SUB @127, 106
	JMN <127, 160
	ADD 270, 60
	SPL 0, <402
	CMP @-3, 0
	CMP -207, <-120
	SPL 0, <402
	JMZ @12, <16
