<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part353.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part355.htm">Next &gt;</a></p><h3 style="padding-top: 11pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark476">&zwnj;</a>Verilog</h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="234" alt="image" src="Image_384.png"/></span></p><p style="padding-top: 7pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: justify;">-- VHDL Component template <span class="s33">for </span>ACX_BRAM72K_FIFO component ACX_BRAM72K_FIFO is</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: justify;">generic (</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;line-height: 120%;text-align: justify;">aempty_threshold : std_logic_vector( <span style=" color: #090;">14 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;0010&quot;</span>; afull_threshold : std_logic_vector( <span style=" color: #090;">14 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;0010&quot;</span>; ecc_decoder_enable  : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 47pt;text-indent: 0pt;line-height: 120%;text-align: left;">ecc_encoder_enable : integer := <span style=" color: #090;">0</span>; fwft_mode       : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 47pt;text-indent: 0pt;text-align: left;">outreg_enable     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">rdclk_polarity     : string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">read_width      : integer := <span style=" color: #090;">72</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">sync_mode       : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">wrclk_polarity     : string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">write_width      : integer := <span style=" color: #090;">72</span></p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 7pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: justify;">-- VHDL Component template <span class="s33">for </span>ACX_BRAM72K_FIFO component ACX_BRAM72K_FIFO is</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: justify;">generic (</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;line-height: 120%;text-align: justify;">aempty_threshold : std_logic_vector( <span style=" color: #090;">14 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;0010&quot;</span>; afull_threshold : std_logic_vector( <span style=" color: #090;">14 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;0010&quot;</span>; ecc_decoder_enable  : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 47pt;text-indent: 0pt;line-height: 120%;text-align: left;">ecc_encoder_enable : integer := <span style=" color: #090;">0</span>; fwft_mode       : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 47pt;text-indent: 0pt;text-align: left;">outreg_enable     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">rdclk_polarity     : string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">read_width      : integer := <span style=" color: #090;">72</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">sync_mode       : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">wrclk_polarity     : string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">write_width      : integer := <span style=" color: #090;">72</span></p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 27pt;text-indent: 0pt;line-height: 120%;text-align: justify;">-- VHDL Component template <span class="s33">for </span>ACX_BRAM72K_FIFO component ACX_BRAM72K_FIFO is</p><p style="padding-left: 27pt;text-indent: 0pt;text-align: justify;">generic (</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;line-height: 120%;text-align: justify;">aempty_threshold : std_logic_vector( <span style=" color: #090;">14 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;0010&quot;</span>; afull_threshold : std_logic_vector( <span style=" color: #090;">14 </span>downto <span style=" color: #090;">0 </span>) := X<span style=" color: #036;">&quot;0010&quot;</span>; ecc_decoder_enable  : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 47pt;text-indent: 0pt;line-height: 120%;text-align: left;">ecc_encoder_enable : integer := <span style=" color: #090;">0</span>; fwft_mode       : integer := <span style=" color: #090;">0</span>;</p><p style="padding-left: 47pt;text-indent: 0pt;text-align: left;">outreg_enable     : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">rdclk_polarity     : string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">read_width      : integer := <span style=" color: #090;">72</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">sync_mode       : integer := <span style=" color: #090;">0</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">wrclk_polarity     : string := <span style=" color: #036;">&quot;rise&quot;</span>;</p><p style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">write_width      : integer := <span style=" color: #090;">72</span></p><p style="padding-top: 1pt;padding-left: 27pt;text-indent: 0pt;text-align: left;">);</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part353.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part355.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
