Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      220 LCs used as LUT4 only
Info:       59 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        5 LCs used as DFF only
Info: Packing carries..
Info:       31 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 64)
Info: promoting $abc$4085$auto$dff2dffe.cc:158:make_patterns_logic$3477 [cen] (fanout 16)
Info: Constraining chains...
Info:        8 LCs used to legalise carry chains.
Info: Checksum: 0xcabae797

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0xa9504393

Info: Device utilisation:
Info: 	         ICESTORM_LC:   325/ 1280    25%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 256 cells, random placement wirelen = 3871.
Info:     at initial placer iter 0, wirelen = 89
Info:     at initial placer iter 1, wirelen = 78
Info:     at initial placer iter 2, wirelen = 81
Info:     at initial placer iter 3, wirelen = 78
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 81, spread = 1289, legal = 1339; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 95, spread = 1184, legal = 1190; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 108, spread = 921, legal = 1020; time = 0.03s
Info:     at iteration #4, type ALL: wirelen solved = 147, spread = 846, legal = 906; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 170, spread = 847, legal = 925; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 195, spread = 861, legal = 922; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 191, spread = 818, legal = 930; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 185, spread = 939, legal = 990; time = 0.03s
Info:     at iteration #9, type ALL: wirelen solved = 236, spread = 882, legal = 918; time = 0.02s
Info: HeAP Placer Time: 0.37s
Info:   of which solving equations: 0.26s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 126, wirelen = 906
Info:   at iteration #5: temp = 0.000000, timing cost = 92, wirelen = 721
Info:   at iteration #10: temp = 0.000000, timing cost = 77, wirelen = 647
Info:   at iteration #15: temp = 0.000000, timing cost = 71, wirelen = 631
Info:   at iteration #18: temp = 0.000000, timing cost = 72, wirelen = 595 
Info: SA placement time 0.34s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 84.01 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.36 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15874,  16357) |** 
Info: [ 16357,  16840) | 
Info: [ 16840,  17323) |**** 
Info: [ 17323,  17806) |************ 
Info: [ 17806,  18289) |************************* 
Info: [ 18289,  18772) |*************************** 
Info: [ 18772,  19255) |***************************** 
Info: [ 19255,  19738) |************************** 
Info: [ 19738,  20221) |************ 
Info: [ 20221,  20704) |************************** 
Info: [ 20704,  21187) |********* 
Info: [ 21187,  21670) |************** 
Info: [ 21670,  22153) |************* 
Info: [ 22153,  22636) |******* 
Info: [ 22636,  23119) |****** 
Info: [ 23119,  23602) |********* 
Info: [ 23602,  24085) |**** 
Info: [ 24085,  24568) |******* 
Info: [ 24568,  25051) |*** 
Info: [ 25051,  25534) |**************** 
Info: Checksum: 0x5f1c0eb5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1030 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      101        839 |  101   839 |       154|       0.13       0.13|
Info:       1233 |      160       1014 |   59   175 |         0|       0.04       0.17|
Info: Routing complete.
Info: Router1 time 0.17s
Info: Checksum: 0xc198c45f

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$4085$auto$blifparse.cc:492:parse_blif$4229_LC.O
Info:  1.9  2.7    Net delay[3] budget 6.453000 ns (1,7) -> (2,3)
Info:                Sink $abc$4085$auto$blifparse.cc:492:parse_blif$4304_LC.I0
Info:                Defined in:
Info:                  demo.v:33
Info:  0.7  3.3  Source $abc$4085$auto$blifparse.cc:492:parse_blif$4304_LC.O
Info:  0.9  4.2    Net $abc$4085$auto$alumacc.cc:474:replace_alu$701.BB[3] budget 6.452000 ns (2,3) -> (1,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[3].carry$CARRY.I2
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:42
Info:  0.3  4.5  Source $auto$alumacc.cc:474:replace_alu$701.slice[3].carry$CARRY.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$701.C[4] budget 0.000000 ns (1,4) -> (1,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.7  Source $auto$alumacc.cc:474:replace_alu$701.slice[4].carry$CARRY.COUT
Info:  0.0  4.7    Net $auto$alumacc.cc:474:replace_alu$701.C[5] budget 0.000000 ns (1,4) -> (1,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.9  Source $auto$alumacc.cc:474:replace_alu$701.slice[5].carry$CARRY.COUT
Info:  0.0  4.9    Net $auto$alumacc.cc:474:replace_alu$701.C[6] budget 0.000000 ns (1,4) -> (1,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.1  Source $auto$alumacc.cc:474:replace_alu$701.slice[6].carry$CARRY.COUT
Info:  0.0  5.1    Net $auto$alumacc.cc:474:replace_alu$701.C[7] budget 0.000000 ns (1,4) -> (1,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.3  Source $auto$alumacc.cc:474:replace_alu$701.slice[7].carry$CARRY.COUT
Info:  0.3  5.6    Net $auto$alumacc.cc:474:replace_alu$701.C[8] budget 0.290000 ns (1,4) -> (1,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.8  Source $auto$alumacc.cc:474:replace_alu$701.slice[8].carry$CARRY.COUT
Info:  0.0  5.8    Net $auto$alumacc.cc:474:replace_alu$701.C[9] budget 0.000000 ns (1,5) -> (1,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$701.slice[9].carry$CARRY.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$701.C[10] budget 0.000000 ns (1,5) -> (1,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.1  Source $auto$alumacc.cc:474:replace_alu$701.slice[10].carry$CARRY.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$701.C[11] budget 0.000000 ns (1,5) -> (1,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$701.slice[11].carry$CARRY.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$701.C[12] budget 0.000000 ns (1,5) -> (1,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$701.slice[12].carry$CARRY.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$701.C[13] budget 0.000000 ns (1,5) -> (1,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$701.slice[13].carry$CARRY.COUT
Info:  0.0  6.7    Net $auto$alumacc.cc:474:replace_alu$701.C[14] budget 0.000000 ns (1,5) -> (1,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.9  Source $auto$alumacc.cc:474:replace_alu$701.slice[14].carry$CARRY.COUT
Info:  0.0  6.9    Net $auto$alumacc.cc:474:replace_alu$701.C[15] budget 0.000000 ns (1,5) -> (1,5)
Info:                Sink $auto$alumacc.cc:474:replace_alu$701.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  demo.v:205
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.1  Source $auto$alumacc.cc:474:replace_alu$701.slice[15].carry$CARRY.COUT
Info:  0.7  7.7    Net $abc$4085$auto$alumacc.cc:491:replace_alu$703[15] budget 0.670000 ns (1,5) -> (1,6)
Info:                Sink $abc$4085$auto$blifparse.cc:492:parse_blif$4214_LC.I3
Info:  0.5  8.2  Source $abc$4085$auto$blifparse.cc:492:parse_blif$4214_LC.O
Info:  2.0 10.2    Net $abc$4085$auto$rtlil.cc:1836:ReduceOr$713_new_inv_ budget 4.301000 ns (1,6) -> (1,10)
Info:                Sink $abc$4085$auto$blifparse.cc:492:parse_blif$4257_LC.I1
Info:  0.6 10.8  Source $abc$4085$auto$blifparse.cc:492:parse_blif$4257_LC.O
Info:  0.9 11.6    Net $abc$4085$new_n375_ budget 4.301000 ns (1,10) -> (2,9)
Info:                Sink $abc$4085$auto$blifparse.cc:492:parse_blif$4254_LC.I2
Info:  0.6 12.2  Setup $abc$4085$auto$blifparse.cc:492:parse_blif$4254_LC.I2
Info: 5.7 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$2525_DFFLC.O
Info:  0.9  1.7    Net $0\scl[0:0] budget 12.815000 ns (1,12) -> (1,12)
Info:                Sink $abc$4085$auto$blifparse.cc:492:parse_blif$4285_LC.I0
Info:                Defined in:
Info:                  demo.v:186
Info:  0.7  2.3  Source $abc$4085$auto$blifparse.cc:492:parse_blif$4285_LC.O
Info:  0.9  3.2    Net SCL$SB_IO_OUT budget 13.160000 ns (1,12) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  demo.v:31
Info: 1.5 ns logic, 1.7 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 81.93 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15572,  16070) |** 
Info: [ 16070,  16568) |* 
Info: [ 16568,  17066) |* 
Info: [ 17066,  17564) |************ 
Info: [ 17564,  18062) |*********************** 
Info: [ 18062,  18560) |********** 
Info: [ 18560,  19058) |************************************************ 
Info: [ 19058,  19556) |************* 
Info: [ 19556,  20054) |********* 
Info: [ 20054,  20552) |****************************** 
Info: [ 20552,  21050) |************************** 
Info: [ 21050,  21548) |**************** 
Info: [ 21548,  22046) |*********** 
Info: [ 22046,  22544) |****** 
Info: [ 22544,  23042) |******* 
Info: [ 23042,  23540) |**** 
Info: [ 23540,  24038) |***** 
Info: [ 24038,  24536) |****** 
Info: [ 24536,  25034) |******* 
Info: [ 25034,  25532) |************** 

Info: Program finished normally.
