

================================================================
== Vitis HLS Report for 'input_split'
================================================================
* Date:           Sat Jan 17 14:10:41 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        ?|        ?|        70|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_i_i5 = alloca i32 1"   --->   Operation 7 'alloca' 'add_i_i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%byte_count_write_assign_loc = alloca i64 1"   --->   Operation 9 'alloca' 'byte_count_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V, void @empty_2"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %long_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %short_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_stream_V_dest_V, i1 %input_stream_V_id_V, i1 %input_stream_V_last_V, i1 %input_stream_V_user_V, i64 %input_stream_V_strb_V, i64 %input_stream_V_keep_V, i512 %input_stream_V_data_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_i5"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %empty"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_39_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:36]   --->   Operation 16 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%empty_32 = read i659 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 17 'read' 'empty_32' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_word_data = extractvalue i659 %empty_32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 18 'extractvalue' 'in_word_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_word_keep = extractvalue i659 %empty_32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 19 'extractvalue' 'in_word_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_word_last = extractvalue i659 %empty_32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 20 'extractvalue' 'in_word_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_word_dest = extractvalue i659 %empty_32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 21 'extractvalue' 'in_word_dest' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty"   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%add_i_i5_load = load i64 %add_i_i5"   --->   Operation 23 'load' 'add_i_i5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.38ns)   --->   "%call_ln37 = call void @input_split_Pipeline_VITIS_LOOP_39_2, i64 %add_i_i5_load, i64 %p_load, i64 %in_word_keep, i512 %in_word_data, i9 %short_bytes, i9 %long_bytes, i64 %byte_count_write_assign_loc, i64 %p_loc" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 25 'call' 'call_ln37' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 26 [1/2] (0.70ns)   --->   "%call_ln37 = call void @input_split_Pipeline_VITIS_LOOP_39_2, i64 %add_i_i5_load, i64 %p_load, i64 %in_word_keep, i512 %in_word_data, i9 %short_bytes, i9 %long_bytes, i64 %byte_count_write_assign_loc, i64 %p_loc" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 26 'call' 'call_ln37' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:36]   --->   Operation 27 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%byte_count_write_assign_loc_load = load i64 %byte_count_write_assign_loc"   --->   Operation 28 'load' 'byte_count_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 29 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %in_word_last, void %cleanup, void %if.then9" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:50]   --->   Operation 31 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %byte_count_write_assign_loc_load, i64 %add_i_i5"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!in_word_last)> <Delay = 0.38>
ST_5 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %p_loc_load, i64 %empty"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!in_word_last)> <Delay = 0.38>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_39_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:36]   --->   Operation 34 'br' 'br_ln36' <Predicate = (!in_word_last)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.21ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %short_bytes, i9 256" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:54]   --->   Operation 35 'write' 'write_ln54' <Predicate = (in_word_last)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 64> <FIFO>
ST_5 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %long_bytes, i9 256" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:55]   --->   Operation 36 'write' 'write_ln55' <Predicate = (in_word_last)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 64> <FIFO>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %in_word_dest" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:59]   --->   Operation 37 'insertvalue' 'mrv' <Predicate = (in_word_last)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i64 %byte_count_write_assign_loc_load" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:59]   --->   Operation 38 'insertvalue' 'mrv_1' <Predicate = (in_word_last)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln59 = ret i80 %mrv_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:59]   --->   Operation 39 'ret' 'ret_ln59' <Predicate = (in_word_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 64 bit ('add_i_i5') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'add_i_i5' [18]  (0.387 ns)

 <State 2>: 1.000ns
The critical path consists of the following:
	axis read operation ('empty_32', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37) on port 'input_stream_V_data_V' (/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37) [25]  (1.000 ns)

 <State 3>: 0.387ns
The critical path consists of the following:
	'load' operation 64 bit ('p_load') on local variable 'empty' [22]  (0.000 ns)
	'call' operation 0 bit ('call_ln37', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37) to 'input_split_Pipeline_VITIS_LOOP_39_2' [31]  (0.387 ns)

 <State 4>: 0.706ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln37', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37) to 'input_split_Pipeline_VITIS_LOOP_39_2' [31]  (0.706 ns)

 <State 5>: 1.217ns
The critical path consists of the following:
	fifo write operation ('write_ln54', /home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:54) on port 'short_bytes' (/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:54) [41]  (1.217 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
