$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 ' i_carry $end
  $var wire 4 ( i_data0 [3:0] $end
  $var wire 4 ) i_data1 [3:0] $end
  $var wire 4 * o_sum [3:0] $end
  $var wire 1 + o_carry $end
  $scope module ripple_adder_prim $end
   $var wire 32 9 WIDTH [31:0] $end
   $var wire 1 ' i_carry $end
   $var wire 4 ( i_data0 [3:0] $end
   $var wire 4 ) i_data1 [3:0] $end
   $var wire 4 * o_sum [3:0] $end
   $var wire 1 + o_carry $end
   $var wire 5 , carry [4:0] $end
   $scope module ADD_STAGE[0] $end
    $scope module u_full_adder $end
     $var wire 1 ' i_carry $end
     $var wire 1 - i_data0 $end
     $var wire 1 . i_data1 $end
     $var wire 1 / o_sum $end
     $var wire 1 # o_carry $end
    $upscope $end
   $upscope $end
   $scope module ADD_STAGE[1] $end
    $scope module u_full_adder $end
     $var wire 1 # i_carry $end
     $var wire 1 0 i_data0 $end
     $var wire 1 1 i_data1 $end
     $var wire 1 2 o_sum $end
     $var wire 1 $ o_carry $end
    $upscope $end
   $upscope $end
   $scope module ADD_STAGE[2] $end
    $scope module u_full_adder $end
     $var wire 1 $ i_carry $end
     $var wire 1 3 i_data0 $end
     $var wire 1 4 i_data1 $end
     $var wire 1 5 o_sum $end
     $var wire 1 % o_carry $end
    $upscope $end
   $upscope $end
   $scope module ADD_STAGE[3] $end
    $scope module u_full_adder $end
     $var wire 1 % i_carry $end
     $var wire 1 6 i_data0 $end
     $var wire 1 7 i_data1 $end
     $var wire 1 8 o_sum $end
     $var wire 1 & o_carry $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
b0101 (
b0010 )
b0111 *
0+
b00000 ,
1-
0.
1/
00
11
12
13
04
15
06
07
08
b00000000000000000000000000000100 9
#1
#2
#3
#4
#5
1#
1$
1%
1'
b1000 *
b01111 ,
0/
02
05
18
#6
#7
#8
#9
#10
0#
0$
0%
0'
b1000 (
b0111 )
b1111 *
b00000 ,
0-
1.
1/
12
03
14
15
16
#11
#12
#13
#14
#15
1#
1$
1%
1&
1'
b0000 *
1+
b11111 ,
0/
02
05
08
#16
#17
#18
#19
