Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\github\tdt4255\oving1\full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <Behavioral> of entity <full_adder>.
Parsing VHDL file "\github\tdt4255\oving1\shift_two.vhd" into library work
Parsing entity <shift_two>.
Parsing architecture <Behavioral> of entity <shift_two>.
Parsing VHDL file "\github\tdt4255\oving1\mips_constant_pkg.vhd" into library work
Parsing package <MIPS_CONSTANT_PKG>.
Parsing VHDL file "\github\tdt4255\oving1\alu_1bit.vhd" into library work
Parsing entity <alu_1bit>.
Parsing architecture <Behavioral> of entity <alu_1bit>.
Parsing VHDL file "\github\tdt4255\oving1\adder.vhd" into library work
Parsing entity <adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "\github\tdt4255\oving1\sign_extend.vhd" into library work
Parsing entity <sign_extend>.
Parsing architecture <Behavioral> of entity <sign_extend>.
Parsing VHDL file "\github\tdt4255\oving1\register_file.vhd" into library work
Parsing entity <register_file>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "\github\tdt4255\oving1\pc_handle.vhd" into library work
Parsing entity <pc_handle>.
Parsing architecture <Behavioral> of entity <pc_handle>.
Parsing VHDL file "\github\tdt4255\oving1\pc.vhd" into library work
Parsing entity <pc>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "\github\tdt4255\oving1\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "\github\tdt4255\oving1\alu_control.vhd" into library work
Parsing entity <alu_control>.
Parsing architecture <Behavioral> of entity <alu_control>.
Parsing VHDL file "\github\tdt4255\oving1\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "\github\tdt4255\oving1\processor.vhd" into library work
Parsing entity <processor>.
Parsing architecture <Behavioral> of entity <processor>.
Parsing VHDL file "\github\tdt4255\oving1\memory.vhd" into library work
Parsing entity <memory>.
Parsing architecture <Behavioral> of entity <memory>.
Parsing VHDL file "\github\tdt4255\oving1\com.vhd" into library work
Parsing entity <com>.
Parsing architecture <Behavioral> of entity <com>.
Parsing VHDL file "\github\tdt4255\oving1\toplevel.vhd" into library work
Parsing entity <toplevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <toplevel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <com> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "\github\tdt4255\oving1\com.vhd" Line 231. Case statement is complete. others clause is never selected

Elaborating entity <memory> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <processor> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <alu_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <full_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <pc> (architecture <Behavioral>) from library <work>.

Elaborating entity <pc_handle> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "\github\tdt4255\oving1\pc_handle.vhd" Line 62: Using initial value "00000000000000000000000000000100" for four since it is never assigned
WARNING:HDLCompiler:871 - "\github\tdt4255\oving1\pc_handle.vhd" Line 63: Using initial value '0' for zero1b since it is never assigned

Elaborating entity <adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <shift_two> (architecture <Behavioral>) from library <work>.

Elaborating entity <register_file> (architecture <Behavioral>) from library <work>.

Elaborating entity <sign_extend> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <toplevel>.
    Related source file is "/github/tdt4255/oving1/toplevel.vhd".
        MEM_ADDR_BUS = 32
        MEM_DATA_BUS = 32
    Summary:
	inferred   6 Multiplexer(s).
Unit <toplevel> synthesized.

Synthesizing Unit <com>.
    Related source file is "/github/tdt4255/oving1/com.vhd".
        MEM_ADDR_BUS = 32
        MEM_DATA_BUS = 32
        INPUT_BUS_WIDTH = 32
    Found 32-bit register for signal <status>.
    Found 32-bit register for signal <bus_data_out>.
    Found 32-bit register for signal <read_addr>.
    Found 32-bit register for signal <write_addr>.
    Found 32-bit register for signal <write_data>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <processor_enable>.
    Found 1-bit register for signal <write_imem>.
    Found 32-bit register for signal <internal_data_out>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <com> synthesized.

Synthesizing Unit <memory>.
    Related source file is "/github/tdt4255/oving1/memory.vhd".
        N = 32
        M = 8
WARNING:Xst:647 - Input <W_ADDR<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDR<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit dual-port RAM <Mram_MEM> for signal <MEM>.
    Found 8-bit register for signal <address_reg<7:0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <memory> synthesized.

Synthesizing Unit <processor>.
    Related source file is "/github/tdt4255/oving1/processor.vhd".
WARNING:Xst:647 - Input <imem_data_in<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/github/tdt4255/oving1/processor.vhd" line 211: Output port <mem_read> of the instance <inst_control_unit> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/processor.vhd" line 225: Output port <FLAGS_Carry> of the instance <inst_alu> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/processor.vhd" line 225: Output port <FLAGS_Overflow> of the instance <inst_alu> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/processor.vhd" line 225: Output port <FLAGS_Negative> of the instance <inst_alu> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | stall                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <processor> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "/github/tdt4255/oving1/control_unit.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <alu_src>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_to_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_read>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <jump>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_dst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  10 Latch(s).
Unit <control_unit> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/github/tdt4255/oving1/alu.vhd".
        N = 32
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 71: Output port <SET> of the instance <BEGIN_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[1].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[2].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[3].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[4].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[5].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[6].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[7].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[8].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[9].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[10].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[11].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[12].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[13].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[14].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[15].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[16].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[17].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[18].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[19].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[20].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[21].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[22].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[23].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[24].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[25].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[26].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[27].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[28].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[29].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/alu.vhd" line 86: Output port <SET> of the instance <GEN_ALU[30].NEXT_ALU1B> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <alu_1bit>.
    Related source file is "/github/tdt4255/oving1/alu_1bit.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <alu_1bit> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "/github/tdt4255/oving1/full_adder.vhd".
    Summary:
Unit <full_adder> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "/github/tdt4255/oving1/alu_control.vhd".
WARNING:Xst:647 - Input <funct<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_control_input<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_control_input<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_control_input<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred   9 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <pc>.
    Related source file is "/github/tdt4255/oving1/pc.vhd".
    Found 32-bit register for signal <address>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <pc_handle>.
    Related source file is "/github/tdt4255/oving1/pc_handle.vhd".
WARNING:Xst:647 - Input <pc_current<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "/github/tdt4255/oving1/pc_handle.vhd" line 93: Output port <COUT> of the instance <pc_add> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/github/tdt4255/oving1/pc_handle.vhd" line 108: Output port <COUT> of the instance <branch_add> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <pc_handle> synthesized.

Synthesizing Unit <adder>.
    Related source file is "/github/tdt4255/oving1/adder.vhd".
        N = 32
    Summary:
	no macro.
Unit <adder> synthesized.

Synthesizing Unit <shift_two>.
    Related source file is "/github/tdt4255/oving1/shift_two.vhd".
WARNING:Xst:647 - Input <in_addr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift_two> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/github/tdt4255/oving1/register_file.vhd".
    Found 32-bit register for signal <REGS<30>>.
    Found 32-bit register for signal <REGS<29>>.
    Found 32-bit register for signal <REGS<28>>.
    Found 32-bit register for signal <REGS<27>>.
    Found 32-bit register for signal <REGS<26>>.
    Found 32-bit register for signal <REGS<25>>.
    Found 32-bit register for signal <REGS<24>>.
    Found 32-bit register for signal <REGS<23>>.
    Found 32-bit register for signal <REGS<22>>.
    Found 32-bit register for signal <REGS<21>>.
    Found 32-bit register for signal <REGS<20>>.
    Found 32-bit register for signal <REGS<19>>.
    Found 32-bit register for signal <REGS<18>>.
    Found 32-bit register for signal <REGS<17>>.
    Found 32-bit register for signal <REGS<16>>.
    Found 32-bit register for signal <REGS<15>>.
    Found 32-bit register for signal <REGS<14>>.
    Found 32-bit register for signal <REGS<13>>.
    Found 32-bit register for signal <REGS<12>>.
    Found 32-bit register for signal <REGS<11>>.
    Found 32-bit register for signal <REGS<10>>.
    Found 32-bit register for signal <REGS<9>>.
    Found 32-bit register for signal <REGS<8>>.
    Found 32-bit register for signal <REGS<7>>.
    Found 32-bit register for signal <REGS<6>>.
    Found 32-bit register for signal <REGS<5>>.
    Found 32-bit register for signal <REGS<4>>.
    Found 32-bit register for signal <REGS<3>>.
    Found 32-bit register for signal <REGS<2>>.
    Found 32-bit register for signal <REGS<1>>.
    Found 32-bit register for signal <REGS<0>>.
    Found 32-bit register for signal <REGS<31>>.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <REGS>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <REGS>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 32-to-1 multiplexer for signal <RS_ADDR[4]_REGS[31][31]_wide_mux_98_OUT> created at line 74.
    Found 32-bit 32-to-1 multiplexer for signal <RT_ADDR[4]_REGS[31][31]_wide_mux_101_OUT> created at line 77.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <sign_extend>.
    Related source file is "/github/tdt4255/oving1/sign_extend.vhd".
    Summary:
	no macro.
Unit <sign_extend> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x32-bit dual-port RAM                              : 2
# Registers                                            : 44
 1-bit register                                        : 3
 32-bit register                                       : 39
 8-bit register                                        : 2
# Latches                                              : 13
 1-bit latch                                           : 13
# Multiplexers                                         : 190
 1-bit 2-to-1 multiplexer                              : 172
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 13
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 193
 1-bit xor2                                            : 193

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <status_29> in Unit <TDT4255_COM> is equivalent to the following 29 FFs/Latches, which will be removed : <status_28> <status_27> <status_26> <status_25> <status_24> <status_23> <status_22> <status_21> <status_20> <status_19> <status_18> <status_17> <status_16> <status_15> <status_14> <status_13> <status_12> <status_11> <status_10> <status_9> <status_8> <status_7> <status_6> <status_5> <status_4> <status_3> <status_2> <status_1> <status_0> 
INFO:Xst:2261 - The FF/Latch <branch> in Unit <inst_control_unit> is equivalent to the following FF/Latch, which will be removed : <alu_op_0> 
WARNING:Xst:1710 - FF/Latch <status_29> (without init value) has a constant value of 0 in block <TDT4255_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <address_30> of sequential type is unconnected in block <inst_pc>.
WARNING:Xst:2677 - Node <address_31> of sequential type is unconnected in block <inst_pc>.
WARNING:Xst:2404 -  FFs/Latches <status<0:1>> (without init value) have a constant value of 0 in block <com>.

Synthesizing (advanced) Unit <memory>.
INFO:Xst:3040 - The RAM <Mram_MEM> will be implemented as a BLOCK RAM, absorbing the following register(s): <address_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <MemWrite>      | high     |
    |     addrA          | connected to signal <W_ADDR>        |          |
    |     diA            | connected to signal <WRITE_DATA>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <ADDR>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x32-bit dual-port block RAM                        : 2
# Registers                                            : 1221
 Flip-Flops                                            : 1221
# Multiplexers                                         : 252
 1-bit 2-to-1 multiplexer                              : 172
 1-bit 32-to-1 multiplexer                             : 64
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 13
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 193
 1-bit xor2                                            : 193

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <branch> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <alu_op_0> 
INFO:Xst:2261 - The FF/Latch <address_30> in Unit <pc> is equivalent to the following FF/Latch, which will be removed : <address_31> 
WARNING:Xst:1293 - FF/Latch <address_30> has a constant value of 0 in block <pc>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <TDT4255_COM/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 011   | 011
 010   | 010
 101   | 101
 110   | 110
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MIPS_SC_PROCESSOR/FSM_1> on signal <current_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 exec  | 10
 stall | 00
 fetch | 01
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    alu_control_input_1 in unit <alu_control>
    alu_control_input_2 in unit <alu_control>
    alu_control_input_0 in unit <alu_control>


Optimizing unit <toplevel> ...

Optimizing unit <com> ...

Optimizing unit <processor> ...

Optimizing unit <pc> ...

Optimizing unit <register_file> ...

Optimizing unit <control_unit> ...

Optimizing unit <alu_control> ...

Optimizing unit <adder> ...

Optimizing unit <alu> ...
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_pc/address_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS_SC_PROCESSOR/inst_control_unit/mem_read> of sequential type is unconnected in block <toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1154
 Flip-Flops                                            : 1154

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : toplevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1068
#      GND                         : 1
#      LUT2                        : 7
#      LUT3                        : 56
#      LUT4                        : 100
#      LUT5                        : 23
#      LUT6                        : 839
#      MUXF7                       : 41
#      VCC                         : 1
# FlipFlops/Latches                : 1165
#      FD                          : 2
#      FDCE                        : 1032
#      FDR                         : 88
#      FDRE                        : 32
#      LD                          : 11
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 137
#      IBUF                        : 73
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1165  out of  18224     6%  
 Number of Slice LUTs:                 1025  out of   9112    11%  
    Number used as Logic:              1025  out of   9112    11%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2094
   Number with an unused Flip Flop:     929  out of   2094    44%  
   Number with an unused LUT:          1069  out of   2094    51%  
   Number of fully used LUT-FF pairs:    96  out of   2094     4%  
   Number of unique control sets:        43

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 138  out of    232    59%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Clock Signal                                                                                                        | Clock buffer(FF name)                                          | Load  |
--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
clk                                                                                                                 | BUFGP                                                          | 1156  |
MIPS_SC_PROCESSOR/inst_control_unit/_n0057(MIPS_SC_PROCESSOR/inst_control_unit/out1:O)                              | NONE(*)(MIPS_SC_PROCESSOR/inst_control_unit/reg_write)         | 6     |
MIPS_SC_PROCESSOR/inst_control_unit/_n0064(MIPS_SC_PROCESSOR/inst_control_unit/_n0064:O)                            | NONE(*)(MIPS_SC_PROCESSOR/inst_control_unit/reg_dst)           | 2     |
MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_1_G(MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_1_G:O)| NONE(*)(MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_1)| 2     |
MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_0_G(MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_0_G:O)| NONE(*)(MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_0)| 1     |
--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 29.859ns (Maximum Frequency: 33.491MHz)
   Minimum input arrival time before clock: 8.006ns
   Maximum output required time after clock: 4.226ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 29.859ns (frequency: 33.491MHz)
  Total number of paths / destination ports: 3482621 / 2354
-------------------------------------------------------------------------
Delay:               29.859ns (Levels of Logic = 21)
  Source:            INST_MEM/Mram_MEM (RAM)
  Destination:       MIPS_SC_PROCESSOR/inst_pc/address_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: INST_MEM/Mram_MEM to MIPS_SC_PROCESSOR/inst_pc/address_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0  258   2.950   2.570  INST_MEM/Mram_MEM (instr_data<16>)
     LUT6:I4->O            1   0.373   1.060  MIPS_SC_PROCESSOR/inst_register_file/mux32_81 (MIPS_SC_PROCESSOR/inst_register_file/mux32_81)
     LUT6:I2->O            3   0.364   0.904  MIPS_SC_PROCESSOR/inst_register_file/mux32_3 (MIPS_SC_PROCESSOR/inst_register_file/mux32_3)
     LUT4:I2->O            1   0.373   0.820  MIPS_SC_PROCESSOR/inst_register_file/Mmux_RT110 (dmem_write_data_proc<0>)
     LUT5:I3->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/BEGIN_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<0>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[2].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<2>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[4].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<4>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[6].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<6>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[8].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<8>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[10].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<10>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[12].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<12>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[14].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<14>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[16].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<16>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<18>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<20>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<22>)
     LUT6:I5->O            3   0.373   0.766  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<24>)
     LUT6:I5->O            5   0.373   0.841  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<26>)
     LUT6:I5->O            6   0.373   0.876  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1 (MIPS_SC_PROCESSOR/inst_alu/COUT_AUX<28>)
     LUT6:I5->O            1   0.373   0.970  MIPS_SC_PROCESSOR/inst_alu/GEN_ALU[29].NEXT_ALU1B/Mmux_RES_AUX11 (MIPS_SC_PROCESSOR/alu_out<29>)
     LUT6:I3->O            8   0.373   0.944  MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>6 (MIPS_SC_PROCESSOR/inst_alu/FLAGS_Zero<31>5)
     LUT6:I5->O            1   0.373   0.000  MIPS_SC_PROCESSOR/inst_pc_handle/Mmux_next_byte_addr11 (MIPS_SC_PROCESSOR/pc_next<0>)
     FDCE:D                    0.142          MIPS_SC_PROCESSOR/inst_pc/address_0
    ----------------------------------------
    Total                     29.859ns (10.916ns logic, 18.943ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1295 / 1203
-------------------------------------------------------------------------
Offset:              8.006ns (Levels of Logic = 6)
  Source:            command<11> (PAD)
  Destination:       TDT4255_COM/state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: command<11> to TDT4255_COM/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.283  command_11_IBUF (command_11_IBUF)
     LUT5:I0->O            1   0.373   0.970  TDT4255_COM/state_FSM_FFd1-In51 (TDT4255_COM/state_FSM_FFd1-In5)
     LUT5:I2->O            1   0.373   0.682  TDT4255_COM/state_FSM_FFd1-In54 (TDT4255_COM/state_FSM_FFd1-In53)
     LUT6:I5->O            3   0.373   0.766  TDT4255_COM/state_FSM_FFd1-In56 (TDT4255_COM/state_FSM_FFd1-In_bdd6)
     LUT2:I1->O            1   0.373   0.970  TDT4255_COM/state_FSM_FFd1-In1_SW0 (N2)
     LUT6:I3->O            1   0.373   0.000  TDT4255_COM/state_FSM_FFd1-In1 (TDT4255_COM/state_FSM_FFd1-In)
     FDR:D                     0.142          TDT4255_COM/state_FSM_FFd1
    ----------------------------------------
    Total                      8.006ns (3.335ns logic, 4.671ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.226ns (Levels of Logic = 1)
  Source:            TDT4255_COM/status_0 (FF)
  Destination:       status<30> (PAD)
  Source Clock:      clk rising

  Data Path: TDT4255_COM/status_0 to status<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.633   0.681  TDT4255_COM/status_0 (TDT4255_COM/status_0)
     OBUF:I->O                 2.912          status_30_OBUF (status<30>)
    ----------------------------------------
    Total                      4.226ns (3.545ns logic, 0.681ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_0_G
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
MIPS_SC_PROCESSOR/inst_control_unit/_n0057|         |         |    4.319|         |
clk                                       |         |         |    6.133|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_1_G
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
MIPS_SC_PROCESSOR/inst_control_unit/_n0057|         |         |    2.700|         |
clk                                       |         |         |    4.841|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock MIPS_SC_PROCESSOR/inst_control_unit/_n0057
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.265|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MIPS_SC_PROCESSOR/inst_control_unit/_n0064
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.028|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_0_G|         |   16.392|         |         |
MIPS_SC_PROCESSOR/inst_alu_control/alu_control_input_1_G|         |   23.848|         |         |
MIPS_SC_PROCESSOR/inst_control_unit/_n0057              |         |   23.628|         |         |
MIPS_SC_PROCESSOR/inst_control_unit/_n0064              |         |    6.771|         |         |
clk                                                     |   29.859|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.46 secs
 
--> 

Total memory usage is 275156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   98 (   0 filtered)
Number of infos    :   45 (   0 filtered)

