simVerilogLaiLmsiNetlisting = 'nil

simVerilogTestFixtureTemplate = "Verimix"

simVerilogTestFixtureFlag = t

simVerilogOverwriteVerimixStimulus = 'nil

simVerilogNetlistExplicit = 'nil

hnlVerilogCreatePM = 'nil

vtoolsUseUpperCaseFlag = 'nil

simVerilogFlattenBuses = 'nil

simVerilogHandleSwitchRCData = 'nil

simVerilogProcessNullPorts = 'nil

simVerilogHandleUseLib = 'nil

simVerilogDropPortRange = t

simVerilogIncrementalNetlistConfigList = 'nil

vlogifUseAssignsForAlias = 'nil

vlogifDeclareGlobalNetLocal = 'nil

simVerilogEnableEscapeNameMapping = 'nil

hnlVerilogNetlistStopCellImplicit = 'nil

vlogifSkipTimingInfo = 'nil

simVerilogOverWriteSchTimeScale = 'nil

simVerilogSimTimeValue = 1

simVerilogSimTimeUnit = "ns"

simVerilogSimPrecisionValue = 1

simVerilogSimPrecisionUnit = "ns"

simVerilogGndNetList = '("gnd!" "gnda!" "gndd!" "vss!" "vssa!"
    "vssd!" "vee!" "veea!" "veed!"
)

simVerilogPwrNetList = '("vdd!" "vdda!" "vddd!" "vcc!" "vcca!"
    "vccd!"
)

