// Seed: 94239113
module module_0 (
    input uwire id_0,
    output wire id_1
    , id_8,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5#(
        .id_9 (1),
        .id_10(-1),
        .id_11(1),
        .id_12(1)
    ),
    output tri0 void id_6
);
  logic id_13;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5
);
  logic id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
