 
****************************************
Report : qor
Design : xed_encoder_9
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:57:42 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          1.14
  Critical Path Slack:          -0.83
  Critical Path Clk Period:      0.62
  Total Negative Slack:        -58.44
  No. of Violating Paths:       72.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:       1224
  Leaf Cell Count:               4554
  Buf/Inv Cell Count:            1492
  Buf Cell Count:                 203
  Inv Cell Count:                1296
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4553
  Sequential Cell Count:            1
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4188.651582
  Noncombinational Area:     1.065600
  Buf/Inv Area:            853.678797
  Total Buffer Area:           188.83
  Total Inverter Area:         676.35
  Macro/Black Box Area:      0.000000
  Net Area:               1764.707700
  -----------------------------------
  Cell Area:              4189.717182
  Design Area:            5954.424882


  Design Rules
  -----------------------------------
  Total Number of Nets:          5587
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.25
  Logic Optimization:                 36.21
  Mapping Optimization:              135.95
  -----------------------------------------
  Overall Compile Time:              195.32
  Overall Compile Wall Clock Time:   197.55

  --------------------------------------------------------------------

  Design  WNS: 0.83  TNS: 58.44  Number of Violating Paths: 72


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
