<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="utf-8">
    <title>OS Blog</title>
    <link rel="stylesheet" href="https://pankarinko.github.io/os-blog/blog.css" />
</head>

<body>
    <section class="section">
        <div class="container">
            
<h1 class="title">
    Timer
</h1>
<p class="subtitle"><strong>2024-09-03</strong></p>
<p>I want to create timer interrupts. To test that I will write a small program to print a sentence every 5 seconds.
From the <a href="https://github.com/riscv/riscv-aclint/blob/main/riscv-aclint.adoc">RISCV ACLINT Specification</a> I know that there is a timer device called MTIMER with one <em>mtime</em> register that counts up with fixed frequnecy. Additionally, MTIMER has <em>mtimecmp</em> registers (one per HART) to set the timer. The value in <em>mtime</em> is always compared to the <em>mtimecmp</em> register of the HART - if it is the same or greater, a timer interrupt is triggered. For signalling an interrupt, we have the <em>mip</em> register.</p>
<p>The specification says <em>mtime</em> and <em>mtimecmp</em> have different base addresses and these depend on the architecture. So I looked through the whole <a href="https://github.com/qemu/qemu">QEMU code</a> to find these addresses.</p>
<p>This is what I found: in <code>include/hw/intc/riscv_aclint.h</code>:</p>
<pre data-lang="c" style="background-color:#393939;color:#dedede;" class="language-c "><code class="language-c" data-lang="c"><span style="font-weight:bold;color:#87d6d5;">75</span><span style="color:#ececec;">:</span><span>    RISCV_ACLINT_DEFAULT_MTIMECMP      </span><span style="color:#ececec;">= </span><span style="font-weight:bold;color:#87d6d5;">0x0</span><span>,
</span><span style="font-weight:bold;color:#87d6d5;">76</span><span style="color:#ececec;">:</span><span>    RISCV_ACLINT_DEFAULT_MTIME         </span><span style="color:#ececec;">= </span><span style="font-weight:bold;color:#87d6d5;">0x7ff8</span><span>,
</span></code></pre>
<p>which is perfect because it corresponds to the Table 3 and 4 in the RISCV ACLINT Specification. That means that the <em>mtime</em> register is mapped to right after the <em>mtimecmp</em> registers.</p>


        </div>
    </section>
</body>

</html>