module {module_name} (
	// internal signals
{internal_signals}

	// peripherial signals
{peripherial_signals}

	input [{psignal_total}-1:0][{clog2_isignal_total}-1:0] port_mode
);

	logic [{psignal_total}-1:0][{clog2_isignal_total}-1:0] matr_o ;
	logic [{psignal_total}-1:0][{clog2_isignal_total}-1:0] matr_oe;
	logic [{psignal_total}-1:0][{clog2_isignal_total}-1:0] matr_ie;

	/*------------------------------------------------------------------------------
	--  MUX CONTROL
	------------------------------------------------------------------------------*/

{mux_control}

	/*------------------------------------------------------------------------------
	--  MUX CONNECTIONS
	------------------------------------------------------------------------------*/

	always_comb begin
{connect_default}

{connect_matr}
	end 

endmodule