

================================================================
== Vivado HLS Report for 'keccak_absorb_1'
================================================================
* Date:           Wed Mar 27 17:23:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.352|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  653|  653|  653|  653|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   25|   25|         1|          -|          -|    25|    no    |
        |- Loop 2     |  136|  136|         1|          -|          -|   136|    no    |
        |- Loop 3     |  164|  164|         2|          -|          -|    82|    no    |
        |- Loop 4     |  323|  323|        19|          -|          -|    17|    no    |
        | + Loop 4.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     462|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     203|
|Register         |        -|      -|     136|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     136|     665|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |keccak_absorb_3_t  |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                   |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+-----+------------+------------+
    |i_51_fu_221_p2       |     +    |      0|  0|   15|           5|           1|
    |i_52_fu_238_p2       |     +    |      0|  0|   15|           8|           1|
    |i_53_fu_279_p2       |     +    |      0|  0|   15|           5|           1|
    |i_9_fu_299_p2        |     +    |      0|  0|   13|           4|           1|
    |sum_i5_fu_309_p2     |     +    |      0|  0|   15|           8|           8|
    |tmp_119_fu_260_p2    |     +    |      0|  0|   15|           7|           1|
    |exitcond5_fu_254_p2  |   icmp   |      0|  0|   11|           7|           7|
    |exitcond6_fu_273_p2  |   icmp   |      0|  0|   11|           5|           5|
    |exitcond_fu_232_p2   |   icmp   |      0|  0|   11|           8|           8|
    |tmp_fu_215_p2        |   icmp   |      0|  0|   11|           5|           4|
    |tmp_i3_fu_293_p2     |   icmp   |      0|  0|   11|           4|           5|
    |r_fu_350_p2          |    or    |      0|  0|   64|          64|          64|
    |t_d1                 |    or    |      0|  0|    9|           8|           9|
    |tmp_226_i_fu_344_p2  |    shl   |      0|  0|  182|          64|          64|
    |tmp_123_fu_356_p2    |    xor   |      0|  0|   64|          64|          64|
    +---------------------+----------+-------+---+-----+------------+------------+
    |Total                |          |      0|  0|  462|         266|         243|
    +---------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  50|         11|    1|         11|
    |i_2_reg_157   |   9|          2|    8|         16|
    |i_3_reg_168   |   9|          2|    7|         14|
    |i_4_reg_179   |   9|          2|    5|         10|
    |i_i1_reg_191  |   9|          2|    4|          8|
    |i_reg_146     |   9|          2|    5|         10|
    |r_i2_reg_203  |   9|          2|   64|        128|
    |s_address0    |  21|          4|    5|         20|
    |s_d0          |  15|          3|   64|        192|
    |t_address0    |  27|          5|    8|         40|
    |t_address1    |  15|          3|    8|         24|
    |t_d0          |  21|          4|    8|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         | 203|         42|  187|        505|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  10|   0|   10|          0|
    |i_2_reg_157       |   8|   0|    8|          0|
    |i_3_reg_168       |   7|   0|    7|          0|
    |i_4_reg_179       |   5|   0|    5|          0|
    |i_53_reg_406      |   5|   0|    5|          0|
    |i_9_reg_419       |   4|   0|    4|          0|
    |i_i1_reg_191      |   4|   0|    4|          0|
    |i_reg_146         |   5|   0|    5|          0|
    |r_i2_reg_203      |  64|   0|   64|          0|
    |s_addr_4_reg_429  |   5|   0|    5|          0|
    |tmp_118_reg_379   |   7|   0|   64|         57|
    |tmp_119_reg_387   |   7|   0|    7|          0|
    |tmp_121_reg_411   |   5|   0|    8|          3|
    +------------------+----+----+-----+-----------+
    |Total             | 136|   0|  196|         60|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb.1 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb.1 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb.1 | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb.1 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb.1 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb.1 | return value |
|s_address0  | out |    5|  ap_memory |        s        |     array    |
|s_ce0       | out |    1|  ap_memory |        s        |     array    |
|s_we0       | out |    1|  ap_memory |        s        |     array    |
|s_d0        | out |   64|  ap_memory |        s        |     array    |
|s_q0        |  in |   64|  ap_memory |        s        |     array    |
|m_address0  | out |    7|  ap_memory |        m        |     array    |
|m_ce0       | out |    1|  ap_memory |        m        |     array    |
|m_q0        |  in |    8|  ap_memory |        m        |     array    |
+------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	3  / (!exitcond)
	4  / (exitcond)
4 --> 
	5  / (!exitcond5)
	6  / (exitcond5)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond6)
8 --> 
	9  / (!tmp_i3)
	10  / (tmp_i3)
9 --> 
	8  / true
10 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 11 [1/1] (2.77ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:369]   --->   Operation 11 'alloca' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:372]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_51, %2 ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.21ns)   --->   "%tmp = icmp eq i5 %i, -7" [fips202.c:372]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%i_51 = add i5 %i, 1" [fips202.c:372]   --->   Operation 16 'add' 'i_51' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader3.preheader, label %2" [fips202.c:372]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [fips202.c:373]   --->   Operation 18 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_s" [fips202.c:373]   --->   Operation 19 'getelementptr' 's_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:373]   --->   Operation 20 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:372]   --->   Operation 21 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %.preheader3" [fips202.c:384]   --->   Operation 22 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_2 = phi i8 [ %i_52, %3 ], [ 0, %.preheader3.preheader ]"   --->   Operation 23 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %i_2, -120" [fips202.c:384]   --->   Operation 24 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 136, i64 136, i64 136)"   --->   Operation 25 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.71ns)   --->   "%i_52 = add i8 %i_2, 1" [fips202.c:384]   --->   Operation 26 'add' 'i_52' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %3" [fips202.c:384]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_117 = zext i8 %i_2 to i64" [fips202.c:385]   --->   Operation 28 'zext' 'tmp_117' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %tmp_117" [fips202.c:385]   --->   Operation 29 'getelementptr' 't_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.77ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:385]   --->   Operation 30 'store' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader3" [fips202.c:384]   --->   Operation 31 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:386]   --->   Operation 32 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i_3 = phi i7 [ %tmp_119, %4 ], [ 0, %.preheader.preheader ]" [fips202.c:386]   --->   Operation 33 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_118 = zext i7 %i_3 to i64" [fips202.c:386]   --->   Operation 34 'zext' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 82, i64 82, i64 82)"   --->   Operation 35 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.23ns)   --->   "%exitcond5 = icmp eq i7 %i_3, -46" [fips202.c:386]   --->   Operation 36 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.66ns)   --->   "%tmp_119 = add i7 %i_3, 1" [fips202.c:386]   --->   Operation 37 'add' 'tmp_119' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %4" [fips202.c:386]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [82 x i8]* %m, i64 0, i64 %tmp_118" [fips202.c:387]   --->   Operation 39 'getelementptr' 'm_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (1.78ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:387]   --->   Operation 40 'load' 'm_load' <Predicate = (!exitcond5)> <Delay = 1.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:389]   --->   Operation 41 'getelementptr' 't_addr_4' <Predicate = (exitcond5)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_4, align 1" [fips202.c:389]   --->   Operation 42 'load' 't_load' <Predicate = (exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 5 <SV = 4> <Delay = 4.55>
ST_5 : Operation 43 [1/2] (1.78ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:387]   --->   Operation 43 'load' 'm_load' <Predicate = true> <Delay = 1.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %tmp_118" [fips202.c:387]   --->   Operation 44 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %t_addr_2, align 1" [fips202.c:387]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:386]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.54>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 82" [fips202.c:388]   --->   Operation 47 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.77ns)   --->   "store i8 31, i8* %t_addr_3, align 2" [fips202.c:388]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 49 [1/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_4, align 1" [fips202.c:389]   --->   Operation 49 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_120 = or i8 %t_load, -128" [fips202.c:389]   --->   Operation 50 'or' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.77ns)   --->   "store i8 %tmp_120, i8* %t_addr_4, align 1" [fips202.c:389]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 52 [1/1] (1.35ns)   --->   "br label %6" [fips202.c:390]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 1.54>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%i_4 = phi i5 [ 0, %5 ], [ %i_53, %load64.exit ]"   --->   Operation 53 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 54 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.21ns)   --->   "%exitcond6 = icmp eq i5 %i_4, -15" [fips202.c:390]   --->   Operation 55 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (1.54ns)   --->   "%i_53 = add i5 %i_4, 1" [fips202.c:390]   --->   Operation 56 'add' 'i_53' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %10, label %7" [fips202.c:390]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_121 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_4, i3 0)" [fips202.c:391]   --->   Operation 58 'bitconcatenate' 'tmp_121' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.35ns)   --->   "br label %8" [fips202.c:28->fips202.c:391]   --->   Operation 59 'br' <Predicate = (!exitcond6)> <Delay = 1.35>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [fips202.c:392]   --->   Operation 60 'ret' <Predicate = (exitcond6)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.49>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%i_i1 = phi i4 [ 0, %7 ], [ %i_9, %9 ]"   --->   Operation 61 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%r_i2 = phi i64 [ 0, %7 ], [ %r, %9 ]"   --->   Operation 62 'phi' 'r_i2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.21ns)   --->   "%tmp_i3 = icmp eq i4 %i_i1, -8" [fips202.c:28->fips202.c:391]   --->   Operation 63 'icmp' 'tmp_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 64 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (1.49ns)   --->   "%i_9 = add i4 %i_i1, 1" [fips202.c:28->fips202.c:391]   --->   Operation 65 'add' 'i_9' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_i3, label %load64.exit, label %9" [fips202.c:28->fips202.c:391]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_i4_cast = zext i4 %i_i1 to i8" [fips202.c:28->fips202.c:391]   --->   Operation 67 'zext' 'tmp_i4_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.71ns)   --->   "%sum_i5 = add i8 %tmp_121, %tmp_i4_cast" [fips202.c:391]   --->   Operation 68 'add' 'sum_i5' <Predicate = (!tmp_i3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%sum_i5_cast = zext i8 %sum_i5 to i64" [fips202.c:391]   --->   Operation 69 'zext' 'sum_i5_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i5_cast" [fips202.c:29->fips202.c:391]   --->   Operation 70 'getelementptr' 't_addr_6' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (2.77ns)   --->   "%t_load_3 = load i8* %t_addr_6, align 1" [fips202.c:29->fips202.c:391]   --->   Operation 71 'load' 't_load_3' <Predicate = (!tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_122 = zext i5 %i_4 to i64" [fips202.c:391]   --->   Operation 72 'zext' 'tmp_122' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_122" [fips202.c:391]   --->   Operation 73 'getelementptr' 's_addr_4' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_8 : Operation 74 [2/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_4, align 8" [fips202.c:391]   --->   Operation 74 'load' 's_load_1' <Predicate = (tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 9 <SV = 7> <Delay = 5.19>
ST_9 : Operation 75 [1/2] (2.77ns)   --->   "%t_load_3 = load i8* %t_addr_6, align 1" [fips202.c:29->fips202.c:391]   --->   Operation 75 'load' 't_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_223_i8 = zext i8 %t_load_3 to i64" [fips202.c:29->fips202.c:391]   --->   Operation 76 'zext' 'tmp_223_i8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_134 = trunc i4 %i_i1 to i3" [fips202.c:28->fips202.c:391]   --->   Operation 77 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_224_i9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_134, i3 0)" [fips202.c:29->fips202.c:391]   --->   Operation 78 'bitconcatenate' 'tmp_224_i9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_225_i = zext i6 %tmp_224_i9 to i64" [fips202.c:29->fips202.c:391]   --->   Operation 79 'zext' 'tmp_225_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_226_i = shl i64 %tmp_223_i8, %tmp_225_i" [fips202.c:29->fips202.c:391]   --->   Operation 80 'shl' 'tmp_226_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %tmp_226_i, %r_i2" [fips202.c:29->fips202.c:391]   --->   Operation 81 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "br label %8" [fips202.c:28->fips202.c:391]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 6.35>
ST_10 : Operation 83 [1/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_4, align 8" [fips202.c:391]   --->   Operation 83 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 84 [1/1] (0.80ns)   --->   "%tmp_123 = xor i64 %s_load_1, %r_i2" [fips202.c:391]   --->   Operation 84 'xor' 'tmp_123' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (2.77ns)   --->   "store i64 %tmp_123, i64* %s_addr_4, align 8" [fips202.c:391]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "br label %6" [fips202.c:390]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t           (alloca           ) [ 00111111111]
StgValue_12 (br               ) [ 01100000000]
i           (phi              ) [ 00100000000]
tmp         (icmp             ) [ 00100000000]
empty       (speclooptripcount) [ 00000000000]
i_51        (add              ) [ 01100000000]
StgValue_17 (br               ) [ 00000000000]
tmp_s       (zext             ) [ 00000000000]
s_addr      (getelementptr    ) [ 00000000000]
StgValue_20 (store            ) [ 00000000000]
StgValue_21 (br               ) [ 01100000000]
StgValue_22 (br               ) [ 00110000000]
i_2         (phi              ) [ 00010000000]
exitcond    (icmp             ) [ 00010000000]
empty_74    (speclooptripcount) [ 00000000000]
i_52        (add              ) [ 00110000000]
StgValue_27 (br               ) [ 00000000000]
tmp_117     (zext             ) [ 00000000000]
t_addr      (getelementptr    ) [ 00000000000]
StgValue_30 (store            ) [ 00000000000]
StgValue_31 (br               ) [ 00110000000]
StgValue_32 (br               ) [ 00011100000]
i_3         (phi              ) [ 00001000000]
tmp_118     (zext             ) [ 00000100000]
empty_75    (speclooptripcount) [ 00000000000]
exitcond5   (icmp             ) [ 00001100000]
tmp_119     (add              ) [ 00011100000]
StgValue_38 (br               ) [ 00000000000]
m_addr      (getelementptr    ) [ 00000100000]
t_addr_4    (getelementptr    ) [ 00000010000]
m_load      (load             ) [ 00000000000]
t_addr_2    (getelementptr    ) [ 00000000000]
StgValue_45 (store            ) [ 00000000000]
StgValue_46 (br               ) [ 00011100000]
t_addr_3    (getelementptr    ) [ 00000000000]
StgValue_48 (store            ) [ 00000000000]
t_load      (load             ) [ 00000000000]
tmp_120     (or               ) [ 00000000000]
StgValue_51 (store            ) [ 00000000000]
StgValue_52 (br               ) [ 00000011111]
i_4         (phi              ) [ 00000001110]
empty_76    (speclooptripcount) [ 00000000000]
exitcond6   (icmp             ) [ 00000001111]
i_53        (add              ) [ 00000011111]
StgValue_57 (br               ) [ 00000000000]
tmp_121     (bitconcatenate   ) [ 00000000110]
StgValue_59 (br               ) [ 00000001111]
StgValue_60 (ret              ) [ 00000000000]
i_i1        (phi              ) [ 00000000110]
r_i2        (phi              ) [ 00000000111]
tmp_i3      (icmp             ) [ 00000001111]
empty_77    (speclooptripcount) [ 00000000000]
i_9         (add              ) [ 00000001111]
StgValue_66 (br               ) [ 00000000000]
tmp_i4_cast (zext             ) [ 00000000000]
sum_i5      (add              ) [ 00000000000]
sum_i5_cast (zext             ) [ 00000000000]
t_addr_6    (getelementptr    ) [ 00000000010]
tmp_122     (zext             ) [ 00000000000]
s_addr_4    (getelementptr    ) [ 00000000001]
t_load_3    (load             ) [ 00000000000]
tmp_223_i8  (zext             ) [ 00000000000]
tmp_134     (trunc            ) [ 00000000000]
tmp_224_i9  (bitconcatenate   ) [ 00000000000]
tmp_225_i   (zext             ) [ 00000000000]
tmp_226_i   (shl              ) [ 00000000000]
r           (or               ) [ 00000001111]
StgValue_82 (br               ) [ 00000001111]
s_load_1    (load             ) [ 00000000000]
tmp_123     (xor              ) [ 00000000000]
StgValue_85 (store            ) [ 00000000000]
StgValue_86 (br               ) [ 00000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="t_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="s_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="64" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_20/2 s_load_1/8 StgValue_85/10 "/>
</bind>
</comp>

<comp id="76" class="1004" name="t_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="8" slack="0"/>
<pin id="128" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
<pin id="130" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_30/3 t_load/4 StgValue_45/5 StgValue_48/6 StgValue_51/6 t_load_3/8 "/>
</bind>
</comp>

<comp id="89" class="1004" name="m_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="t_addr_4_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="t_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="1"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="t_addr_3_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="t_addr_6_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="s_addr_4_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_4/8 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_2_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="1"/>
<pin id="159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_2_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_3_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_3_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_4_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_4_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/7 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_i1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="1"/>
<pin id="193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_i1_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/8 "/>
</bind>
</comp>

<comp id="203" class="1005" name="r_i2_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="r_i2_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="64" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_51_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_51/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="exitcond_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_52_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_52/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_117_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_118_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_119_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_119/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_120_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_120/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="exitcond6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_53_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_53/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_121_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_121/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_i3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_i4_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i4_cast/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sum_i5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i5/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sum_i5_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i5_cast/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_122_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_223_i8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_223_i8/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_134_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_134/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_224_i9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_224_i9/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_225_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_225_i/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_226_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_226_i/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="r_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="1"/>
<pin id="353" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_123_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="1"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_123/10 "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_51_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_51 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_52_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_52 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_118_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_119_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="392" class="1005" name="m_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="1"/>
<pin id="394" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="t_addr_4_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="406" class="1005" name="i_53_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_53 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_121_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="419" class="1005" name="i_9_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="424" class="1005" name="t_addr_6_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="1"/>
<pin id="426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_6 "/>
</bind>
</comp>

<comp id="429" class="1005" name="s_addr_4_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_4 "/>
</bind>
</comp>

<comp id="434" class="1005" name="r_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="96" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="126"><net_src comp="118" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="219"><net_src comp="150" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="150" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="150" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="236"><net_src comp="161" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="161" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="161" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="252"><net_src comp="172" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="258"><net_src comp="172" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="172" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="82" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="2"/><net_sink comp="82" pin=4"/></net>

<net id="277"><net_src comp="183" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="183" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="183" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="195" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="195" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="195" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="322"><net_src comp="179" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="327"><net_src comp="82" pin="7"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="191" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="324" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="203" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="69" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="203" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="369"><net_src comp="221" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="377"><net_src comp="238" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="382"><net_src comp="249" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="390"><net_src comp="260" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="395"><net_src comp="89" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="400"><net_src comp="102" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="409"><net_src comp="279" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="414"><net_src comp="285" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="422"><net_src comp="299" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="427"><net_src comp="131" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="432"><net_src comp="138" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="437"><net_src comp="350" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="207" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {2 10 }
 - Input state : 
	Port: keccak_absorb.1 : s | {8 10 }
	Port: keccak_absorb.1 : m | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_51 : 1
		StgValue_17 : 2
		tmp_s : 1
		s_addr : 2
		StgValue_20 : 3
	State 3
		exitcond : 1
		i_52 : 1
		StgValue_27 : 2
		tmp_117 : 1
		t_addr : 2
		StgValue_30 : 3
	State 4
		tmp_118 : 1
		exitcond5 : 1
		tmp_119 : 1
		StgValue_38 : 2
		m_addr : 2
		m_load : 3
		t_load : 1
	State 5
		StgValue_45 : 1
	State 6
		StgValue_48 : 1
		tmp_120 : 1
		StgValue_51 : 1
	State 7
		exitcond6 : 1
		i_53 : 1
		StgValue_57 : 2
		tmp_121 : 1
	State 8
		tmp_i3 : 1
		i_9 : 1
		StgValue_66 : 2
		tmp_i4_cast : 1
		sum_i5 : 2
		sum_i5_cast : 3
		t_addr_6 : 4
		t_load_3 : 5
		s_addr_4 : 1
		s_load_1 : 2
	State 9
		tmp_223_i8 : 1
		tmp_224_i9 : 1
		tmp_225_i : 2
		tmp_226_i : 3
		r : 4
	State 10
		tmp_123 : 1
		StgValue_85 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     i_51_fu_221    |    0    |    15   |
|          |     i_52_fu_238    |    0    |    15   |
|    add   |   tmp_119_fu_260   |    0    |    15   |
|          |     i_53_fu_279    |    0    |    15   |
|          |     i_9_fu_299     |    0    |    13   |
|          |    sum_i5_fu_309   |    0    |    15   |
|----------|--------------------|---------|---------|
|    or    |   tmp_120_fu_266   |    0    |    0    |
|          |      r_fu_350      |    0    |    64   |
|----------|--------------------|---------|---------|
|    xor   |   tmp_123_fu_356   |    0    |    64   |
|----------|--------------------|---------|---------|
|          |     tmp_fu_215     |    0    |    11   |
|          |   exitcond_fu_232  |    0    |    11   |
|   icmp   |  exitcond5_fu_254  |    0    |    11   |
|          |  exitcond6_fu_273  |    0    |    11   |
|          |    tmp_i3_fu_293   |    0    |    9    |
|----------|--------------------|---------|---------|
|    shl   |  tmp_226_i_fu_344  |    0    |    19   |
|----------|--------------------|---------|---------|
|          |    tmp_s_fu_227    |    0    |    0    |
|          |   tmp_117_fu_244   |    0    |    0    |
|          |   tmp_118_fu_249   |    0    |    0    |
|   zext   | tmp_i4_cast_fu_305 |    0    |    0    |
|          | sum_i5_cast_fu_314 |    0    |    0    |
|          |   tmp_122_fu_319   |    0    |    0    |
|          |  tmp_223_i8_fu_324 |    0    |    0    |
|          |  tmp_225_i_fu_340  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|   tmp_121_fu_285   |    0    |    0    |
|          |  tmp_224_i9_fu_332 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |   tmp_134_fu_328   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   288   |
|----------|--------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_2_reg_157  |    8   |
|   i_3_reg_168  |    7   |
|   i_4_reg_179  |    5   |
|  i_51_reg_366  |    5   |
|  i_52_reg_374  |    8   |
|  i_53_reg_406  |    5   |
|   i_9_reg_419  |    4   |
|  i_i1_reg_191  |    4   |
|    i_reg_146   |    5   |
| m_addr_reg_392 |    7   |
|  r_i2_reg_203  |   64   |
|    r_reg_434   |   64   |
|s_addr_4_reg_429|    5   |
|t_addr_4_reg_397|    8   |
|t_addr_6_reg_424|    8   |
| tmp_118_reg_379|   64   |
| tmp_119_reg_387|    7   |
| tmp_121_reg_411|    8   |
+----------------+--------+
|      Total     |   286  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_69 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_82 |  p0  |   5  |   8  |   40   ||    27   |
| grp_access_fu_82 |  p1  |   3  |   8  |   24   ||    9    |
| grp_access_fu_82 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_96 |  p0  |   2  |   7  |   14   ||    9    |
|    i_4_reg_179   |  p0  |   2  |   5  |   10   ||    9    |
|   i_i1_reg_191   |  p0  |   2  |   4  |    8   ||    9    |
|   r_i2_reg_203   |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   367  || 12.7605 ||   111   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   288  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   111  |
|  Register |    -   |    -   |   286  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   286  |   399  |
+-----------+--------+--------+--------+--------+
