Simulator report for Register_Merging
Thu May 11 09:28:49 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 446 nodes    ;
; Simulation Coverage         ;      76.23 % ;
; Total Number of Transitions ; 4281         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                       ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                    ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                          ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                           ;               ;
; Vector input source                                                                        ; D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Waveform_TOP.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                            ; On            ;
; Check outputs                                                                              ; Off                                                                           ; Off           ;
; Report simulation coverage                                                                 ; On                                                                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                           ; Off           ;
; Detect glitches                                                                            ; Off                                                                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                          ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      76.23 % ;
; Total nodes checked                                 ; 446          ;
; Total output ports checked                          ; 446          ;
; Total output ports with complete 1/0-value coverage ; 340          ;
; Total output ports with no 1/0-value coverage       ; 31           ;
; Total output ports with no 1-value coverage         ; 89           ;
; Total output ports with no 0-value coverage         ; 48           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Register_Merging|DONE                                                                                                             ; |Register_Merging|DONE                                                                                                             ; pin_out          ;
; |Register_Merging|CLK                                                                                                              ; |Register_Merging|CLK                                                                                                              ; out              ;
; |Register_Merging|START                                                                                                            ; |Register_Merging|START                                                                                                            ; out              ;
; |Register_Merging|OUT[4]                                                                                                           ; |Register_Merging|OUT[4]                                                                                                           ; pin_out          ;
; |Register_Merging|OUT[3]                                                                                                           ; |Register_Merging|OUT[3]                                                                                                           ; pin_out          ;
; |Register_Merging|OUT[2]                                                                                                           ; |Register_Merging|OUT[2]                                                                                                           ; pin_out          ;
; |Register_Merging|OUT[1]                                                                                                           ; |Register_Merging|OUT[1]                                                                                                           ; pin_out          ;
; |Register_Merging|OUT[0]                                                                                                           ; |Register_Merging|OUT[0]                                                                                                           ; pin_out          ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[4]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[4]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[3]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[3]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[2]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[2]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[1]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[1]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[0]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[0]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|A[4]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|A[4]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|A[3]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|A[3]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|A[2]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|A[2]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|A[1]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|A[1]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|A[0]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|A[0]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[4]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[4]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[3]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[3]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[2]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[2]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[1]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[1]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[0]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[0]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|B[7]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|B[7]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|B[6]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|B[6]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|B[5]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|B[5]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|B[4]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|B[4]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|B[3]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|B[3]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|B[2]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|B[2]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|B[1]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|B[1]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|B[0]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|B[0]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[7]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[7]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[6]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[6]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[5]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[5]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[4]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[4]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[3]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[3]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[2]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[2]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[1]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[1]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[0]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst3[0]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[1]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[1]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[0]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[0]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[2]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[2]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[1]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[1]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[0]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[0]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst7                                                     ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst7                                                     ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst8                                                     ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst8                                                     ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst3                                                     ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst3                                                     ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst10                                                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst10                                                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst4                                                     ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|inst4                                                     ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst8|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst8|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst8|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst8|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst8|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst8|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst7|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst7|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst7|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst7|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst7|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst7|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst5|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst5|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst5|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst5|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst5|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst5|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst6|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst6|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst6|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst6|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst6|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst6|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst4|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst4|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst4|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst4|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst4|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst4|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst3|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst3|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst3|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst3|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst3|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst3|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst2|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst2|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst2|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst2|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst2|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst2|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst|inst2                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst|inst2                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst|inst1                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst|inst1                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst|inst                          ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst1|MUX21:inst|inst                          ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst8|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst8|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst7|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst7|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst5|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst5|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst6|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst6|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst4|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst4|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst3|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst3|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst2|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst2|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst|inst                          ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst9|MUX21:inst|inst                          ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst15                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst15                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst8                                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst8                                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst9                                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst9                                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst10                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst10                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst11                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst11                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst14                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst14                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst13                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst13                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst12                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|inst12                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst3                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst3                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst5                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst5                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst1                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst1                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst2                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst2                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|1             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|1             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|3             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|3             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst3                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst3                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst5                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst5                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst1                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst1                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst2                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst2                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|1             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|1             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|3             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|3             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|1             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|1             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|3             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|3             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst3                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst3                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst5                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst5                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst1                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst1                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst2                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst2                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|1             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|1             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|3             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|3             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst3                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst3                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst5                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst5                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst1                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst1                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst2                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst2                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|1             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|1             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|3             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|3             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst3                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst3                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst5                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst5                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst1                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst1                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst2                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst2                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|1             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|1             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|3             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|3             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst3                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst3                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst5                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst5                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst1                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst1                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst2                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst2                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|1             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|1             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|3             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|3             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|inst3                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|inst3                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|inst5                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|inst5                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|inst1                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|inst1                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|inst2                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|inst2                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|1              ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|1              ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|3              ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|3              ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst8|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst8|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst8|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst8|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst8|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst8|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst7|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst7|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst7|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst7|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst7|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst7|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst5|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst5|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst5|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst5|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst5|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst5|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst6|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst6|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst6|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst6|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst6|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst6|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst4|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst4|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst4|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst4|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst4|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst4|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst3|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst3|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst3|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst3|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst3|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst3|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst2|inst2                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst2|inst2                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst2|inst1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst2|inst1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst2|inst                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst2|inst                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst|inst2                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst|inst2                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst|inst1                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst|inst1                         ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst|inst                          ; |Register_Merging|Register_Merging_DATAPATH:inst4|ADD_MIN_SUB_ABS:inst14|MUX21_8BIT:inst2|MUX21:inst|inst                          ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst10                                                            ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst11                                                            ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst12                                                            ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst13                                                            ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst15                                                            ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst14                                                            ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst8                                                             ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|REGISTER:inst5|inst9                                                             ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|inst4                                                               ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|inst4                                                               ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|inst3                                                               ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|inst3                                                               ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst8|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst8|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst8|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst8|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst8|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst8|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst7|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst7|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst7|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst7|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst7|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst7|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst5|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst5|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst5|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst5|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst5|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst5|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst6|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst6|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst6|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst6|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst6|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst6|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst4|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst4|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst4|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst4|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst4|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst4|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst3|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst3|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst3|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst3|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst3|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst3|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst2|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst2|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst2|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst2|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst2|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst2|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst|inst2                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst|inst2                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst|inst                                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst|inst                                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst8|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst8|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst7|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst7|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst5|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst5|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst6|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst6|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst4|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst4|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst3                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst3                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst5                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst5                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst1                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst1                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|1                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|1                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|3                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|3                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst3                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst3                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst5                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst5                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst1                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst1                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|1                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|1                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|3                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|3                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|1                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|1                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|3                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|3                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst3                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst3                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst5                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst5                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst1                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst1                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|1                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|1                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|3                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|3                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst3                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst3                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst5                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst5                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst1                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst1                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|1                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|1                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|3                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|3                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst3                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst3                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst5                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst5                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst1                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst1                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|1                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|1                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|3                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|3                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst3                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst3                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst5                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst5                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst1                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst1                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|1                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|1                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|3                       ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|3                       ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst|inst3                              ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst|inst3                              ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst|inst1                              ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst|inst1                              ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst|inst2                              ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst|inst2                              ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|1                        ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|1                        ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst8|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst8|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst8|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst8|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst8|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst8|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst7|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst7|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst7|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst7|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst7|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst7|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst5|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst5|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst5|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst5|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst5|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst5|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst6|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst6|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst6|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst6|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst6|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst6|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst4|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst4|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst4|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst4|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst4|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst4|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst3|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst3|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst3|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst3|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst2|inst2                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst2|inst2                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst2|inst                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst2|inst                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[7]                                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[7]                                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[6]                                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[6]                                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[5]                                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[5]                                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[4]                                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[4]                                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[3]                                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[3]                                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[2]                                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[2]                                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[1]                                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[1]                                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[0]                                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|O[0]                                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst2|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst3|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst4|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst5|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst4  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst4  ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst5  ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst3  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst3  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst2  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst2  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst|inst   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|DECODER_1_TO_2:inst|inst1                              ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|DECODER_1_TO_2:inst|inst1                              ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|DECODER_1_TO_2:inst|inst2                              ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|DECODER_1_TO_2:inst|inst2                              ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|DECODER_1_TO_2:inst5|inst1                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|DECODER_1_TO_2:inst5|inst1                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|DECODER_1_TO_2:inst5|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|DECODER_1_TO_2:inst5|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst2 ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst5                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst5                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst3                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst3                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst4                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst4                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst6                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst6                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst1                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst1                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst2                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst2                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst                                                            ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst                                                            ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst9                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst9                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst7                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst7                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst8                                                           ; |Register_Merging|Register_Merging_CONTROLLER:inst|NEXT_STATE:inst|inst8                                                           ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; |Register_Merging|Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst                                                        ; regout           ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; |Register_Merging|Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst2                                                       ; regout           ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; |Register_Merging|Register_Merging_CONTROLLER:inst|PRESENT_STATE:inst1|inst3                                                       ; regout           ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst28                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst28                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst29                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst29                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst                                                               ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst                                                               ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst5                                                              ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst5                                                              ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst6                                                              ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst6                                                              ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst7                                                              ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst7                                                              ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst30                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst30                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst11                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst11                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst12                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst12                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst16                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst16                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst17                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst17                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst19                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst19                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst18                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst18                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst20                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst20                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst21                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst21                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst23                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst23                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst22                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst22                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst25                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst25                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst26                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst26                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst27                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst27                                                             ; out0             ;
; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst14                                                             ; |Register_Merging|Register_Merging_CONTROLLER:inst|OUTPUT:inst2|inst14                                                             ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Register_Merging|OUT[7]                                                                                                           ; |Register_Merging|OUT[7]                                                                                                           ; pin_out          ;
; |Register_Merging|OUT[6]                                                                                                           ; |Register_Merging|OUT[6]                                                                                                           ; pin_out          ;
; |Register_Merging|OUT[5]                                                                                                           ; |Register_Merging|OUT[5]                                                                                                           ; pin_out          ;
; |Register_Merging|I1[7]                                                                                                            ; |Register_Merging|I1[7]                                                                                                            ; out              ;
; |Register_Merging|I1[6]                                                                                                            ; |Register_Merging|I1[6]                                                                                                            ; out              ;
; |Register_Merging|I1[5]                                                                                                            ; |Register_Merging|I1[5]                                                                                                            ; out              ;
; |Register_Merging|I1[3]                                                                                                            ; |Register_Merging|I1[3]                                                                                                            ; out              ;
; |Register_Merging|I1[2]                                                                                                            ; |Register_Merging|I1[2]                                                                                                            ; out              ;
; |Register_Merging|I1[1]                                                                                                            ; |Register_Merging|I1[1]                                                                                                            ; out              ;
; |Register_Merging|I1[0]                                                                                                            ; |Register_Merging|I1[0]                                                                                                            ; out              ;
; |Register_Merging|I2[3]                                                                                                            ; |Register_Merging|I2[3]                                                                                                            ; out              ;
; |Register_Merging|I2[1]                                                                                                            ; |Register_Merging|I2[1]                                                                                                            ; out              ;
; |Register_Merging|I2[0]                                                                                                            ; |Register_Merging|I2[0]                                                                                                            ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[7]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[7]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[6]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[6]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[5]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst9[5]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|A[7]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|A[7]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|A[6]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|A[6]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|A[5]                                                                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|A[5]                                                                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[7]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[7]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[6]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[6]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[5]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst1[5]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[3]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[3]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[1]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[1]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[0]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[0]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[7]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[7]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[6]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[6]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[5]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[5]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[4]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[4]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[3]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[3]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[2]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst7[2]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[7]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[7]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[6]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[6]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[5]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[5]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[3]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[3]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[2]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[2]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[1]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[1]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[0]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[0]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[7]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[7]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[6]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[6]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[5]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[5]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[4]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[4]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[3]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst8[3]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst|inst1                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst1|MUX21:inst|inst1                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst3|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst3|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst2|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst2|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst|inst1                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst|inst1                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst3|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst3|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst2|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst2|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst|inst2                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst|inst2                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst|inst1                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst|inst1                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst|inst                                    ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst|inst                                    ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst4  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst4  ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst3  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst3  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst2  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst2  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst   ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Register_Merging|I1[4]                                                                                                            ; |Register_Merging|I1[4]                                                                                                            ; out              ;
; |Register_Merging|I2[7]                                                                                                            ; |Register_Merging|I2[7]                                                                                                            ; out              ;
; |Register_Merging|I2[6]                                                                                                            ; |Register_Merging|I2[6]                                                                                                            ; out              ;
; |Register_Merging|I2[5]                                                                                                            ; |Register_Merging|I2[5]                                                                                                            ; out              ;
; |Register_Merging|I2[4]                                                                                                            ; |Register_Merging|I2[4]                                                                                                            ; out              ;
; |Register_Merging|I2[2]                                                                                                            ; |Register_Merging|I2[2]                                                                                                            ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[7]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[7]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[6]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[6]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[5]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[5]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[4]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[4]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[2]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst6[2]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[4]                                                                         ; |Register_Merging|Register_Merging_DATAPATH:inst4|inst2[4]                                                                         ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst3|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst3|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst2|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst2|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst|inst1                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst7|MUX21:inst|inst1                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst2                             ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst2                             ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst3|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst3|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst2|inst1                                  ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst2|inst1                                  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst|inst1                                   ; |Register_Merging|Register_Merging_DATAPATH:inst4|ABS_MAX:inst|MUX21_8BIT:inst2|MUX21:inst|inst1                                   ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst6|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst7|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst2|Register_File_Cell:inst8|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst2|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst4 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst4 ; out              ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst3|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst4|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst5|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst6|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst7|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst5 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst5 ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst3 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst3 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst2 ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst2 ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst8|inst  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst5  ; regout           ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst3  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst3  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst2  ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst2  ; out0             ;
; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst   ; |Register_Merging|Register_Merging_DATAPATH:inst4|Register_File_R1_R3:inst4|Register_File_8x1:inst1|Register_File_Cell:inst|inst   ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 11 09:28:48 2023
Info: Command: quartus_sim --simulation_results_format=VWF Register_Merging -c Register_Merging
Info (324025): Using vector source file "D:/University/THIET_KE_LUAN_LY_SO/exercises/Register_Merging/Waveform_TOP.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      76.23 %
Info (328052): Number of transitions in simulation is 4281
Info (324045): Vector file Register_Merging.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4453 megabytes
    Info: Processing ended: Thu May 11 09:28:50 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


