[["New methods for parallel pattern fast fault simulation for synchronous sequential circuits.", ["Mehrdad Mojtahedi", "Walter Geisselhardt"], "https://doi.org/10.1109/ICCAD.1993.580022", 4], ["Fault behavior dictionary for simulation of device-level transients.", ["Gwan S. Choi", "Ravishankar K. Iyer", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1993.580023", 4], ["New methods of improving parallel fault simulation in synchronous sequential circuits.", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1109/ICCAD.1993.580024", 8], ["Exploiting hardware sharing in high-level synthesis for partial scan optimization.", ["Sujit Dey", "Miodrag Potkonjak", "Rabindra K. Roy"], "https://doi.org/10.1109/ICCAD.1993.580025", 6], ["High level synthesis for reconfigurable datapath structures.", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1993.580026", 4], ["An improved method for RTL synthesis with testability tradeoffs.", ["Haidar Harmanani", "Christos A. Papachristou"], "https://doi.org/10.1109/ICCAD.1993.580027", 6], ["Interleaving based variable ordering methods for ordered binary decision diagrams.", ["Hiroshige Fujii", "Goichi Ootomo", "Chikahiro Hori"], "https://doi.org/10.1109/ICCAD.1993.580028", 4], ["Dynamic variable ordering for ordered binary decision diagrams.", ["Richard Rudell"], "https://doi.org/10.1109/ICCAD.1993.580029", 6], ["Breadth-first manipulation of very large binary-decision diagrams.", ["Hiroyuki Ochi", "Koichi Yasuoka", "Shuzo Yajima"], "https://doi.org/10.1109/ICCAD.1993.580030", 8], ["An efficient methodology for extraction and simulation of transmission lines for application specific electronic modules.", ["S. Y. Kim", "Emre Tuncer", "Rohini Gupta", "Byron Krauter", "Thomas L. Savarino", "Dean P. Neikirk", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1993.580031", 8], ["Simulating 3-D retarded interconnect models using complex frequency hopping (CFH).", ["Eli Chiprout", "Hansruedi Heeb", "Michel S. Nakhla", "Albert E. Ruehli"], "https://doi.org/10.1109/ICCAD.1993.580032", 7], ["Bounds on net lengths for high-speed PCB.", ["Jaebum Lee", "Eugene Shragowitz", "David J. Poli"], "https://doi.org/10.1109/ICCAD.1993.580033", 4], ["A net-oriented method for realistic fault analysis.", ["Hua Xue", "Chennian Di", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1993.580034", 6], ["On-chip test generation for combinational circuits by LFSR modification.", ["Shambhu J. Upadhyaya", "Liang-Chi Chen"], "https://doi.org/10.1109/ICCAD.1993.580035", 4], ["Fault-based automatic test generator for linear analog circuits.", ["Naveena Nagi", "Abhijit Chatterjee", "Ashok Balivada", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1993.580036", 4], ["A grid-based approach for connectivity binding with geometric costs.", ["Hyuk-Jae Jang", "Barry M. Pangrle"], "https://doi.org/10.1109/ICCAD.1993.580037", 6], ["Layout-driven module selection for register-transfer synthesis of sub-micron ASIC's.", ["Vasily G. Moshnyaga", "Hiroshi Mori", "Hidetoshi Onodera", "Keikichi Tamaru"], "https://doi.org/10.1109/ICCAD.1993.580038", 4], ["Design tool integration using object-oriented database views.", ["Elke A. Rundensteiner"], "https://doi.org/10.1109/ICCAD.1993.580039", 4], ["Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs.", ["Jason Cong", "Yuzheng Ding"], "https://doi.org/10.1109/ICCAD.1993.580040", 5], ["Cube-packing and two-level minimization.", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580041", 8], ["Combining technology mapping and placement for delay-optimization in FPGA designs.", ["Chau-Shen Chen", "Yu-Wen Tsay", "TingTing Hwang", "Allen C.-H. Wu", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1993.580042", 5], ["Parallel timing simulation on a distributed memory multiprocessor.", ["Chih-Po Wen", "Katherine A. Yelick"], "https://doi.org/10.1109/ICCAD.1993.580043", 6], ["Event driven adaptively controlled explicit simulation of integrated circuits.", ["Anirudh Devgan", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1993.580044", 5], ["Simulating sigma-delta modulators in AWEswit.", ["Richard J. Trihy", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1993.580045", 4], ["Practical applications of an efficient time separation of events algorithm.", ["Henrik Hulgaard", "Steven M. Burns", "Tod Amon", "Gaetano Borriello"], "https://doi.org/10.1109/ICCAD.1993.580046", 6], ["Min-max linear programming and the timing analysis of digital circuits.", ["Timothy M. Burks", "Karem A. Sakallah"], "https://doi.org/10.1109/ICCAD.1993.580047", 4], ["Minimum padding to satisfy short path constraints.", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580048", 6], ["A combined hierarchical placement algorithm.", ["Hyunchul Shin", "Chunghee Kim", "Wonjong Kim", "Myoungsub Oh", "Kwangjoon Rhee", "Seogyun Choi", "Heasoo Chung"], "https://doi.org/10.1109/ICCAD.1993.580050", 6], ["Efficient and effective placement for very large circuits.", ["Wern-Jieh Sun", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1993.580051", 8], ["SEFOP: a novel approach to data path module placement.", ["Chih-Liang Eric Cheng", "Ching-yen Ho"], "https://doi.org/10.1109/ICCAD.1993.580052", 4], ["Computing the observable equivalence relation of a finite state machine.", ["Thomas Tamisier"], "https://doi.org/10.1109/ICCAD.1993.580053", 4], ["Algebraic decision diagrams and their applications.", ["R. Iris Bahar", "Erica A. Frohm", "Charles M. Gaona", "Gary D. Hachtel", "Enrico Macii", "Abelardo Pardo", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1993.580054", 4], ["Representation and symbolic manipulation of linearly inductive Boolean functions.", ["Aarti Gupta", "Allan L. Fisher"], "https://doi.org/10.1109/ICCAD.1993.580055", 8], ["Test quality and yield analysis using the DEFAM defect to fault mapper.", ["Dinesh D. Gaitonde", "Duncan M. Hank Walker"], "https://doi.org/10.1109/ICCAD.1993.580056", 4], ["Convexity-based algorithms for design centering.", ["Sachin S. Sapatnekar", "Pravin M. Vaidya", "Steve M. Kang"], "https://doi.org/10.1109/ICCAD.1993.580057", 4], ["Style: a technology-independent approach to statistical design.", ["Julie Chen", "Andrew T. Yang"], "https://doi.org/10.1109/ICCAD.1993.580058", 5], ["Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits.", ["Kerry S. Lowe", "P. Glenn Gulak"], "https://doi.org/10.1109/ICCAD.1993.580059", 4], ["A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area.", ["Weitong Chuang", "Sachin S. Sapatnekar", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1993.580060", 4], ["Efficient estimation of dynamic power consumption under a real delay model.", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1993.580061", 5], ["Architecture and routability analysis for row-based FPGAs.", ["Massoud Pedram", "Bahman S. Nobandegani", "Bryan Preas"], "https://doi.org/10.1109/ICCAD.1993.580062", 6], ["Partitioning with cone structures.", ["Gabriele Saucier", "Daniel R. Brasen", "J. P. Hiol"], "https://doi.org/10.1109/ICCAD.1993.580063", 4], ["Polynomial algorithms for the synthesis for hazard-free circuits from signal transition graphs.", ["Enric Pastor", "Jordi Cortadella"], "https://doi.org/10.1109/ICCAD.1993.580065", 5], ["Unifying synchronous/asynchronous state machine synthesis.", ["Kenneth Y. Yun", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1993.580066", 6], ["Efficient verification of determinate speed-independent circuits.", ["Peter A. Beerel", "Jerry R. Burch", "Teresa H. Y. Meng"], "https://doi.org/10.1109/ICCAD.1993.580067", 7], ["Accelerated waveform methods for parallel transient simulation of semiconductor devices.", ["Mark W. Reichelt", "Andrew Lumsdaine", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1993.580068", 5], ["An accurate grid local truncation error for device simulation.", ["Mi-Chang Chang", "Jue-Hsien Chern", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1993.580069", 8], ["A relaxation/multipole-accelerated scheme for self-consistent electromechanical analysis of complex 3-D microelectromechanical structures.", ["X. Cai", "H. Yie", "P. Osterberg", "J. Gilbert", "Stephen D. Senturia", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1993.580070", 4], ["The practical application of retiming to the design of high-performance systems.", ["Brian Lockyear", "Carl Ebeling"], "https://doi.org/10.1109/ICCAD.1993.580071", 8], ["Performance-driven partitioning using retiming and replication.", ["Lung-Tien Liu", "Minshine Shih", "Nan-Chi Chou", "Chung-Kuan Cheng", "Walter H. Ku"], "https://doi.org/10.1109/ICCAD.1993.580072", 4], ["Retiming gated-clocks and precharged circuit structures.", ["Alexander T. Ishii"], "https://doi.org/10.1109/ICCAD.1993.580073", 8], ["Sequential logic optimization by redundancy addition and removal.", ["Luis Entrena", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1993.580074", 6], ["The maximum set of permissible behaviors for FSM networks.", ["Yosinori Watanabe", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1993.580075", 5], ["Input don't care sequences in FSM networks.", ["Huey-Yih Wang", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1993.580076", 8], ["A flexible statistical model for CAD of submicrometer analog CMOS integrated circuits.", ["Christopher Michael", "Christopher J. Abel", "C. S. Teng"], "https://doi.org/10.1109/ICCAD.1993.580077", 4], ["Macromodeling of the A.C. characteristics of CMOS Op-amps.", ["Pradip Mandal", "V. Visvanathan"], "https://doi.org/10.1109/ICCAD.1993.580078", 7], ["Nyquist data converter testing and yield analysis using behavioral simulation.", ["Edward W. Y. Liu", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580079", 8], ["Run-time requirement tracing.", ["Andrea Casotto"], "https://doi.org/10.1109/ICCAD.1993.580080", 6], ["A flow-based user interface for efficient execution of the design cycle.", ["K. Olav ten Bosch", "Pieter van der Wolf", "Peter Bingley"], "https://doi.org/10.1109/ICCAD.1993.580081", 8], ["A visual design environment.", ["Eric J. Golin", "Annette C. Feng", "Linus Huang", "Eric Hughes"], "https://doi.org/10.1109/ICCAD.1993.580082", 4], ["New faster Kernighan-Lin-type graph-partitioning algorithms.", ["Shantanu Dutt"], "https://doi.org/10.1109/ICCAD.1993.580083", 8], ["An algorithm for improving partitions of pin-limited multi-chip systems.", ["Mark Beardslee", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580084", 8], ["Transforming an arbitrary floorplan into a sliceable one.", ["Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1993.580085", 4], ["State look ahead technique for cycle optimization of interacting finite state Moore machines.", ["Wolfgang Ecker", "M. Hofmeister"], "https://doi.org/10.1109/ICCAD.1993.580086", 6], ["Retiming sequential circuits for low power.", ["Jose C. Monteiro", "Srinivas Devadas", "Abhijit Ghosh"], "https://doi.org/10.1109/ICCAD.1993.580087", 5], ["A symbolic algorithm for maximum flow in 0-1 networks.", ["Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1993.580088", 4], ["Generalized constraint generation for analog circuit design.", ["Edoardo Charbon", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1993.580089", 7], ["Latchup-aware placement and parasitic-bounded routing of custom analog cells.", ["Bulent Basaran", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1109/ICCAD.1993.580090", 7], ["A unified approach to simulating electrical and thermal substrate coupling interactions in ICs.", ["Nishath K. Verghese", "Sang-Soo Lee", "David J. Allstot"], "https://doi.org/10.1109/ICCAD.1993.580091", 5], ["Test generation for path delay faults based on learning.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1993.580092", 8], ["Test generation for multiple faults based on parallel vector pair analysis.", ["Seiji Kajihara", "Tetsuji Sumioka", "Kozo Kinoshita"], "https://doi.org/10.1109/ICCAD.1993.580093", 4], ["Boolean algebraic test generation using a distributed system.", ["Debashis Bhattacharya", "Prathima Agrawal"], "https://doi.org/10.1109/ICCAD.1993.580094", 4], ["Scheduling a minimum dependence in FSMs.", ["Steve C.-Y. Huang", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1993.580095", 4], ["High throughput pipelined data path synthesis by conserving the regularity of nested loops.", ["Yuan-Long Jeang", "Yu-Chin Hsu", "Jhing-Fa Wang", "Jau-Yien Lee"], "https://doi.org/10.1109/ICCAD.1993.580096", 4], ["Execution interval analysis under resource constraints.", ["Adwin H. Timmer", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1993.580097", 6], ["Inverter minimization in multi-level logic networks.", ["Alok Jain", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1993.580098", 4], ["A simple algorithm for fanout optimization using high-performance buffer libraries.", ["K. Kodandapani", "Joel Grodstein", "Antun Domic", "Herve J. Touati"], "https://doi.org/10.1109/ICCAD.1993.580099", 6], ["Boolean matching for full-custom ECL gates.", ["Robert N. Mayo", "Herve J. Touati"], "https://doi.org/10.1109/ICCAD.1993.580100", 6], ["Switch module design with application to two-dimensional segmentation design.", ["Kai Zhu", "D. F. Wong", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.1993.580101", 6], ["Routing for symmetric FPGAs and FPICs.", ["Yachyang Sun", "Ting-Chi Wang", "Chak-Kuen Wong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1993.580102", 5], ["A new generalized row-based global router.", ["William Swartz", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1993.580103", 8], ["On diagnosis and correction of design errors.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1993.580104", 8], ["Fault dictionary compression and equivalence class computation for sequential circuits.", ["Paul G. Ryan", "W. Kent Fuchs", "Irith Pomeranz"], "https://doi.org/10.1109/ICCAD.1993.580105", 4], ["Tri-state bus conflict checking method for ATPG using BDD.", ["Yasushi Koseko", "Takuji Ogihara", "Shinichi Murai"], "https://doi.org/10.1109/ICCAD.1993.580106", 4], ["Instruction set mapping for performance optimization.", ["Miguel R. Corazao", "Marwan A. Khalaf", "Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1109/ICCAD.1993.580107", 4], ["Quadratic zero-one programming based synthesis of application specific data paths.", ["Werner Geurts", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1993.580108", 4], ["An ASIP instruction set optimization algorithm with functional module sharing constraint.", ["Alauddin Alomary", "Takeharu Nakata", "Yoshimichi Honma", "Masaharu Imai", "Nobuyuki Hikichi"], "https://doi.org/10.1109/ICCAD.1993.580109", 7], ["Verification of large synthesized designs.", ["Daniel Brand"], "https://doi.org/10.1109/ICCAD.1993.580110", 4], ["HANNIBAL: an efficient tool for logic verification based on recursive learning.", ["Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1993.580111", 6], ["Probabilistic construction and manipulation of free Boolean diagrams.", ["Amelia Shen", "Srinivas Devadas", "Abhijit Ghosh"], "https://doi.org/10.1109/ICCAD.1993.580112", 40], ["Tree-based mapping of algorithms to predefined structures.", ["Peter Marwedel"], "https://doi.org/10.1109/ICCAD.1993.580119", 8], ["Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors.", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1109/ICCAD.1993.580120", 6], ["Rapid prototyping of microprocessor-based systems.", ["Raj S. Mitra", "Biswaroop Guha", "Anupam Basu"], "https://doi.org/10.1109/ICCAD.1993.580121", 4], ["Boolean factorization using multiple-valued minimization.", ["Stan Y. Liao", "Srinivas Devadas", "Abhijit Ghosh"], "https://doi.org/10.1109/ICCAD.1993.580122", 6], ["Modeling hierarchical combinational circuits.", ["Jerry R. Burch", "David L. Dill", "Elizabeth Wolf", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1993.580149", 6], ["Analysis of cyclic combinational circuits.", ["Sharad Malik"], "https://doi.org/10.1109/ICCAD.1993.580150", 8], ["Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models.", ["Qing Zhu", "Wayne Wei-Ming Dai", "Joe G. Xi"], "https://doi.org/10.1109/ICCAD.1993.580151", 6], ["Optimal wiresizing under the distributed Elmore delay model.", ["Jason Cong", "Kwok-Shing Leung"], "https://doi.org/10.1109/ICCAD.1993.580152", 6], ["An efficient algorithm for the net matching problem.", ["Robert J. Carragher", "Chung-Kuan Cheng", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1993.580153", 5], ["Logic partitioning to pseudo-exhaustive test for BIST design.", ["Chien-In Henry Chen", "Joel T. Yuen"], "https://doi.org/10.1109/ICCAD.1993.580154", 4], ["Cellular automata based synthesis of easily and fully testable FSMs.", ["Dipanwita Roy Chowdhury", "Supratik Chakraborty", "B. Vamsi", "B. Pal Chaudhuri"], "https://doi.org/10.1109/ICCAD.1993.580155", 4], ["Unifying test and diagnosis of interconnects and logic clusters in partial boundary scan boards.", ["Meryem Marzouki", "Marcelo Lubaszewski", "Mohamed Hedi Touati"], "https://doi.org/10.1109/ICCAD.1993.580156", 4], ["Sizing and verification of communication buffers for communicating processes.", ["Tilman Kolks", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1993.580157", 5], ["Buffer assignment for data driven architectures.", ["Dhiraj K. Pradhan", "Mitrajit Chatterjee", "Savita Banerjee"], "https://doi.org/10.1109/ICCAD.1993.580158", 4], ["Exact evaluation of memory size for multi-dimensional signal processing systems.", ["Florin Balasa", "Francky Catthoor", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1993.580159", 4], ["Maximum projections of don't care conditions in a Boolean network.", ["Ted Stanion", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1993.580160", 6], ["Detection of symmetry of Boolean functions represented by ROBDDs.", ["Dirk Moller", "Janett Mohnke", "Michael Weber"], "https://doi.org/10.1109/ICCAD.1993.580161", 5], ["FGILP: an integer linear program solver based on function graphs.", ["Yung-Te Lai", "Massoud Pedram", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.1993.580162", 5], ["Minimum crosstalk channel routing.", ["Tong Gao", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1993.580163", 5], ["A spacing algorithm for performance enhancement and cross-talk reduction.", ["Kamal Chaudhary", "Akira Onozawa", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1993.580164", 6], ["A graph-based simplex algorithm for minimizing the layout size and the delay on timing critical paths.", ["Lih-Yang Wang", "Yen-Tai Lai", "Bin-Da Liu", "Ting-Chung Chang"], "https://doi.org/10.1109/ICCAD.1993.580165", 6], ["Reconfigurable scan chains: a novel approach to reduce test application time.", ["Sridhar Narayanan", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1993.580166", 6], ["Augmented partial reset.", ["Ben Mathew", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1993.580167", 4], ["Merging multiple FSM controllers for DFT/BIST hardware.", ["Debaditya Mukherjee", "Massoud Pedram", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1993.580168", 6], ["Allocation of multiport memories for hierarchical data stream.", ["Paul E. R. Lippens", "Jef L. van Meerbergen", "Wim F. J. Verhaegh", "Albert van der Werf"], "https://doi.org/10.1109/ICCAD.1993.580169", 8], ["Behavior tables: a basis for system representation and transformational system synthesis.", ["Kamlesh Rath", "M. Esen Tuna", "Steven D. Johnson"], "https://doi.org/10.1109/ICCAD.1993.580170", 5], ["A general consistency technique for increasing the controllability of high level synthesis tools.", ["Lawrence F. Arnstein", "Donald E. Thomas"], "https://doi.org/10.1109/ICCAD.1993.580171", 4], ["Efficient modeling of switch-level networks containing undetermined logic node states.", ["Peter Dahlgren", "Peter Liden"], "https://doi.org/10.1109/ICCAD.1993.580172", 7], ["Piecewise linear models for Rsim.", ["Russell Kao", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1993.580173", 6], ["Parallel multi-delay simulation.", ["Yun Sik Lee", "Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.1993.580174", 4], ["Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures.", ["Arjan J. van Genderen", "N. P. van der Meijs"], "https://doi.org/10.1109/ICCAD.1993.580175", 6], ["A fast algorithm for VLSI net extraction.", ["Mario A. Lopez", "Ravi Janardan", "Sartaj K. Sahni"], "https://doi.org/10.1109/ICCAD.1993.580176", 5], ["A new feed-through assignment algorithm based on a flow model.", ["Takumi Okamoto", "Masaki Ishikawa", "Tomoyuki Fujita"], "https://doi.org/10.1109/ICCAD.1993.580177", 4]]