

<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>《第十九章》ADDA 测试实验 &mdash; ZYNQ MPSoC开发平台FPGA教程 1.0 文档</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/sphinx_highlight.js"></script>
        <script src="../_static/translations.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="《第二十章》AD9767 双通道正弦波产生实验" href="ad9767_d.html" />
    <link rel="prev" title="《第十八章》AD9238 双通道波形显示实验" href="ad9238_d.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> ZYNQ MPSoC开发平台FPGA教程
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption" role="heading"><span class="caption-text">公司简介</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="about_alinx.html">关于ALINX</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">AXU3EG型号板卡教程</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="introduction.html">引文</a></li>
<li class="toctree-l1"><a class="reference internal" href="Ultrascale_MPSoC.html">《第一章》Ultrascale+ MPSoC 介绍</a></li>
<li class="toctree-l1"><a class="reference internal" href="Hardware_introduction.html">《第二章》开发板硬件介绍</a></li>
<li class="toctree-l1"><a class="reference internal" href="verilog_base.html">《第三章》Verilog 基础模块介绍</a></li>
<li class="toctree-l1"><a class="reference internal" href="pl_led.html">《第四章》PL的“Hello world”LED 实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="pll.html">《第五章》Vivado 下 PLL 实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="ram.html">《第六章》FPGA 片内 RAM 测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="rom.html">《第七章》FPGA 片内 ROM 测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="fifo.html">《第八章》FPGA 片内 FIFO 读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="key.html">《第九章》Vivado 下按键实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="pwm.html">《第十章》PWM 呼吸灯实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="uart.html">《第十一章》UART 实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="rs485.html">《第十二章》RS485 实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="pl_ddr4.html">《第十三章》PL 端 DDR4 读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="hdmi_out.html">《第十四章》HDMI 输出实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="hdmi_char.html">《第十五章》HDMI 字符显示实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="7lcd.html">《第十六章》7 寸液晶屏显示实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="ad7606.html">《第十七章》AD7606 多通道波形显示实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="ad9238_d.html">《第十八章》AD9238 双通道波形显示实验</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">《第十九章》ADDA 测试实验</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id1">19.1硬件介绍</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#da">19.1.1 数模转换(DA)电路</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ad">19.1.2 模数转换(AD)电路</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id2">19.2程序设计</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id3">19.3实验现象</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="ad9767_d.html">《第二十章》AD9767 双通道正弦波产生实验</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">AXU3EG常见问题</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="problem.html">PROBLEM</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Alinx版权</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="IP.html">版权说明</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">ZYNQ MPSoC开发平台FPGA教程</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>《第十九章》ADDA 测试实验</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../_sources/src/adda.rst.txt" rel="nofollow"> 查看页面源码</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <img alt="../_images/88.png" src="../_images/88.png" />
<section id="adda">
<h1>《第十九章》ADDA 测试实验<a class="headerlink" href="#adda" title="此标题的永久链接">¶</a></h1>
<p><strong>实验Vivado工程为“an108_adda_hdmi_test”。</strong></p>
<p>本实验练习使用ADC和DAC,实验中使用的ADDA模块型号为AN108,ADC最大采样率32Mhz,精度为8位,DAC最大采样率125Mhz,精度为8位。实验中用DAC输出正弦波,然后使用ADC采集并把波形在HDMI显示器显示。</p>
<img alt="../_images/image119.png" class="align-center" src="../_images/image119.png" />
<p>ADDA模块</p>
<img alt="../_images/image215.png" class="align-center" src="../_images/image215.png" />
<p>实验预期结果</p>
<section id="id1">
<h2>19.1硬件介绍<a class="headerlink" href="#id1" title="此标题的永久链接">¶</a></h2>
<img alt="../_images/image39.png" class="align-center" src="../_images/image39.png" />
<section id="da">
<h3>19.1.1 数模转换(DA)电路<a class="headerlink" href="#da" title="此标题的永久链接">¶</a></h3>
<p>如硬件结构图所示,DA电路由高速DA芯片、7阶巴特沃斯低通滤波器、幅度调节电路和信号输出接口组成。</p>
<p>我们使用的高速DA芯片是AD公司推出的AD9708。AD9708是8位,125MSPS的DA转换芯片,内置1.2V参考电压,差分电流输出。芯片内部结构图如下图所示</p>
<img alt="../_images/image46.png" class="align-center" src="../_images/image46.png" />
<p>AD9708芯片差分输出以后,为了防止噪声干扰,电路中接入了7阶巴特沃斯低通滤波器,带宽为40MHz,频率响应如下图所示</p>
<img alt="../_images/image56.png" class="align-center" src="../_images/image56.png" />
<p>滤波器参数如下图所示</p>
<img alt="../_images/image66.png" class="align-center" src="../_images/image66.png" />
<p>滤波器之后,我们使用了2片高性能145MHz带宽的运放AD8056,实现差分变单端,以及幅度调节等功能,使整个电路性能得到了最大限度的提升。幅度调节,使用的是5K的电位器,最终的输出范围是-5V~5V(10Vpp)。</p>
<p><em>注:由于电路器的精度不是很精确,最终的输出有一定误差,有可能波形幅度不能达到10Vpp,也有可能出现波形削顶等问题,这些都属正常情况。</em></p>
</section>
<section id="ad">
<h3>19.1.2 模数转换(AD)电路<a class="headerlink" href="#ad" title="此标题的永久链接">¶</a></h3>
<p>如硬件结构图中所示,AD电路由高速AD芯片、衰减电路和信号输入接口组成。</p>
<p>我们使用的高速AD芯片是由AD公司推出的8位,最大采样率32MSPS的AD9280芯片。内部结构图如下图所示</p>
<img alt="../_images/image76.png" class="align-center" src="../_images/image76.png" />
<p>根据下图的配置,我们将AD电压输入范围设置为:0V~2V</p>
<img alt="../_images/image85.png" class="align-center" src="../_images/image85.png" />
<p>在信号进入AD芯片之前,我们用一片AD8056芯片构建了衰减电路,接口的输入范围是-5V~+5V(10Vpp)。衰减以后,输入范围满足AD芯片的输入范围(0~2V)。转换公式如下:</p>
<img alt="../_images/image95.png" class="align-center" src="../_images/image95.png" />
<p>当输入信号Vin=5(V)的时候,输入到AD的信号Vad=2(V);
当输入信号Vin=-5(V)的时候,输入到AD的信号Vad=0(V);</p>
</section>
</section>
<section id="id2">
<h2>19.2程序设计<a class="headerlink" href="#id2" title="此标题的永久链接">¶</a></h2>
<p>本实验程序设计跟AN706波形显示实验基本类似,只是ADDA模块是单通道的AD,这里只是一路采集波形的叠加。另外FPGA通过ROM IP产生正弦波数据输出到DA芯片进行DA转换,产生正选波模拟信号,用户只有用BNC线把模块的AD和DA端口连接起来就形成环路。这样HDMI显示器上显示的就是DA正选波的信号了。</p>
<img alt="../_images/image105.png" class="align-center" src="../_images/image105.png" />
<p>ad9280_sample模块主要完成ad9280的AD 8位数据采集和转换,每次采集1280个数据,然后等待一段时间再继续采集下次的1280个数据。</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28.6%" />
<col style="width: 14.3%" />
<col style="width: 14.3%" />
<col style="width: 42.9%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>信号名称</p></th>
<th class="head"><p>方向</p></th>
<th class="head"><p>宽度(bit)</p></th>
<th class="head"><p>说明</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>adc_clk</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>adc系统时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>异步复位,高复位</p></td>
</tr>
<tr class="row-even"><td><p>adc_data</p></td>
<td><p>in</p></td>
<td><p>8</p></td>
<td><p>ADC数据输入</p></td>
</tr>
<tr class="row-odd"><td><p>adc_buf_wr</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>ADC数据写使能</p></td>
</tr>
<tr class="row-even"><td><p>adc_buf_addr</p></td>
<td><p>out</p></td>
<td><p>12</p></td>
<td><p>ADC数据写地址</p></td>
</tr>
<tr class="row-odd"><td><p>adc_buf_data</p></td>
<td><p>out</p></td>
<td><p>8</p></td>
<td><p>无符号8位ADC数据</p></td>
</tr>
</tbody>
</table>
<p>ad9280_sample模块端口</p>
<p>grid_display模块主要完成视频图像的网格线叠加,本实验将彩条视频输入,然后叠加一个网格后输出, 这一块网格区域提供给后面的波形显示模块使用,这个网格区域是位于显示器水平方向(从左到右)从9到1018,垂直方向(从上到下)从9到308的视频显示位置。</p>
<img alt="../_images/image1110.png" class="align-center" src="../_images/image1110.png" />
<table class="docutils align-default">
<colgroup>
<col style="width: 28.6%" />
<col style="width: 14.3%" />
<col style="width: 14.3%" />
<col style="width: 42.9%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>信号名称</p></th>
<th class="head"><p>方向</p></th>
<th class="head"><p>宽度(bit)</p></th>
<th class="head"><p>说明</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>pclk</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>像素时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst_n</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>异步复位,低电平复位</p></td>
</tr>
<tr class="row-even"><td><p>i_hs</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频行同步输入</p></td>
</tr>
<tr class="row-odd"><td><p>i_vs</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频场同步输入</p></td>
</tr>
<tr class="row-even"><td><p>i_de</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频数据有效输入</p></td>
</tr>
<tr class="row-odd"><td><p>i_data</p></td>
<td><p>in</p></td>
<td><p>24</p></td>
<td><p>视频数据输入</p></td>
</tr>
<tr class="row-even"><td><p>o_hs</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>带网格视频行同步输出</p></td>
</tr>
<tr class="row-odd"><td><p>o_vs</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>带网格视频场同步输出</p></td>
</tr>
<tr class="row-even"><td><p>o_de</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>带网格视频数据有效输出</p></td>
</tr>
<tr class="row-odd"><td><p>o_data</p></td>
<td><p>out</p></td>
<td><p>24</p></td>
<td><p>带网格视频数据输出</p></td>
</tr>
</tbody>
</table>
<p>grid_display模块端口</p>
<p>wav_display显示模块主要是完成波形数据的叠加显示,模块内含有一个双口ram,写端口是由ADC采集模块写入,读端口是显示模块。在网格显示区域有效的时候,每行显示都会读取RAM中存储的AD数据值,跟Y坐标比较来判断显示波形或者不显示。</p>
<img alt="../_images/image124.png" class="align-center" src="../_images/image124.png" />
<table class="docutils align-default">
<colgroup>
<col style="width: 28.6%" />
<col style="width: 14.3%" />
<col style="width: 14.3%" />
<col style="width: 42.9%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>信号名称</p></th>
<th class="head"><p>方向</p></th>
<th class="head"><p>宽度(bit)</p></th>
<th class="head"><p>说明</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>pclk</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>像素时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst_n</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>异步复位,低电平复位</p></td>
</tr>
<tr class="row-even"><td><p>wave_color</p></td>
<td><p>in</p></td>
<td><p>24</p></td>
<td><p>波形颜色,rgb</p></td>
</tr>
<tr class="row-odd"><td><p>adc_clk</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>adc模块时钟</p></td>
</tr>
<tr class="row-even"><td><p>adc_buf_wr</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>adc数据写使能</p></td>
</tr>
<tr class="row-odd"><td><p>adc_buf_addr</p></td>
<td><p>in</p></td>
<td><p>12</p></td>
<td><p>adc数据写地址</p></td>
</tr>
<tr class="row-even"><td><p>adc_buf_data</p></td>
<td><p>in</p></td>
<td><p>8</p></td>
<td><p>adc数据,无符号数</p></td>
</tr>
<tr class="row-odd"><td><p>i_hs</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频行同步输入</p></td>
</tr>
<tr class="row-even"><td><p>i_vs</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频场同步输入</p></td>
</tr>
<tr class="row-odd"><td><p>i_de</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频数据有效输入</p></td>
</tr>
<tr class="row-even"><td><p>i_data</p></td>
<td><p>in</p></td>
<td><p>24</p></td>
<td><p>视频数据输入</p></td>
</tr>
<tr class="row-odd"><td><p>o_hs</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>带网格视频行同步输出</p></td>
</tr>
<tr class="row-even"><td><p>o_vs</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>带网格视频场同步输出</p></td>
</tr>
<tr class="row-odd"><td><p>o_de</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>带网格视频数据有效输出</p></td>
</tr>
<tr class="row-even"><td><p>o_data</p></td>
<td><p>out</p></td>
<td><p>24</p></td>
<td><p>带网格视频数据输出</p></td>
</tr>
</tbody>
</table>
<p>wav_display模块端口</p>
<p>timing_gen_xy模块为其它模块的子模块,完成视频图像的坐标生成,x坐标,从左到右增大,y坐标从上到下增大。</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28.6%" />
<col style="width: 14.3%" />
<col style="width: 14.3%" />
<col style="width: 42.9%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>信号名称</p></th>
<th class="head"><p>方向</p></th>
<th class="head"><p>宽度(bit)</p></th>
<th class="head"><p>说明</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>clk</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>系统时钟</p></td>
</tr>
<tr class="row-odd"><td><p>rst_n</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>异步复位,低电平复位</p></td>
</tr>
<tr class="row-even"><td><p>i_hs</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频行同步输入</p></td>
</tr>
<tr class="row-odd"><td><p>i_vs</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频场同步输入</p></td>
</tr>
<tr class="row-even"><td><p>i_de</p></td>
<td><p>in</p></td>
<td><p>1</p></td>
<td><p>视频数据有效输入</p></td>
</tr>
<tr class="row-odd"><td><p>i_data</p></td>
<td><p>in</p></td>
<td><p>24</p></td>
<td><p>视频数据输入</p></td>
</tr>
<tr class="row-even"><td><p>o_hs</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>视频行同步输出</p></td>
</tr>
<tr class="row-odd"><td><p>o_vs</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>视频场同步输出</p></td>
</tr>
<tr class="row-even"><td><p>o_de</p></td>
<td><p>out</p></td>
<td><p>1</p></td>
<td><p>视频数据有效输出</p></td>
</tr>
<tr class="row-odd"><td><p>o_data</p></td>
<td><p>out</p></td>
<td><p>24</p></td>
<td><p>视频数据输出</p></td>
</tr>
<tr class="row-even"><td><p>x</p></td>
<td><p>out</p></td>
<td><p>12</p></td>
<td><p>坐标x输出</p></td>
</tr>
<tr class="row-odd"><td><p>y</p></td>
<td><p>out</p></td>
<td><p>12</p></td>
<td><p>坐标y输出</p></td>
</tr>
</tbody>
</table>
<p>timing_gen_xy模块端口</p>
<p>另外在本例程中添加了一个ROM IP模块,需要对ROM IP初始化数据。这里仅介绍如何使用波形数据生成工具,在软件工具及驱动文件夹下找到工具,其图标如下所示:</p>
<img alt="../_images/image134.png" class="align-center" src="../_images/image134.png" />
<ol class="arabic simple">
<li><p>双击.exe打开工具,打开界面如下:</p></li>
</ol>
<img alt="../_images/image143.png" class="align-center" src="../_images/image143.png" />
<ol class="arabic simple" start="2">
<li><p>可以根据需要自选波形,本例程中选择正弦波,数据长度和位宽保持默认</p></li>
</ol>
<img alt="../_images/image152.png" class="align-center" src="../_images/image152.png" />
<ol class="arabic simple" start="3">
<li><p>点击保存按钮,将生成的数据文件保存到工程目录文件下(注意保存的文件类型):</p></li>
</ol>
<img alt="../_images/image162.png" class="align-center" src="../_images/image162.png" />
<ol class="arabic simple" start="4">
<li><p>保存后出现如下对话框表示保存成功,点击确定后关闭工具</p></li>
</ol>
<img alt="../_images/image172.png" class="align-center" src="../_images/image172.png" />
<p>将 .coe文件保存到生成的Rom IP核中即可,这里不再重复介绍</p>
</section>
<section id="id3">
<h2>19.3实验现象<a class="headerlink" href="#id3" title="此标题的永久链接">¶</a></h2>
<p>连接AN108的DAC输入到信号发生器的输出,这里使用的是专用屏蔽线,如果使用其他线可能会有较大干扰。</p>
<img alt="../_images/image182.png" class="align-center" src="../_images/image182.png" />
<p>AN108连接示意图</p>
<img alt="../_images/image192.png" class="align-center" src="../_images/image192.png" />
<p>硬件连接图</p>
<img alt="../_images/image215.png" class="align-center" src="../_images/image215.png" />
<img alt="../_images/888.png" src="../_images/888.png" />
<p><em>ZYNQ MPSoC开发平台FPGA教程</em>    - <a class="reference external" href="http://www.alinx.com">Alinx官方网站</a></p>
</section>
</section>


           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="ad9767_d.html" class="btn btn-neutral float-right" title="《第二十章》AD9767 双通道正弦波产生实验" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="ad9238_d.html" class="btn btn-neutral float-left" title="《第十八章》AD9238 双通道波形显示实验" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; 版权所有 2023, ALINX       http://www.alinx.com.

    </p>
  </div>
    
    
    
    利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    
    由 <a href="https://readthedocs.org">Read the Docs</a>开发. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>