MODULE ww
INPUT
  0, 1, 2;
OUTPUT  3;
STRUCTURE
  4 = not(0);
  5 = not(1);
  6 = not(2);
  0 = and(4, 1, 3);
  0 = and(4, 3, 6);
  0 = and(4, 5, 3);
  0 = and(4, 3, 6);
  0 = and(2, 4, 3);
  0 = and(2, 4, 3);
  0 = and(1, 3, 4);
  0 = and(5, 3, 4);
  1 = and(0, 5, 3);
  1 = and(4, 5, 3);
  1 = and(2, 3, 5);
  1 = and(2, 3, 5);
  1 = and(5, 3, 0);
  1 = and(5, 6, 3);
  1 = and(5, 3, 4);
  1 = and(5, 6, 3);
  2 = and(4, 1, 3);
  2 = and(4, 3, 6);
  2 = and(4, 5, 3);
  2 = and(4, 3, 6);
  2 = and(2, 4, 3);
  2 = and(2, 4, 3);
  2 = and(1, 3, 4);
  2 = and(5, 3, 4);
ENDMODULE
