
****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'c:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dadd_3_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dadd_3_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dcmp_0_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dcmp_0_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_ddiv_29_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_ddiv_29_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dmul_4_max_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dmul_4_max_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_dsub_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dsub_3_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_dsub_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_dsub_3_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_sitodp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_sitodp_4_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_sitodp_4_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_sitodp_4_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'toThreshold_ap_uitodp_4_no_dsp_8'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_uitodp_4_no_dsp_8' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'toThreshold_ap_uitodp_4_no_dsp_8'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'toThreshold_ap_uitodp_4_no_dsp_8' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 18:14:11 2015...
