==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 310.363 MB.
INFO: [HLS 200-10] Analyzing design file 'src/seq_align.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
WARNING: [HLS 207-5292] unused parameter 'dp_matrix2' (src/seq_align.cpp:215:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.79 seconds. CPU system time: 0.51 seconds. Elapsed time: 6.44 seconds; current allocated memory: 310.793 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024])' (src/seq_align.cpp:126:3)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [32], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024])' (src/seq_align.cpp:120:3)
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (src/seq_align.cpp:97:8)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (src/seq_align.cpp:112:8)
INFO: [HLS 214-186] Unrolling loop 'parallel_loop' (src/seq_align.cpp:219:15) in function 'seq_align_multiple' completely with a factor of 2 (src/seq_align.cpp:215:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (src/seq_align.cpp:97:8) in function 'seq_align' completely with a factor of 32 (src/seq_align.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (src/seq_align.cpp:112:8) in function 'seq_align' completely with a factor of 32 (src/seq_align.cpp:62:0)
INFO: [HLS 214-248] Applying array_partition to 'local_query': Complete partitioning on dimension 1. (src/seq_align.cpp:73:13)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (src/seq_align.cpp:74:13)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/seq_align.cpp:215:0)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/seq_align.cpp:215:0)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/seq_align.cpp:215:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_matrix1': Cyclic partitioning with factor 16 on dimension 1. (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix2' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_15' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_14' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_13' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_12' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_11' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_10' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_9' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_8' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_7' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_6' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_5' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_4' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_3' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_2' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_1' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating bram variable 'dp_matrix1_0' with compact=bit mode in 10-bits
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_31' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_30' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_29' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_28' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_27' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_26' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_25' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_24' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_23' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_22' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_21' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_20' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_19' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_18' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_17' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_16' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_15' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_14' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_13' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_12' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_11' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_10' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_9' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_8' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_7' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_6' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_5' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_4' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_3' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_2' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_31' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_30' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_29' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_28' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_27' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_26' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_25' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_24' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_23' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_22' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_21' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_20' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_19' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_18' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_17' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_16' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_15' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_14' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_13' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_12' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_11' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_10' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_9' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_8' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_7' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_6' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_5' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_4' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_3' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_2' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_31' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_30' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_29' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_28' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_27' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_26' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_25' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_24' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_23' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_22' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_21' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_20' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_19' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_18' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_17' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_16' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_15' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_14' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_13' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_12' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_11' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_10' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_9' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_8' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_7' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_6' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_5' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_4' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_3' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_2' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_31' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_30' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_29' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_28' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_27' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_26' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_25' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_24' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_23' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_22' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_21' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_20' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_19' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_18' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_17' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_16' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_15' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_14' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_13' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_12' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_11' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_10' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_9' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_8' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_7' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_6' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_5' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_4' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_3' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_2' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_31' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_30' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_29' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_28' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_27' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_26' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_25' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_24' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_23' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_22' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_21' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_20' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_19' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_18' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_17' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_16' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_15' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_14' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_13' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_12' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_11' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_10' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_9' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_8' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_7' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_6' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_5' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_4' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_3' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_31' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_30' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_29' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_28' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_27' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_26' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_25' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_24' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_23' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_22' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_21' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_20' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_19' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_18' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_17' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_16' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_15' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_14' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_13' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_12' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_11' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_10' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_9' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_8' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_7' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_6' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_5' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_4' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_3' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_31' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_30' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_29' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_28' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_27' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_26' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_25' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_24' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_23' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_22' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_21' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_20' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_19' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_18' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_17' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_16' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_15' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_14' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_13' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_12' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_11' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_10' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_9' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_8' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_7' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_6' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_5' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_4' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_3' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0' with compact=bit mode in 10-bits (src/seq_align.cpp:215:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.52 seconds. CPU system time: 0.53 seconds. Elapsed time: 13.18 seconds; current allocated memory: 314.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 314.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 335.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 354.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_1' (src/seq_align.cpp:76) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align.cpp:140) in function 'seq_align' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.53 seconds; current allocated memory: 407.156 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align.cpp:64:9) in function 'seq_align'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (src/seq_align.cpp:78:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 463.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 468.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 468.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_Pipeline_kernel_kernel1' (loop 'kernel_kernel1'): Unable to schedule 'load' operation ('local_reference_V_load_16', src/seq_align.cpp:126) on array 'local_reference_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'local_reference_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 17.43 seconds; current allocated memory: 567.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.05 seconds; current allocated memory: 567.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.81 seconds; current allocated memory: 567.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 567.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 567.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 567.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_76_1' pipeline 'VITIS_LOOP_76_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_76_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 567.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel_kernel1' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 572.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.65 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.75 seconds; current allocated memory: 691.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_matrix2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_address0' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_we0' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_d0' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_address1' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'seq_align_multiple/dp_matrix2_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/dp_matrix2_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
