

================================================================
== Vitis HLS Report for 'spvm_kernel_Loop_VITIS_LOOP_35_2_proc3'
================================================================
* Date:           Fri Oct 21 20:04:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|    119|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_102_p2                |         +|   0|  0|  39|          32|           1|
    |ap_condition_110                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_96_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  65|          68|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   32|         64|
    |cols_fifo_blk_n          |   9|          2|    1|          2|
    |i_fu_36                  |   9|          2|   32|         64|
    |values_fifo_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   35|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_35_2_proc3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_35_2_proc3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_35_2_proc3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_35_2_proc3|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_35_2_proc3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_35_2_proc3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_35_2_proc3|  return value|
|values_fifo_din             |  out|   32|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_num_data_valid  |   in|    2|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_fifo_cap        |   in|    2|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_full_n          |   in|    1|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_write           |  out|    1|     ap_fifo|                             values_fifo|       pointer|
|cols_fifo_din               |  out|   32|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_num_data_valid    |   in|    2|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_fifo_cap          |   in|    2|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_full_n            |   in|    1|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_write             |  out|    1|     ap_fifo|                               cols_fifo|       pointer|
|data_size                   |   in|   32|     ap_none|                               data_size|        scalar|
|values_address0             |  out|    4|   ap_memory|                                  values|         array|
|values_ce0                  |  out|    1|   ap_memory|                                  values|         array|
|values_q0                   |   in|   32|   ap_memory|                                  values|         array|
|cols_address0               |  out|    4|   ap_memory|                                    cols|         array|
|cols_ce0                    |  out|    1|   ap_memory|                                    cols|         array|
|cols_q0                     |   in|   32|   ap_memory|                                    cols|         array|
+----------------------------+-----+-----+------------+----------------------------------------+--------------+

