// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2018-2020 Oplus. All rights reserved.
 */

#ifdef BSP_SIL_PLAT_QCOM

#ifndef __SILEAD_FP_QCOM__
#define __SILEAD_FP_QCOM__

#include <linux/of_irq.h>
#include <linux/regulator/consumer.h>
#include <linux/msm_drm_notify.h>

#ifndef INIT_COMPLETION
#define INIT_COMPLETION(x)  ((x).done = 0)
#endif /* INIT_COMPLETION */
/* Qualcomm MNC platform, need define this. */
#define reinit_completion(x) INIT_COMPLETION(*(x))

#define SPI_PINCTRL_STATE_DEFAULT   "spi_default"
#define SPI_PINCTRL_STATE_SLEEP     "spi_sleep"

static irqreturn_t silfp_irq_handler(int irq, void *dev_id);
static void silfp_work_func(struct work_struct *work);
static int silfp_input_init(struct silfp_data *fp_dev);

/* -------------------------------------------------------------------- */
/*                            power supply                              */
/* -------------------------------------------------------------------- */
static void silfp_hw_poweron(struct silfp_data *fp_dev)
{
    int err = 0;
    LOG_MSG_DEBUG(INFO_LOG, "[%s] enter.\n", __func__);

#ifdef BSP_SIL_POWER_SUPPLY_REGULATOR
    /* Power control by Regulators(LDO) */
    if ( fp_dev->avdd_ldo ) {
        err = regulator_set_voltage(fp_dev->avdd_ldo, AVDD_MIN, AVDD_MAX);	/*set 2.8v*/
		 err = regulator_set_load(fp_dev->avdd_ldo, 200000);//100ma
		 if (err < 0) {
			LOG_MSG_DEBUG(INFO_LOG, "poweron: Failed to set avdd_ldo vreg mode(err:%d)\n", err);
		}
        err = regulator_enable(fp_dev->avdd_ldo);	/*enable regulator*/
        //pmic_set_register_value(PMIC_RG_VCAMA_CAL,0x0A);
    }
    if ( fp_dev->vddio_ldo ) {
        err = regulator_set_voltage(fp_dev->vddio_ldo, VDDIO_MIN, VDDIO_MAX);	/*set 1.8v*/
		 err = regulator_set_load(fp_dev->vddio_ldo, 200000);//100ma
		 if (err < 0) {
			LOG_MSG_DEBUG(INFO_LOG, "poweron: Failed to set vddio vreg mode(err:%d)\n", err);
		}
        err = regulator_enable(fp_dev->vddio_ldo);	/*enable regulator*/
        //pmic_set_register_value(PMIC_RG_VCAMA_CAL,0x0A);
    }
#endif /* BSP_SIL_POWER_SUPPLY_REGULATOR */

#ifdef BSP_SIL_POWER_SUPPLY_PINCTRL
    /* Power control by GPIOs */
    if ( fp_dev->pin.pins_avdd_h ) {
        err = pinctrl_select_state(fp_dev->pin.pinctrl, fp_dev->pin.pins_avdd_h);
    }
    if ( fp_dev->pin.pins_vddio_h ) {
        err = pinctrl_select_state(fp_dev->pin.pinctrl, fp_dev->pin.pins_vddio_h);
    }
#endif /* BSP_SIL_POWER_SUPPLY_PINCTRL */

#ifdef BSP_SIL_POWER_SUPPLY_GPIO
    if ( fp_dev->avdd_port > 0 ) {
        err = gpio_direction_output(fp_dev->avdd_port, 1);
    }
    if ( fp_dev->vddio_port > 0 ) {
        err = gpio_direction_output(fp_dev->vddio_port, 1);
    }
#endif /* BSP_SIL_POWER_SUPPLY_GPIO */
    fp_dev->power_is_off = 0;
    LOG_MSG_DEBUG(INFO_LOG, "%s: power supply ret:%d \n", __func__, err);
}

static void silfp_hw_poweroff(struct silfp_data *fp_dev) 
{
    int err = 0;
    LOG_MSG_DEBUG(INFO_LOG, "[%s] enter.\n", __func__);
#ifdef BSP_SIL_POWER_SUPPLY_REGULATOR
    /* Power control by Regulators(LDO) */
   // if ( fp_dev->avdd_ldo && (regulator_is_enabled(fp_dev->avdd_ldo) > 0)) {
   if ( (fp_dev->power_is_off == 0) && fp_dev->avdd_ldo && (regulator_is_enabled(fp_dev->avdd_ldo) > 0)) {
        regulator_disable(fp_dev->avdd_ldo);    /*disable regulator*/
		 err = regulator_set_load(fp_dev->avdd_ldo, 0);
		 if (err < 0) {
			LOG_MSG_DEBUG(INFO_LOG, "poweroff: Failed to set avdd_ldo vreg mode(err:%d)\n", err);
		}
    }
    if ( (fp_dev->power_is_off == 0) &&fp_dev->vddio_ldo && (regulator_is_enabled(fp_dev->vddio_ldo) > 0)) {
        regulator_disable(fp_dev->vddio_ldo);   /*disable regulator*/
		 err = regulator_set_load(fp_dev->vddio_ldo, 0);
		 if (err < 0) {
			LOG_MSG_DEBUG(INFO_LOG, "poweroff: Failed to set vddio vreg mode(err:%d)\n", err);
		}
    }
#endif /* BSP_SIL_POWER_SUPPLY_REGULATOR */

#ifdef BSP_SIL_POWER_SUPPLY_PINCTRL
    /* Power control by GPIOs */
    //fp_dev->pin.pins_avdd_h = NULL;
    //fp_dev->pin.pins_vddio_h = NULL;
#endif /* BSP_SIL_POWER_SUPPLY_PINCTRL */

#ifdef BSP_SIL_POWER_SUPPLY_GPIO
    if ( fp_dev->avdd_port > 0 ) {
        gpio_direction_output(fp_dev->avdd_port, 0);
    }
    if ( fp_dev->vddio_port > 0 ) {
        gpio_direction_output(fp_dev->vddio_port, 0);
    }
#endif /* BSP_SIL_POWER_SUPPLY_GPIO */
    fp_dev->power_is_off = 1;
}

static void silfp_power_deinit(struct silfp_data *fp_dev)
{
    int err = 0;
    LOG_MSG_DEBUG(INFO_LOG, "[%s] enter.\n", __func__);
#ifdef BSP_SIL_POWER_SUPPLY_REGULATOR
    /* Power control by Regulators(LDO) */
    if ( fp_dev->avdd_ldo ) {
        regulator_disable(fp_dev->avdd_ldo);	/*disable regulator*/
		 err = regulator_set_load(fp_dev->avdd_ldo, 0);
		 if (err < 0) {
			LOG_MSG_DEBUG(INFO_LOG, "deinit: Failed to set avdd_ldo vreg mode(err:%d)\n", err);
		}
        regulator_put(fp_dev->avdd_ldo);
        fp_dev->avdd_ldo = NULL;
    }
    if ( fp_dev->vddio_ldo ) {
        regulator_disable(fp_dev->vddio_ldo);	/*disable regulator*/
		 err = regulator_set_load(fp_dev->vddio_ldo, 0);
		 if (err < 0) {
			LOG_MSG_DEBUG(INFO_LOG, "deinit: Failed to set avdd_ldo vreg mode(err:%d)\n", err);
		}
        regulator_put(fp_dev->vddio_ldo);
        fp_dev->vddio_ldo = NULL;
    }
#endif /* BSP_SIL_POWER_SUPPLY_REGULATOR */

#ifdef BSP_SIL_POWER_SUPPLY_PINCTRL
    /* Power control by GPIOs */
    fp_dev->pin.pins_avdd_h = NULL;
    fp_dev->pin.pins_vddio_h = NULL;
#endif /* BSP_SIL_POWER_SUPPLY_PINCTRL */

#ifdef BSP_SIL_POWER_SUPPLY_GPIO
    if ( fp_dev->avdd_port > 0 ) {
        gpio_direction_output(fp_dev->avdd_port, 0);
        gpio_free(fp_dev->avdd_port);
        fp_dev->avdd_port = 0;
    }
    if ( fp_dev->vddio_port > 0 ) {
        gpio_direction_output(fp_dev->vddio_port, 0);
        gpio_free(fp_dev->vddio_port);
        fp_dev->vddio_port = 0;
    }
#endif /* BSP_SIL_POWER_SUPPLY_GPIO */
}

/* -------------------------------------------------------------------- */
/*                            hardware reset                            */
/* -------------------------------------------------------------------- */
static void silfp_hw_reset(struct silfp_data *fp_dev, u8 delay)
{
    LOG_MSG_DEBUG(INFO_LOG, "[%s] enter, port=%d\n", __func__, fp_dev->rst_port);

    if ( fp_dev->rst_port > 0 ) {
        gpio_direction_output(fp_dev->rst_port, 0);
        mdelay((delay?delay:1)*RESET_TIME_MULTIPLE);
        gpio_direction_output(fp_dev->rst_port, 1);

        mdelay((delay?delay:1)*RESET_TIME_MULTIPLE);
    }
}

/* -------------------------------------------------------------------- */
/*                            power  down                               */
/* -------------------------------------------------------------------- */
static void silfp_pwdn(struct silfp_data *fp_dev, u8 flag_avdd)
{
    LOG_MSG_DEBUG(INFO_LOG, "[%s] enter, port=%d\n", __func__, fp_dev->rst_port);

    if (SIFP_PWDN_FLASH == flag_avdd) {
        silfp_hw_poweroff(fp_dev);
        msleep(200*RESET_TIME_MULTIPLE);
        silfp_hw_poweron(fp_dev);
    }
    if ( fp_dev->rst_port > 0 ) {
        gpio_direction_output(fp_dev->rst_port, 0);
    }

    if (SIFP_PWDN_POWEROFF == flag_avdd) {
        silfp_hw_poweroff(fp_dev);
    }
}

/* -------------------------------------------------------------------- */
/*                         init/deinit functions                        */
/* -------------------------------------------------------------------- */
static int silfp_parse_dts(struct silfp_data* fp_dev)
{
    int ret;
#ifndef QSEE_V4
    /* Get the pinctrl node */
    fp_dev->pin.pinctrl = devm_pinctrl_get(&fp_dev->spi->dev);
    if (IS_ERR_OR_NULL(fp_dev->pin.pinctrl)) {
        LOG_MSG_DEBUG(ERR_LOG, "%s: Failed to get pinctrl\n", __func__);
        return PTR_ERR(fp_dev->pin.pinctrl);
    }

    /* Get the active setting */
    fp_dev->pin.active = pinctrl_lookup_state(fp_dev->pin.pinctrl, SPI_PINCTRL_STATE_DEFAULT);
    if (IS_ERR_OR_NULL(fp_dev->pin.active)) {
        fp_dev->pin.active = NULL;
        fp_dev->pin.pinctrl = NULL;
        LOG_MSG_DEBUG(ERR_LOG, "%s: Failed to get pinctrl state active\n",__func__);
        return PTR_ERR(fp_dev->pin.active);
    }

    /* Get power settings */
#ifdef BSP_SIL_POWER_SUPPLY_PINCTRL
    fp_dev->pin.pins_avdd_h = pinctrl_lookup_state(fp_dev->pin.pinctrl, "avdd-enable");
    if (IS_ERR_OR_NULL(fp_dev->pin.pins_avdd_h)) {
        fp_dev->pin.pins_avdd_h = NULL;
        LOG_MSG_DEBUG(ERR_LOG, "%s can't find silfp avdd-enable\n", __func__);
        // Ignore error
    }

    fp_dev->pin.pins_vddio_h = pinctrl_lookup_state(fp_dev->pin.pinctrl, "vddio-enable");
    if (IS_ERR_OR_NULL(fp_dev->pin.pins_vddio_h)) {
        fp_dev->pin.pins_vddio_h = NULL;
        LOG_MSG_DEBUG(ERR_LOG, "%s can't find silfp vddio-enable\n", __func__);
        // Ignore error
    }
#endif /* BSP_SIL_POWER_SUPPLY_PINCTRL */
#endif /* QSEE_V4 */

#ifdef BSP_SIL_POWER_SUPPLY_REGULATOR
    // Todo: use correct settings.
    fp_dev->avdd_ldo = regulator_get(&fp_dev->spi->dev, "avdd");
   // fp_dev->vddio_ldo= regulator_get(&fp_dev->spi->dev, "vddio");
#endif /* BSP_SIL_POWER_SUPPLY_REGULATOR */

#ifndef QSEE_V4
    /* Get sleep settings */
    fp_dev->pin.sleep = pinctrl_lookup_state(fp_dev->pin.pinctrl, SPI_PINCTRL_STATE_SLEEP);
    if (IS_ERR_OR_NULL(fp_dev->pin.sleep)) {
        fp_dev->pin.active = NULL;
        fp_dev->pin.pinctrl = NULL;
        LOG_MSG_DEBUG(ERR_LOG, "%s: Failed to get pinctrl state sleep\n",__func__);
        return PTR_ERR(fp_dev->pin.sleep);
    }

    /* Get iface_clk info */
    fp_dev->pin.iface_clk = clk_get(&fp_dev->spi->dev, "iface_clk");
    if (IS_ERR(fp_dev->pin.iface_clk)) {
        fp_dev->pin.active = NULL;
        fp_dev->pin.pinctrl = NULL;
        LOG_MSG_DEBUG(ERR_LOG, "%s: Failed to get iface_clk %ld\n", __func__, PTR_ERR(fp_dev->pin.iface_clk));
        return PTR_ERR(fp_dev->pin.iface_clk);
    }

    /* Get core_clk info */
    fp_dev->pin.core_clk = clk_get(&fp_dev->spi->dev, "core_clk");
    if (IS_ERR(fp_dev->pin.core_clk)) {
        fp_dev->pin.active = NULL;
        fp_dev->pin.pinctrl = NULL;
        LOG_MSG_DEBUG(ERR_LOG, "%s: Failed to get core_clk %p\n", __func__, fp_dev->pin.core_clk);
        return PTR_ERR(fp_dev->pin.core_clk);
    }
#else
    /* Get the SPI Max speed */
    ret = of_property_read_u32(fp_dev->spi->dev.of_node,"spi-max-frequency", &fp_dev->pin.max_speed_hz);
    if (ret) {
        fp_dev->pin.max_speed_hz = 0;
        LOG_MSG_DEBUG(ERR_LOG, "Error getting spi max speed\n");
    }
#endif /* QSEE_V4 */

    /* Get the QUP ID (#1-12) */
    ret = of_property_read_u32(fp_dev->spi->dev.of_node,"qcom,qup-id", &fp_dev->pin.qup_id);
    if (ret) {
        fp_dev->pin.qup_id = 0;
        LOG_MSG_DEBUG(ERR_LOG, "Error getting qup_id\n");
    }

    LOG_MSG_DEBUG(INFO_LOG, "[%s] done (%d).\n",__func__,ret);
    /*
       Grab SPI master lock for exclusive access
       call spi_bus_unlock to unlock the lock.
     */
    //spi_bus_lock(fp_dev->spi->master);
    return ret;
}

#ifndef QSEE_V4
static int spi_set_pinctrl(struct silfp_data* fp_dev, bool active)
{
    int ret = -1;

    if ( IS_ERR_OR_NULL(fp_dev->pin.pinctrl) || IS_ERR_OR_NULL(fp_dev->pin.active)) {
        LOG_MSG_DEBUG(ERR_LOG, "%s: not support\n", __func__);
        return ret;
    }
    if (active) { /* Change to active settings */
        ret = pinctrl_select_state(fp_dev->pin.pinctrl, fp_dev->pin.active);
    } else {
        ret = pinctrl_select_state(fp_dev->pin.pinctrl, fp_dev->pin.sleep);
    }

    LOG_MSG_DEBUG(INFO_LOG, "%s: pinctrl_select_state ret:%d Setting:%d\n", __func__, ret, active);
    return ret;
}

static int spi_set_clks(struct silfp_data* fp_dev, bool enable)
{
    int ret = -1;
    int clk = 19200000;

    if ( IS_ERR_OR_NULL(fp_dev->pin.pinctrl) || IS_ERR_OR_NULL(fp_dev->pin.active)) {
        LOG_MSG_DEBUG(INFO_LOG, "%s: not support\n", __func__);
        return ret;
    }
    if (enable) {
        /* Enable the spi clocks */
        ret = clk_set_rate(fp_dev->pin.core_clk, fp_dev->spi->max_speed_hz);
        if (ret) {
            while ( clk > fp_dev->spi->max_speed_hz ) {
                clk >>= 1;
            }
            if ( clk < 4800000 ) {
                clk = 4800000;
            }
            ret = clk_set_rate(fp_dev->pin.core_clk, clk);
            if ( ret ) {
                LOG_MSG_DEBUG(ERR_LOG, "%s: Error setting clk_rate:%d, ret=%d\n",__func__, clk,ret);
            } else {
                fp_dev->spi->max_speed_hz = clk;
            }
        }
        ret = clk_prepare_enable(fp_dev->pin.core_clk);
        if (ret) {
            LOG_MSG_DEBUG(ERR_LOG, "%s: Error enabling core clk, ret=%d\n",__func__,ret);
        }
        ret = clk_prepare_enable(fp_dev->pin.iface_clk);
        if (ret) {
            LOG_MSG_DEBUG(ERR_LOG, "%s: Error enabling iface clk, ret=%d\n",__func__,ret);
        }
    } else {
        /* Disable the clocks */
        clk_disable_unprepare(fp_dev->pin.iface_clk);
        clk_disable_unprepare(fp_dev->pin.core_clk);
        ret = 0;
    }

    LOG_MSG_DEBUG(DBG_LOG, "[%s] done (%d), speed = %d.\n",__func__,ret,fp_dev->spi->max_speed_hz );
    return ret;
}

static int spi_set_fabric(struct silfp_data* fp_dev, bool active)
{
    int ret;
    struct spi_master *master = fp_dev->spi->master;

    if (active) {
        ret = master->prepare_transfer_hardware(master);
    } else {
        ret = master->unprepare_transfer_hardware(master);
    }
    LOG_MSG_DEBUG(DBG_LOG, "[%s] done (%d).\n",__func__,ret);
    return ret;
}
#endif /* !QSEE_V4 */

static int silfp_set_spi(struct silfp_data *fp_dev, bool enable)
{
    int ret = -ENOENT;
#ifndef QSEE_V4
    if ( IS_ERR_OR_NULL(fp_dev->pin.pinctrl) || IS_ERR_OR_NULL(fp_dev->pin.active) || !fp_dev->pin.qup_id ) {
        LOG_MSG_DEBUG(ERR_LOG, "%s: not support!\n", __func__);
        return ret;
    }

    if ( enable && !atomic_read(&fp_dev->spionoff_count) ) {
        atomic_inc(&fp_dev->spionoff_count);
        ret = spi_set_pinctrl(fp_dev, enable);
        ret |= spi_set_fabric(fp_dev, enable);
        ret |= spi_set_clks(fp_dev, enable);
    } else if (atomic_read(&fp_dev->spionoff_count)) {
        atomic_dec(&fp_dev->spionoff_count);
        //spi_change_pipe_owner(false);
        ret = spi_set_clks(fp_dev, enable);
        ret |= spi_set_fabric(fp_dev, enable);
        ret |= spi_set_pinctrl(fp_dev, enable);
    }
#else
    LOG_MSG_DEBUG(ERR_LOG, "%s: qsee4 no needed!\n", __func__);
#endif /* !QSEE_V4 */
    return ret;
}

static int silfp_resource_init(struct silfp_data *fp_dev, struct fp_dev_init_t *dev_info)
{
    int status = 0;
    int ret;

    if (atomic_read(&fp_dev->init)) {
        atomic_inc(&fp_dev->init);
        LOG_MSG_DEBUG(DBG_LOG, "[%s] dev already init(%d).\n",__func__,atomic_read(&fp_dev->init));
        return status;
    }

    silfp_parse_dts(fp_dev);
#ifdef BSP_SIL_POWER_SUPPLY_GPIO
    fp_dev->avdd_port = of_get_named_gpio(fp_dev->spi->dev.of_node, "avdd-gpios", 0);
    fp_dev->vddio_port = of_get_named_gpio(fp_dev->spi->dev.of_node, "vddio-gpios", 0);
    if (fp_dev->avdd_port > 0 ) {
        gpio_free(fp_dev->avdd_port);
        ret = gpio_request(fp_dev->avdd_port, "SILFP_AVDD_PIN");
        if (ret < 0) {
            LOG_MSG_DEBUG(ERR_LOG, "[%s] Failed to request GPIO=%d, ret=%d",__func__,(s32)fp_dev->avdd_port, ret);
            status = -ENODEV;
            goto err_avdd;
        }
    }

    if (fp_dev->vddio_port > 0 ) {
        gpio_free(fp_dev->vddio_port);
        ret = gpio_request(fp_dev->vddio_port, "SILFP_VDDIO_PIN");
        if (ret < 0) {
            LOG_MSG_DEBUG(ERR_LOG, "[%s] Failed to request GPIO=%d, ret=%d",__func__,(s32)fp_dev->vddio_port, ret);
            status = -ENODEV;
            goto err_vddio;
        }
    }
#endif /* BSP_SIL_POWER_SUPPLY_GPIO */
    silfp_hw_poweron(fp_dev);
    fp_dev->int_port = of_get_named_gpio(fp_dev->spi->dev.of_node, "irq-gpios", 0);
    fp_dev->rst_port = of_get_named_gpio(fp_dev->spi->dev.of_node, "rst-gpios", 0);
    LOG_MSG_DEBUG(INFO_LOG, "[%s] int_port %d, rst_port %d.\n",__func__,fp_dev->int_port,fp_dev->rst_port);
    if (fp_dev->int_port > 0 ) {
        gpio_free(fp_dev->int_port);
    }

    if (fp_dev->rst_port > 0 ) {
        gpio_free(fp_dev->rst_port);
    }

    ret = gpio_request(fp_dev->int_port, "SILFP_INT_IRQ");
    if (ret < 0) {
        LOG_MSG_DEBUG(ERR_LOG, "[%s] Failed to request GPIO=%d, ret=%d",__func__,(s32)fp_dev->int_port, ret);
        status = -ENODEV;
        goto err;
    } else {
        gpio_direction_input(fp_dev->int_port);
        fp_dev->irq = gpio_to_irq(fp_dev->int_port);
        fp_dev->irq_is_disable = 0;

        ret  = request_irq(fp_dev->irq,
                           silfp_irq_handler,
                           IRQ_TYPE_EDGE_RISING, //IRQ_TYPE_LEVEL_HIGH, //irq_table[ts->int_trigger_type],
                           "silfp",
                           fp_dev);
        if ( ret < 0 ) {
            LOG_MSG_DEBUG(ERR_LOG, "[%s] Filed to request_irq (%d), ert=%d",__func__,fp_dev->irq, ret);
            status = -ENODEV;
            goto err_irq;
        } else {
            LOG_MSG_DEBUG(INFO_LOG,"[%s] Enable_irq_wake.\n",__func__);
            enable_irq_wake(fp_dev->irq);
            silfp_irq_disable(fp_dev);
        }
    }

    if (fp_dev->rst_port > 0 ) {
        ret = gpio_request(fp_dev->rst_port, "SILFP_RST_PIN");
        if (ret < 0) {
            LOG_MSG_DEBUG(ERR_LOG, "[%s] Failed to request GPIO=%d, ret=%d",__func__,(s32)fp_dev->rst_port, ret);
            status = -ENODEV;
            goto err_rst;
        } else {
            gpio_direction_output(fp_dev->rst_port, 1);
        }
    }

    if (!ret) {
        if (silfp_input_init(fp_dev)) {
            goto err_input;
        }
        atomic_set(&fp_dev->init,1);
    }
    dev_info->reserve = PKG_SIZE;
    dev_info->reserve <<= 12;
#ifdef QSEE_V4
    if (fp_dev->pin.max_speed_hz) {
        dev_info->speed = fp_dev->pin.max_speed_hz;
    }
#endif /* QSEE_V4 */

    if (dev_info && fp_dev->pin.qup_id && (fp_dev->pin.qup_id < 16)) {
        dev_info->dev_id = fp_dev->pin.qup_id;
        strncpy(dev_info->ta,TANAME,sizeof(dev_info->ta));
    }

    return status;

err_input:
    if (fp_dev->rst_port > 0 ) {
        gpio_free(fp_dev->rst_port);
    }

err_rst:
    free_irq(fp_dev->irq, fp_dev);
    gpio_direction_input(fp_dev->int_port);

err_irq:
    gpio_free(fp_dev->int_port);

#ifdef BSP_SIL_POWER_SUPPLY_GPIO
    gpio_free(fp_dev->vddio_port);
err_vddio:
    gpio_free(fp_dev->avdd_port);

err_avdd:
    fp_dev->avdd_port = 0;
    fp_dev->vddio_port = 0;
#endif /* BSP_SIL_POWER_SUPPLY_GPIO */

err:
    fp_dev->int_port = 0;
    fp_dev->rst_port = 0;

    return status;
}

#endif /* __SILEAD_FP_QCOM__ */

#endif /* BSP_SIL_PLAT_QCOM */

/* End of file spilead_fp_qcom.c */
