 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: Q-2019.12
Date   : Mon Mar 24 15:01:49 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: dataC_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cdata_wr_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  dataC_reg_6_/CK (DFFRX1)                 0.00       0.50 r
  dataC_reg_6_/Q (DFFRX1)                  0.87       1.37 r
  U1510/S (ADDFXL)                         1.00       2.37 r
  U2808/CO (ADDFXL)                        0.84       3.21 r
  U2012/S (ADDFXL)                         0.77       3.97 r
  U2871/S (ADDFXL)                         0.88       4.85 f
  U2047/S (ADDFXL)                         0.82       5.67 r
  U2067/CO (ADDFXL)                        0.84       6.51 r
  U2113/CO (ADDFXL)                        1.02       7.53 r
  U1826/Y (NOR2X1)                         0.31       7.84 f
  U1825/Y (NOR2X1)                         0.28       8.11 r
  U1696/Y (INVX2)                          0.13       8.24 f
  U1680/Y (OAI21X2)                        0.31       8.56 r
  U2954/Y (AOI21X4)                        0.19       8.75 f
  U3108/Y (OAI21X4)                        0.20       8.95 r
  U3471/Y (INVX2)                          0.37       9.32 f
  U1828/Y (OAI21X1)                        0.36       9.68 r
  U4498/Y (XNOR2X1)                        0.29       9.97 f
  U4505/Y (AO21X2)                         0.31      10.28 f
  cdata_wr_reg_7_/D (DFFRX2)               0.00      10.28 f
  data arrival time                                  10.28

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  cdata_wr_reg_7_/CK (DFFRX2)              0.00      10.40 r
  library setup time                      -0.11      10.29
  data required time                                 10.29
  -----------------------------------------------------------
  data required time                                 10.29
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
