
/home/jimple/Documents/ysyx/ysyx-workbench/am-kernels/tests/my-tests/build/flash-read-test-riscv32e-ysyxsoc.elf:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .fsbl         000000c0  30000000  30000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ssbl         00000000  80000000  80000000  000020c9  2**0
                  CONTENTS
  2 .text         000000c8  80000000  300000c0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000000  800000c8  30000189  000020c9  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .srodata.mainargs 00000001  800000c8  30000188  000020c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000007  800000c9  30000189  000020c9  2**0
                  ALLOC
  6 .bss          00000000  800000d0  30000190  00000000  2**0
                  ALLOC
  7 .comment      0000002b  00000000  00000000  000020c9  2**0
                  CONTENTS, READONLY
  8 .riscv.attributes 0000001e  00000000  00000000  000020f4  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
30000000 l    d  .fsbl	00000000 .fsbl
80000000 l    d  .ssbl	00000000 .ssbl
80000000 l    d  .text	00000000 .text
800000c8 l    d  .rodata	00000000 .rodata
800000c8 l    d  .srodata.mainargs	00000000 .srodata.mainargs
800000c9 l    d  .data	00000000 .data
800000d0 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    df *ABS*	00000000 start.o
00000000 l    df *ABS*	00000000 trm.c
800000c8 l     O .srodata.mainargs	00000001 mainargs
00000000 l    df *ABS*	00000000 flash-read-test.c
800000d0 g       .data	00000000 _psram_start
80000000 g       .ssbl	00000000 _ssbl_ram_end
30000010 g     F .fsbl	000000ac _trm_init
0f001700 g       .data	00000000 _stack_pointer
800000c8 g       .text	00000000 _etext
0f000000 g       *ABS*	00000000 _pmem_start
800000d0 g       .bss	00000000 _bss_start
800000d0 g       .data	00000000 edata
0f002000 g       .data	00000000 _heap_end
800000d0 g       .data	00000000 _data_ram_end
300000c0 g       *ABS*	00000000 _test_origin
80000018 g     F .text	00000078 flash_read
800000d0 g       .bss	00000000 _bss_end
0f001800 g       .data	00000000 _heap_start
0f001000 g       .data	00000000 _stack_top
300000c0 g       .fsbl	00000000 _ssbl_origin
0f001700 g       .data	00000000 end
80000000 g     F .text	00000018 check
800000c8 g       .text	00000000 etext
30000000 g     F .fsbl	00000000 _start
00000000 g       *ABS*	00000000 _entry_offset
80000090 g     F .text	0000002c main
80000000 g       .text	00000000 _text_ram_start
800000d0 g       .data	00000000 _data
0f001700 g       .data	00000000 _end
800000bc g     F .text	0000000c halt
80000000 g       .ssbl	00000000 _ssbl_ram_start



Disassembly of section .fsbl:

30000000 <_start>:
30000000:	00000413          	li	s0,0
30000004:	df001117          	auipc	sp,0xdf001
30000008:	6fc10113          	addi	sp,sp,1788 # f001700 <_end>
3000000c:	004000ef          	jal	ra,30000010 <_trm_init>

30000010 <_trm_init>:
30000010:	ff410113          	addi	sp,sp,-12
30000014:	00112423          	sw	ra,8(sp)
30000018:	50000597          	auipc	a1,0x50000
3000001c:	fe858593          	addi	a1,a1,-24 # 80000000 <check>
30000020:	50000797          	auipc	a5,0x50000
30000024:	fe078793          	addi	a5,a5,-32 # 80000000 <check>
30000028:	02b7f263          	bgeu	a5,a1,3000004c <_trm_init+0x3c>
3000002c:	00000717          	auipc	a4,0x0
30000030:	09470713          	addi	a4,a4,148 # 300000c0 <_ssbl_origin>
30000034:	00072603          	lw	a2,0(a4)
30000038:	00078693          	mv	a3,a5
3000003c:	00478793          	addi	a5,a5,4
30000040:	00c6a023          	sw	a2,0(a3)
30000044:	00470713          	addi	a4,a4,4
30000048:	feb7e6e3          	bltu	a5,a1,30000034 <_trm_init+0x24>
3000004c:	50000597          	auipc	a1,0x50000
30000050:	08458593          	addi	a1,a1,132 # 800000d0 <_bss_end>
30000054:	50000797          	auipc	a5,0x50000
30000058:	fac78793          	addi	a5,a5,-84 # 80000000 <check>
3000005c:	02b7f263          	bgeu	a5,a1,30000080 <_trm_init+0x70>
30000060:	00000717          	auipc	a4,0x0
30000064:	06070713          	addi	a4,a4,96 # 300000c0 <_ssbl_origin>
30000068:	00072603          	lw	a2,0(a4)
3000006c:	00078693          	mv	a3,a5
30000070:	00478793          	addi	a5,a5,4
30000074:	00c6a023          	sw	a2,0(a3)
30000078:	00470713          	addi	a4,a4,4
3000007c:	feb7e6e3          	bltu	a5,a1,30000068 <_trm_init+0x58>
30000080:	100007b7          	lui	a5,0x10000
30000084:	f8000713          	li	a4,-128
30000088:	00e781a3          	sb	a4,3(a5) # 10000003 <_heap_end+0xffe003>
3000008c:	00100713          	li	a4,1
30000090:	00e78023          	sb	a4,0(a5)
30000094:	000780a3          	sb	zero,1(a5)
30000098:	00300713          	li	a4,3
3000009c:	00e781a3          	sb	a4,3(a5)
300000a0:	50000517          	auipc	a0,0x50000
300000a4:	02850513          	addi	a0,a0,40 # 800000c8 <mainargs>
300000a8:	50000097          	auipc	ra,0x50000
300000ac:	fe8080e7          	jalr	-24(ra) # 80000090 <main>
300000b0:	00050513          	mv	a0,a0
300000b4:	00100073          	ebreak
300000b8:	0000006f          	j	300000b8 <_trm_init+0xa8>
300000bc:	0000                	.2byte	0x0
	...

Disassembly of section .text:

80000000 <check>:
80000000:	00050463          	beqz	a0,80000008 <check+0x8>
80000004:	00008067          	ret
80000008:	ff410113          	addi	sp,sp,-12
8000000c:	00100513          	li	a0,1
80000010:	00112423          	sw	ra,8(sp)
80000014:	0a8000ef          	jal	ra,800000bc <halt>

80000018 <flash_read>:
80000018:	00851793          	slli	a5,a0,0x8
8000001c:	0087d793          	srli	a5,a5,0x8
80000020:	030006b7          	lui	a3,0x3000
80000024:	10001737          	lui	a4,0x10001
80000028:	00d7e7b3          	or	a5,a5,a3
8000002c:	00f72223          	sw	a5,4(a4) # 10001004 <_heap_end+0xfff004>
80000030:	00072023          	sw	zero,0(a4)
80000034:	00100793          	li	a5,1
80000038:	00f72c23          	sw	a5,24(a4)
8000003c:	000017b7          	lui	a5,0x1
80000040:	14078793          	addi	a5,a5,320 # 1140 <_entry_offset+0x1140>
80000044:	00f72823          	sw	a5,16(a4)
80000048:	01072783          	lw	a5,16(a4)
8000004c:	1007f793          	andi	a5,a5,256
80000050:	fe079ce3          	bnez	a5,80000048 <flash_read+0x30>
80000054:	00072c23          	sw	zero,24(a4)
80000058:	00072783          	lw	a5,0(a4)
8000005c:	01879693          	slli	a3,a5,0x18
80000060:	0187d513          	srli	a0,a5,0x18
80000064:	00d56533          	or	a0,a0,a3
80000068:	000106b7          	lui	a3,0x10
8000006c:	0087d713          	srli	a4,a5,0x8
80000070:	f0068693          	addi	a3,a3,-256 # ff00 <_entry_offset+0xff00>
80000074:	00d77733          	and	a4,a4,a3
80000078:	00e56533          	or	a0,a0,a4
8000007c:	00879793          	slli	a5,a5,0x8
80000080:	00ff0737          	lui	a4,0xff0
80000084:	00e7f7b3          	and	a5,a5,a4
80000088:	00f56533          	or	a0,a0,a5
8000008c:	00008067          	ret

80000090 <main>:
80000090:	ff410113          	addi	sp,sp,-12
80000094:	00000513          	li	a0,0
80000098:	00112423          	sw	ra,8(sp)
8000009c:	f7dff0ef          	jal	ra,80000018 <flash_read>
800000a0:	bed50513          	addi	a0,a0,-1043
800000a4:	00153513          	seqz	a0,a0
800000a8:	f59ff0ef          	jal	ra,80000000 <check>
800000ac:	00812083          	lw	ra,8(sp)
800000b0:	00000513          	li	a0,0
800000b4:	00c10113          	addi	sp,sp,12
800000b8:	00008067          	ret

800000bc <halt>:
800000bc:	00050513          	mv	a0,a0
800000c0:	00100073          	ebreak
800000c4:	0000006f          	j	800000c4 <halt+0x8>
