

================================================================
== Vivado HLS Report for 'lenet_hls'
================================================================
* Date:           Wed Jun 17 16:36:31 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.656|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1294546|  1296402|  1294547|  1296403| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +----------+-------+---------+---------+---------+---------+---------+
        |          |       |      Latency      |      Interval     | Pipeline|
        | Instance | Module|   min   |   max   |   min   |   max   |   Type  |
        +----------+-------+---------+---------+---------+---------+---------+
        |pool1_U0  |pool1  |    41929|    41929|    41929|    41929|   none  |
        |conv1_U0  |conv1  |  1294546|  1296402|  1294546|  1296402|   none  |
        |fc3_U0    |fc3    |    10691|    10691|    10691|    10691|   none  |
        |conv2_U0  |conv2  |  1007922|  1007922|  1007922|  1007922|   none  |
        |fc1_U0    |fc1    |   902099|   902099|   902099|   902099|   none  |
        |fc2_U0    |fc2    |   122042|   122042|   122042|   122042|   none  |
        |pool2_U0  |pool2  |    15617|    15617|    15617|    15617|   none  |
        +----------+-------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        0|      -|      30|    258|
|Instance         |      557|     32|  122905|  32420|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      557|     32|  122935|  32686|
+-----------------+---------+-------+--------+-------+
|Available        |       40|     40|   16000|   8000|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |     1392|     80|     768|    408|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------+-------+---------+-------+-------+-------+
    | Instance | Module| BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------+-------+---------+-------+-------+-------+
    |conv1_U0  |conv1  |        1|      5|  66368|  20638|
    |conv2_U0  |conv2  |        5|      5|    876|   1659|
    |fc1_U0    |fc1    |      514|      5|    783|   1638|
    |fc2_U0    |fc2    |       34|      5|    748|   1445|
    |fc3_U0    |fc3    |        2|     12|   1739|   3223|
    |pool1_U0  |pool1  |        0|      0|  52202|   3008|
    |pool2_U0  |pool2  |        1|      0|    189|    809|
    +----------+-------+---------+-------+-------+-------+
    |Total     |       |      557|     32| 122905|  32420|
    +----------+-------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+------+-----+---------+
    |conv1_out_V_U  |        0|  5|  43|     2|   32|       64|
    |conv2_out_V_U  |        0|  5|  43|     2|   32|       64|
    |fc1_out_V_U    |        0|  5|  43|     2|   32|       64|
    |fc2_out_V_U    |        0|  5|  43|     2|   32|       64|
    |pool1_out_V_U  |        0|  5|  43|     2|   32|       64|
    |pool2_out_V_U  |        0|  5|  43|     2|   32|       64|
    +---------------+---------+---+----+------+-----+---------+
    |Total          |        0| 30| 258|    12|  192|      384|
    +---------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|image_in_V_dout     |  in |   32|   ap_fifo  |  image_in_V  |    pointer   |
|image_in_V_empty_n  |  in |    1|   ap_fifo  |  image_in_V  |    pointer   |
|image_in_V_read     | out |    1|   ap_fifo  |  image_in_V  |    pointer   |
|fc3_out_V_din       | out |   32|   ap_fifo  |   fc3_out_V  |    pointer   |
|fc3_out_V_full_n    |  in |    1|   ap_fifo  |   fc3_out_V  |    pointer   |
|fc3_out_V_write     | out |    1|   ap_fifo  |   fc3_out_V  |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_done             | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
+--------------------+-----+-----+------------+--------------+--------------+

