TimeQuest Timing Analyzer report for ADC_tutorial
Sat Nov 16 08:33:41 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk0'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'clk0'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'clk0'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Progagation Delay
 71. Minimum Progagation Delay
 72. Board Trace Model Assignments
 73. Input Transition Times
 74. Signal Integrity Metrics (Slow 1200mv 0c Model)
 75. Signal Integrity Metrics (Slow 1200mv 85c Model)
 76. Signal Integrity Metrics (Fast 1200mv 0c Model)
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ADC_tutorial                                                      ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk0                                               ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk0 }                                               ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|auto_generated|pll1|inclk[0] ; { inst17|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 1000.000   ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst|altpll_component|auto_generated|pll1|inclk[0]   ; { inst|altpll_component|auto_generated|pll1|clk[0] }   ;
; inst|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; 25000.000  ; 0.04 MHz  ; 0.000 ; 18750.000 ; 75.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst|altpll_component|auto_generated|pll1|inclk[0]   ; { inst|altpll_component|auto_generated|pll1|clk[1] }   ;
+----------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 208.68 MHz ; 208.68 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 241.66 MHz ; 241.66 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0]   ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 995.607 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 995.862 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 0.358 ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+----------------------------------------------------+-----------+---------------+
; Clock                                              ; Slack     ; End Point TNS ;
+----------------------------------------------------+-----------+---------------+
; clk0                                               ; 9.835     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 499.747   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 49999.751 ; 0.000         ;
+----------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                   ; To Node                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 995.607   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 4.286      ;
; 995.808   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 4.085      ;
; 995.872   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 4.021      ;
; 996.053   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.841      ;
; 996.149   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.745      ;
; 996.252   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.642      ;
; 996.284   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.615      ;
; 996.287   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.607      ;
; 996.318   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.576      ;
; 996.331   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.563      ;
; 996.347   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 3.546      ;
; 996.398   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 3.495      ;
; 996.404   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 3.489      ;
; 996.414   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.480      ;
; 996.419   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.475      ;
; 996.424   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.470      ;
; 996.441   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.453      ;
; 996.441   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.458      ;
; 996.469   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.429      ;
; 996.552   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.342      ;
; 996.569   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.330      ;
; 996.577   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.317      ;
; 996.579   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.315      ;
; 996.587   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.307      ;
; 996.594   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.300      ;
; 996.607   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.291      ;
; 996.645   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.249      ;
; 996.651   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.243      ;
; 996.684   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.210      ;
; 996.699   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.195      ;
; 996.707   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.191      ;
; 996.710   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 3.183      ;
; 996.728   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.171      ;
; 996.730   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.164      ;
; 996.757   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.137      ;
; 996.759   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.135      ;
; 996.761   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 3.132      ;
; 996.762   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 3.131      ;
; 996.826   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.072      ;
; 996.851   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.043      ;
; 996.857   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.037      ;
; 996.862   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.037      ;
; 996.864   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.035      ;
; 996.866   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.033      ;
; 996.868   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.031      ;
; 996.869   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.030      ;
; 996.871   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.028      ;
; 996.887   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.007      ;
; 996.895   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.003      ;
; 996.898   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.001      ;
; 996.902   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.992      ;
; 996.908   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.986      ;
; 996.912   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.986      ;
; 996.929   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.970      ;
; 996.936   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.963      ;
; 996.956   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.943      ;
; 997.027   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.872      ;
; 997.033   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.865      ;
; 997.039   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.860      ;
; 997.046   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.853      ;
; 997.050   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.848      ;
; 997.133   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.765      ;
; 997.135   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.764      ;
; 997.137   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.762      ;
; 997.150   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.748      ;
; 997.166   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.733      ;
; 997.190   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.709      ;
; 997.206   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.693      ;
; 997.267   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.631      ;
; 997.284   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.614      ;
; 997.503   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.396      ;
; 997.512   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.387      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[12]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[13]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[14]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.208 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[15]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.725      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
; 99995.252 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 4.681      ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.862 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.055      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.868 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.049      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.057      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.883 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.034      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.905 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 4.029      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 995.911 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 4.006      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.010 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.907      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.145 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.078     ; 3.772      ;
; 996.155 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 3.763      ;
; 996.155 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 3.763      ;
; 996.155 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 3.763      ;
; 996.155 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 3.763      ;
; 996.155 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 3.763      ;
; 996.155 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 3.763      ;
; 996.155 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 3.763      ;
; 996.155 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 3.763      ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.378 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.384 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.603      ;
; 0.384 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.603      ;
; 0.392 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.514 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.733      ;
; 0.519 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.738      ;
; 0.519 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.738      ;
; 0.522 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.741      ;
; 0.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.529 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.748      ;
; 0.530 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.532 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.751      ;
; 0.536 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.542 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.543 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.546 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.558 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.563 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.569 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.581 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.590 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.594 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.602 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.602 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.602 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.639 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.858      ;
; 0.695 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.914      ;
; 0.696 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.915      ;
; 0.702 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.921      ;
; 0.711 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.930      ;
; 0.715 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.934      ;
; 0.717 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.936      ;
; 0.794 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.797 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.799 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.806 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.025      ;
; 0.810 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.029      ;
; 0.812 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.032      ;
; 0.813 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.033      ;
; 0.814 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.814 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.033      ;
; 0.820 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.846 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.876 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.095      ;
; 0.877 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.096      ;
; 0.880 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.099      ;
; 0.885 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.119      ;
; 0.902 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.117      ;
; 0.919 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.134      ;
; 0.920 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.157      ;
; 0.922 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.156      ;
; 0.931 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.165      ;
; 0.937 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.152      ;
; 0.943 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.180      ;
; 0.943 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.943 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.943 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.946 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.166      ;
; 0.946 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.165      ;
; 0.950 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.187      ;
; 0.952 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.189      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-------+--------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.359 ; Sistema_De_Control_Prueba:inst10|fstate    ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; giro:inst5|fstate.giro_izq                 ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; subsistema_1:inst4|fstate.Idle             ; subsistema_1:inst4|fstate.Idle          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; subsistema_1:inst4|fstate.Pared_der        ; subsistema_1:inst4|fstate.Pared_der     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; subsistema_1:inst4|fstate.Pared_Izq        ; subsistema_1:inst4|fstate.Pared_Izq     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; giro:inst5|fstate.idle                     ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.392 ; Sistema_De_Control_Prueba:inst10|fstate    ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.406 ; contador_7600:inst7|fin_contador           ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.624      ;
; 0.548 ; contador_7600:inst7|count[3]               ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; contador_7600:inst7|count[1]               ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.552 ; contador_7600:inst7|count[2]               ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.568 ; contador_7600:inst7|count[13]              ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; contador_7600:inst7|count[15]              ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; contador_7600:inst7|count[5]               ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; contador_7600:inst7|count[11]              ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; contador_7600:inst7|count[19]              ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; contador_7600:inst7|count[29]              ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; contador_7600:inst7|count[6]               ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; contador_7600:inst7|count[17]              ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; contador_7600:inst7|count[21]              ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; contador_7600:inst7|count[27]              ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; contador_7600:inst7|count[31]              ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; contador_7600:inst7|count[0]               ; contador_7600:inst7|count[0]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; contador_7600:inst7|count[7]               ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; contador_7600:inst7|count[9]               ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; contador_7600:inst7|count[16]              ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; contador_7600:inst7|count[22]              ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; contador_7600:inst7|count[14]              ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; contador_7600:inst7|count[18]              ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; contador_7600:inst7|count[23]              ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; contador_7600:inst7|count[25]              ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; contador_7600:inst7|count[4]               ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; contador_7600:inst7|count[8]               ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; contador_7600:inst7|count[10]              ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; contador_7600:inst7|count[12]              ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; contador_7600:inst7|count[30]              ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; contador_7600:inst7|count[20]              ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; contador_7600:inst7|count[24]              ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; contador_7600:inst7|count[26]              ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; contador_7600:inst7|count[28]              ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.597 ; giro:inst5|fstate.idle                     ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.815      ;
; 0.634 ; contador_7600:inst7|fin_contador           ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.852      ;
; 0.635 ; contador_7600:inst7|fin_contador           ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.853      ;
; 0.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.861      ; 1.833      ;
; 0.711 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.893      ;
; 0.808 ; giro:inst5|fstate.idle                     ; contador_7600:inst7|fin_contador        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.026      ;
; 0.809 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 1.991      ;
; 0.823 ; contador_7600:inst7|count[1]               ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; contador_7600:inst7|count[3]               ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.042      ;
; 0.825 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.861      ; 2.003      ;
; 0.828 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7] ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.865      ; 2.010      ;
; 0.838 ; contador_7600:inst7|count[0]               ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; contador_7600:inst7|count[2]               ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; contador_7600:inst7|count[0]               ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; contador_7600:inst7|count[2]               ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; contador_7600:inst7|count[15]              ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.062      ;
; 0.843 ; contador_7600:inst7|count[13]              ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; contador_7600:inst7|count[5]               ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; contador_7600:inst7|count[17]              ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; contador_7600:inst7|count[11]              ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; contador_7600:inst7|count[29]              ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; contador_7600:inst7|count[19]              ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; contador_7600:inst7|count[21]              ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; contador_7600:inst7|count[7]               ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; contador_7600:inst7|count[9]               ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; contador_7600:inst7|count[27]              ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; contador_7600:inst7|count[23]              ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; contador_7600:inst7|count[25]              ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.858 ; contador_7600:inst7|count[16]              ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; contador_7600:inst7|count[6]               ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; contador_7600:inst7|count[14]              ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; contador_7600:inst7|count[18]              ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; contador_7600:inst7|count[22]              ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; contador_7600:inst7|count[12]              ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; contador_7600:inst7|count[4]               ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; contador_7600:inst7|count[10]              ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; contador_7600:inst7|count[30]              ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; contador_7600:inst7|count[8]               ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; contador_7600:inst7|count[14]              ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; contador_7600:inst7|count[16]              ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; contador_7600:inst7|count[6]               ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; contador_7600:inst7|count[28]              ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; contador_7600:inst7|count[20]              ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; contador_7600:inst7|count[26]              ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; contador_7600:inst7|count[24]              ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; contador_7600:inst7|count[18]              ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; contador_7600:inst7|count[22]              ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; contador_7600:inst7|count[12]              ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; contador_7600:inst7|count[4]               ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; contador_7600:inst7|count[10]              ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; contador_7600:inst7|count[8]               ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; contador_7600:inst7|count[28]              ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; contador_7600:inst7|count[20]              ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; contador_7600:inst7|count[26]              ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; contador_7600:inst7|count[24]              ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.887 ; Sistema_De_Control_Prueba:inst10|fstate    ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.105      ;
; 0.929 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.861      ; 2.107      ;
; 0.933 ; contador_7600:inst7|count[1]               ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.152      ;
; 0.933 ; contador_7600:inst7|count[3]               ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.152      ;
; 0.935 ; contador_7600:inst7|count[1]               ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.154      ;
+-------+--------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk0'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.851 ; 500.035      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate                                  ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                                         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq                                               ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                                   ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                                            ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                                             ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                                           ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                                      ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                                      ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                                           ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                                      ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                                      ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate                                  ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                                            ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                                             ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                                         ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq                                               ;
; 49999.847 ; 50000.031    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                                   ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49999.984 ; 49999.984    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|fstate|clk                                                        ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.giro_izq|clk                                                ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.idle|clk                                                    ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[0]|clk                                                       ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[10]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[11]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[12]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[13]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[14]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[15]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[16]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[17]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[18]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[19]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[1]|clk                                                       ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[20]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[21]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[22]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[23]|clk                                                      ;
; 49999.991 ; 49999.991    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[24]|clk                                                      ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 2.451 ; 2.442 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 7.029 ; 7.595 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 2.764 ; 2.805 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 5.610 ; 6.054 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -1.707 ; -1.705 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -2.788 ; -3.220 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -1.915 ; -1.975 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -3.208 ; -3.612 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 6.446 ; 6.463 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 5.493 ; 5.442 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 5.064 ; 5.087 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ; 3.162 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fin_giro  ; clk0       ; 5.852 ; 5.847 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fw        ; clk0       ; 5.829 ; 5.726 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; girar     ; clk0       ; 4.902 ; 4.956 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ;       ; 3.125 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 5.696 ; 5.578 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 5.058 ; 5.200 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 4.492 ; 4.439 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.691 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.689 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 2.651 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 2.649 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 4.618 ; 4.620 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 4.823 ; 4.819 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 4.465 ; 4.473 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ; 2.694 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fin_giro  ; clk0       ; 5.270 ; 5.264 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fw        ; clk0       ; 5.186 ; 5.085 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; girar     ; clk0       ; 4.310 ; 4.347 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ;       ; 2.658 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 5.039 ; 4.936 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 4.506 ; 4.640 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 3.961 ; 3.911 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.242 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.240 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 2.203 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 2.201 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 7.444 ;    ;    ; 7.877 ;
; areset     ; M0I         ; 7.662 ;    ;    ; 8.088 ;
; areset     ; M1I         ; 8.082 ;    ;    ; 8.541 ;
; areset     ; fw          ; 8.741 ;    ;    ; 9.237 ;
; areset     ; girar       ; 7.926 ;    ;    ; 8.409 ;
; areset     ; izq_der     ; 6.794 ;    ;    ; 7.234 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 7.192 ;    ;    ; 7.611 ;
; areset     ; M0I         ; 7.401 ;    ;    ; 7.813 ;
; areset     ; M1I         ; 7.802 ;    ;    ; 8.248 ;
; areset     ; fw          ; 8.437 ;    ;    ; 8.918 ;
; areset     ; girar       ; 7.652 ;    ;    ; 8.120 ;
; areset     ; izq_der     ; 6.570 ;    ;    ; 6.997 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 230.57 MHz ; 230.57 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 267.67 MHz ; 267.67 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0]   ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 996.021 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 996.264 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 0.311 ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.313 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+----------------------------------------------------+-----------+---------------+
; Clock                                              ; Slack     ; End Point TNS ;
+----------------------------------------------------+-----------+---------------+
; clk0                                               ; 9.817     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 499.743   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 49999.748 ; 0.000         ;
+----------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                   ; To Node                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 996.021   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.858      ;
; 996.191   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.688      ;
; 996.230   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.649      ;
; 996.412   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.467      ;
; 996.492   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.387      ;
; 996.582   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.297      ;
; 996.619   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.260      ;
; 996.621   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.258      ;
; 996.643   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.240      ;
; 996.662   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.217      ;
; 996.690   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.189      ;
; 996.700   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.179      ;
; 996.701   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.178      ;
; 996.709   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.170      ;
; 996.740   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.139      ;
; 996.747   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.132      ;
; 996.780   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.103      ;
; 996.789   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.090      ;
; 996.800   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 3.083      ;
; 996.828   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 3.051      ;
; 996.898   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.985      ;
; 996.905   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.974      ;
; 996.910   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.969      ;
; 996.911   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.968      ;
; 996.917   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.962      ;
; 996.921   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.958      ;
; 996.930   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.949      ;
; 996.935   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.948      ;
; 996.949   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.930      ;
; 996.991   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.888      ;
; 997.007   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.872      ;
; 997.008   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.875      ;
; 997.017   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.862      ;
; 997.023   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.856      ;
; 997.026   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.853      ;
; 997.033   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.850      ;
; 997.033   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.846      ;
; 997.042   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.837      ;
; 997.101   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.782      ;
; 997.132   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.747      ;
; 997.142   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.737      ;
; 997.151   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.728      ;
; 997.161   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.718      ;
; 997.170   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.024      ; 2.709      ;
; 997.176   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.707      ;
; 997.177   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.706      ;
; 997.178   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.705      ;
; 997.179   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.704      ;
; 997.184   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.699      ;
; 997.185   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.698      ;
; 997.192   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.691      ;
; 997.201   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.682      ;
; 997.207   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.676      ;
; 997.217   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.666      ;
; 997.219   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.664      ;
; 997.234   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.649      ;
; 997.313   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.570      ;
; 997.327   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.556      ;
; 997.331   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.552      ;
; 997.333   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.550      ;
; 997.340   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.543      ;
; 997.397   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.486      ;
; 997.423   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.460      ;
; 997.424   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.459      ;
; 997.424   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.459      ;
; 997.432   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.451      ;
; 997.465   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.418      ;
; 997.469   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.414      ;
; 997.520   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.363      ;
; 997.538   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.345      ;
; 997.715   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.168      ;
; 997.742   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.028      ; 2.141      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[12]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[13]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[14]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.663 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[15]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.278      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
; 99995.704 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 4.237      ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.264 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.663      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.270 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.657      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.313 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.614      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.330 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.611      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.334 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.593      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.351 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 3.590      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.536      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.411      ;
; 996.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.405      ;
; 996.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.405      ;
; 996.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.405      ;
; 996.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.405      ;
; 996.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.405      ;
; 996.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.405      ;
; 996.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.405      ;
; 996.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.405      ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.336 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.340 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.542      ;
; 0.342 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.542      ;
; 0.355 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.454 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.653      ;
; 0.458 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.657      ;
; 0.458 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.657      ;
; 0.466 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.468 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.468 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.667      ;
; 0.469 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.668      ;
; 0.471 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.670      ;
; 0.483 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.497 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.704      ;
; 0.506 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.510 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.710      ;
; 0.520 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.528 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.535 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.540 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.542 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.741      ;
; 0.567 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.766      ;
; 0.618 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.817      ;
; 0.619 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.818      ;
; 0.622 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.821      ;
; 0.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.838      ;
; 0.648 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.848      ;
; 0.660 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.859      ;
; 0.724 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.924      ;
; 0.734 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.948      ;
; 0.734 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.934      ;
; 0.740 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.954      ;
; 0.741 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.955      ;
; 0.743 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.745 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.945      ;
; 0.746 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.964      ;
; 0.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.965      ;
; 0.752 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.952      ;
; 0.752 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.755 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.782 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.982      ;
; 0.791 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.991      ;
; 0.792 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.992      ;
; 0.819 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.032      ;
; 0.823 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.018      ;
; 0.835 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.034      ;
; 0.836 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.037      ;
; 0.842 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.843 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.846 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.847 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.060      ;
; 0.848 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.063      ;
; 0.851 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.046      ;
; 0.851 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.064      ;
; 0.853 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.857 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.052      ;
; 0.858 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.058      ;
; 0.865 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.065      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+--------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.313 ; Sistema_De_Control_Prueba:inst10|fstate    ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; giro:inst5|fstate.giro_izq                 ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; subsistema_1:inst4|fstate.Idle             ; subsistema_1:inst4|fstate.Idle          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; subsistema_1:inst4|fstate.Pared_der        ; subsistema_1:inst4|fstate.Pared_der     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; subsistema_1:inst4|fstate.Pared_Izq        ; subsistema_1:inst4|fstate.Pared_Izq     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; giro:inst5|fstate.idle                     ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.353 ; Sistema_De_Control_Prueba:inst10|fstate    ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.551      ;
; 0.361 ; contador_7600:inst7|fin_contador           ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.559      ;
; 0.494 ; contador_7600:inst7|count[3]               ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; contador_7600:inst7|count[1]               ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.498 ; contador_7600:inst7|count[2]               ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.511 ; contador_7600:inst7|count[13]              ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; contador_7600:inst7|count[15]              ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; contador_7600:inst7|count[19]              ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; contador_7600:inst7|count[29]              ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; contador_7600:inst7|count[5]               ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; contador_7600:inst7|count[11]              ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; contador_7600:inst7|count[17]              ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; contador_7600:inst7|count[21]              ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; contador_7600:inst7|count[27]              ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; contador_7600:inst7|count[31]              ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; contador_7600:inst7|count[0]               ; contador_7600:inst7|count[0]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; contador_7600:inst7|count[6]               ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; contador_7600:inst7|count[22]              ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; contador_7600:inst7|count[16]              ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; contador_7600:inst7|count[7]               ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; contador_7600:inst7|count[9]               ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; contador_7600:inst7|count[14]              ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; contador_7600:inst7|count[18]              ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; contador_7600:inst7|count[23]              ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; contador_7600:inst7|count[25]              ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; contador_7600:inst7|count[4]               ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; contador_7600:inst7|count[12]              ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; contador_7600:inst7|count[20]              ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; contador_7600:inst7|count[28]              ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; contador_7600:inst7|count[30]              ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; contador_7600:inst7|count[8]               ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; contador_7600:inst7|count[10]              ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; contador_7600:inst7|count[24]              ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; contador_7600:inst7|count[26]              ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.532 ; giro:inst5|fstate.idle                     ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.730      ;
; 0.562 ; contador_7600:inst7|fin_contador           ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.760      ;
; 0.565 ; contador_7600:inst7|fin_contador           ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.763      ;
; 0.592 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 1.648      ;
; 0.654 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.713      ;
; 0.728 ; giro:inst5|fstate.idle                     ; contador_7600:inst7|fin_contador        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.926      ;
; 0.738 ; contador_7600:inst7|count[3]               ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.936      ;
; 0.740 ; contador_7600:inst7|count[1]               ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.938      ;
; 0.746 ; contador_7600:inst7|count[0]               ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.747 ; contador_7600:inst7|count[2]               ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.748 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 1.804      ;
; 0.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7] ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.809      ;
; 0.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7] ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.755      ; 1.810      ;
; 0.753 ; contador_7600:inst7|count[0]               ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.754 ; contador_7600:inst7|count[15]              ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; contador_7600:inst7|count[2]               ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; contador_7600:inst7|count[13]              ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; contador_7600:inst7|count[19]              ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; contador_7600:inst7|count[29]              ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; contador_7600:inst7|count[5]               ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; contador_7600:inst7|count[21]              ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; contador_7600:inst7|count[11]              ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; contador_7600:inst7|count[27]              ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; contador_7600:inst7|count[17]              ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.760 ; contador_7600:inst7|count[7]               ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; contador_7600:inst7|count[9]               ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; contador_7600:inst7|count[23]              ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; contador_7600:inst7|count[25]              ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; contador_7600:inst7|count[6]               ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.762 ; contador_7600:inst7|count[22]              ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; contador_7600:inst7|count[16]              ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; contador_7600:inst7|count[14]              ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.764 ; contador_7600:inst7|count[18]              ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; contador_7600:inst7|count[12]              ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.765 ; contador_7600:inst7|count[28]              ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; contador_7600:inst7|count[4]               ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.765 ; contador_7600:inst7|count[20]              ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; contador_7600:inst7|count[30]              ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; contador_7600:inst7|count[10]              ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; contador_7600:inst7|count[26]              ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; contador_7600:inst7|count[8]               ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; contador_7600:inst7|count[24]              ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; contador_7600:inst7|count[6]               ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.769 ; contador_7600:inst7|count[22]              ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; contador_7600:inst7|count[14]              ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; contador_7600:inst7|count[16]              ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; contador_7600:inst7|count[18]              ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; contador_7600:inst7|count[12]              ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; contador_7600:inst7|count[28]              ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; contador_7600:inst7|count[4]               ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; contador_7600:inst7|count[20]              ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; contador_7600:inst7|count[10]              ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; contador_7600:inst7|count[26]              ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; contador_7600:inst7|count[8]               ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; contador_7600:inst7|count[24]              ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.800 ; Sistema_De_Control_Prueba:inst10|fstate    ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.998      ;
; 0.827 ; contador_7600:inst7|count[3]               ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.025      ;
; 0.829 ; contador_7600:inst7|count[1]               ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.027      ;
; 0.834 ; contador_7600:inst7|count[3]               ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.032      ;
; 0.836 ; contador_7600:inst7|count[1]               ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.034      ;
+-------+--------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk0'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate                                  ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                                             ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq                                               ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                                   ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                                           ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                                      ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                                      ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate                                  ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                                             ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                                         ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq                                               ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                                   ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                                           ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                                      ;
; 49999.852 ; 50000.036    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                                      ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49999.983 ; 49999.983    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|fstate|clk                                                        ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Idle|clk                                                    ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_Izq|clk                                               ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_der|clk                                               ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.giro_izq|clk                                                ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.idle|clk                                                    ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[0]|clk                                                       ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[10]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[11]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[12]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[13]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[14]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[15]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[16]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[17]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[18]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[19]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[1]|clk                                                       ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[20]|clk                                                      ;
; 49999.988 ; 49999.988    ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[21]|clk                                                      ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 2.167 ; 2.215 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 6.244 ; 6.644 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 2.436 ; 2.534 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 4.899 ; 5.294 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -1.506 ; -1.557 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -2.402 ; -2.728 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -1.682 ; -1.782 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -2.759 ; -3.072 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 5.855 ; 5.835 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 4.959 ; 4.887 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 4.575 ; 4.566 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ; 2.839 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fin_giro  ; clk0       ; 5.334 ; 5.257 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fw        ; clk0       ; 5.294 ; 5.141 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; girar     ; clk0       ; 4.431 ; 4.458 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ;       ; 2.807 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 5.131 ; 5.096 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 4.614 ; 4.725 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 4.032 ; 4.029 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.433 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.431 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 2.396 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 2.394 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 4.166 ; 4.150 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 4.361 ; 4.326 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 4.029 ; 4.012 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ; 2.414 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fin_giro  ; clk0       ; 4.804 ; 4.729 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fw        ; clk0       ; 4.709 ; 4.563 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; girar     ; clk0       ; 3.890 ; 3.908 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ;       ; 2.381 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 4.533 ; 4.501 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 4.109 ; 4.214 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 3.549 ; 3.546 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.023 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.021 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 1.987 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 1.985 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 6.603 ;    ;    ; 6.914 ;
; areset     ; M0I         ; 6.809 ;    ;    ; 7.103 ;
; areset     ; M1I         ; 7.173 ;    ;    ; 7.508 ;
; areset     ; fw          ; 7.806 ;    ;    ; 8.128 ;
; areset     ; girar       ; 7.036 ;    ;    ; 7.401 ;
; areset     ; izq_der     ; 6.029 ;    ;    ; 6.354 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 6.370 ;    ;    ; 6.674 ;
; areset     ; M0I         ; 6.568 ;    ;    ; 6.854 ;
; areset     ; M1I         ; 6.917 ;    ;    ; 7.241 ;
; areset     ; fw          ; 7.525 ;    ;    ; 7.838 ;
; areset     ; girar       ; 6.784 ;    ;    ; 7.138 ;
; areset     ; izq_der     ; 5.822 ;    ;    ; 6.137 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 997.486 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 997.638 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 0.186 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+----------------------------------------------------+-----------+---------------+
; Clock                                              ; Slack     ; End Point TNS ;
+----------------------------------------------------+-----------+---------------+
; clk0                                               ; 9.587     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; 499.781   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0] ; 49999.784 ; 0.000         ;
+----------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                   ; To Node                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 997.486   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 2.396      ;
; 997.579   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 2.303      ;
; 997.638   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 2.244      ;
; 997.763   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 2.118      ;
; 997.816   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 2.065      ;
; 997.821   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 2.060      ;
; 997.866   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 2.015      ;
; 997.868   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.018      ;
; 997.873   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 2.009      ;
; 997.877   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 2.004      ;
; 997.880   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 2.001      ;
; 997.923   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 1.959      ;
; 997.925   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 1.957      ;
; 997.925   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.956      ;
; 997.927   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.954      ;
; 997.937   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.948      ;
; 997.940   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.941      ;
; 997.944   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.937      ;
; 997.957   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.929      ;
; 997.986   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.895      ;
; 997.990   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.891      ;
; 997.994   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.887      ;
; 998.019   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.866      ;
; 998.033   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.848      ;
; 998.039   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.842      ;
; 998.040   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.846      ;
; 998.049   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.832      ;
; 998.077   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.804      ;
; 998.079   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.802      ;
; 998.085   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.800      ;
; 998.091   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 1.791      ;
; 998.092   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 1.790      ;
; 998.094   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.035      ; 1.788      ;
; 998.096   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.785      ;
; 998.099   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.782      ;
; 998.101   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.780      ;
; 998.126   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.755      ;
; 998.129   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.757      ;
; 998.146   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.735      ;
; 998.154   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.731      ;
; 998.171   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.710      ;
; 998.173   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.708      ;
; 998.192   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.689      ;
; 998.194   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.691      ;
; 998.201   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.685      ;
; 998.202   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.034      ; 1.679      ;
; 998.203   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.683      ;
; 998.206   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.680      ;
; 998.208   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.678      ;
; 998.210   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.676      ;
; 998.212   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.674      ;
; 998.216   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.670      ;
; 998.256   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.629      ;
; 998.270   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.616      ;
; 998.276   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.609      ;
; 998.276   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.610      ;
; 998.278   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.608      ;
; 998.316   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.570      ;
; 998.331   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.555      ;
; 998.334   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10] ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.552      ;
; 998.338   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.547      ;
; 998.342   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.543      ;
; 998.345   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Idle      ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.541      ;
; 998.346   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.540      ;
; 998.348   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.538      ;
; 998.388   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.498      ;
; 998.388   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.497      ;
; 998.405   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.481      ;
; 998.411   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.474      ;
; 998.446   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.038      ; 1.439      ;
; 998.558   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_Izq ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.328      ;
; 998.560   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_der ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.326      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[12]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[13]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[14]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.289 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[15]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.661      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[0]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[1]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[2]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[3]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[4]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[5]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[9]        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[10]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
; 99997.306 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[11]       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.644      ;
+-----------+---------------------------------------------+-------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                             ; To Node                                                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.638 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.304      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.297      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.656 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.286      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.666 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.276      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.670 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.272      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.673 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 2.279      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.750 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.192      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.822 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.120      ;
; 997.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.109      ;
; 997.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.109      ;
; 997.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.109      ;
; 997.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.109      ;
; 997.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.109      ;
; 997.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.109      ;
; 997.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.109      ;
; 997.833 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.045     ; 2.109      ;
+---------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.186 ; Sistema_De_Control_Prueba:inst10|fstate     ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; giro:inst5|fstate.giro_izq                  ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; subsistema_1:inst4|fstate.Idle              ; subsistema_1:inst4|fstate.Idle          ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; subsistema_1:inst4|fstate.Pared_der         ; subsistema_1:inst4|fstate.Pared_der     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; subsistema_1:inst4|fstate.Pared_Izq         ; subsistema_1:inst4|fstate.Pared_Izq     ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; giro:inst5|fstate.idle                      ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; Sistema_De_Control_Prueba:inst10|fstate     ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.217 ; contador_7600:inst7|fin_contador            ; Sistema_De_Control_Prueba:inst10|fstate ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.234 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.013      ;
; 0.277 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.052      ;
; 0.279 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.058      ;
; 0.292 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.302 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; contador_7600:inst7|count[5]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; contador_7600:inst7|count[31]               ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[0]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[7]                ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[11]               ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[17]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[19]               ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[21]               ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[27]               ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; contador_7600:inst7|count[29]               ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[9]                ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[23]               ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; contador_7600:inst7|count[25]               ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; contador_7600:inst7|count[30]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.318 ; giro:inst5|fstate.idle                      ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.321 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.100      ;
; 0.339 ; contador_7600:inst7|fin_contador            ; giro:inst5|fstate.giro_izq              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.341 ; contador_7600:inst7|fin_contador            ; giro:inst5|fstate.idle                  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.349 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.124      ;
; 0.403 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.182      ;
; 0.419 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.194      ;
; 0.424 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11] ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.199      ;
; 0.427 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.206      ;
; 0.435 ; giro:inst5|fstate.idle                      ; contador_7600:inst7|fin_contador        ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.436 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.531      ; 1.211      ;
; 0.441 ; contador_7600:inst7|count[1]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; contador_7600:inst7|count[3]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.450 ; contador_7600:inst7|count[15]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.572      ;
; 0.451 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]  ; subsistema_1:inst4|fstate.Pared_der     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.230      ;
; 0.451 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[1]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[3]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; contador_7600:inst7|count[5]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; contador_7600:inst7|count[13]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; contador_7600:inst7|count[7]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[21]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[11]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[17]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[19]               ; contador_7600:inst7|count[20]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[29]               ; contador_7600:inst7|count[30]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; contador_7600:inst7|count[27]               ; contador_7600:inst7|count[28]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; contador_7600:inst7|count[9]                ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; contador_7600:inst7|count[23]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; contador_7600:inst7|count[25]               ; contador_7600:inst7|count[26]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; contador_7600:inst7|count[0]                ; contador_7600:inst7|count[2]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; contador_7600:inst7|count[2]                ; contador_7600:inst7|count[4]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.459 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]  ; subsistema_1:inst4|fstate.Pared_Izq     ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.238      ;
; 0.462 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[7]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[15]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[17]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[9]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[23]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.243      ;
; 0.464 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[5]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[13]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[30]               ; contador_7600:inst7|count[31]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[11]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[18]               ; contador_7600:inst7|count[19]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[21]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; contador_7600:inst7|count[24]               ; contador_7600:inst7|count[25]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; contador_7600:inst7|count[26]               ; contador_7600:inst7|count[27]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; contador_7600:inst7|count[28]               ; contador_7600:inst7|count[29]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; contador_7600:inst7|count[14]               ; contador_7600:inst7|count[16]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; contador_7600:inst7|count[6]                ; contador_7600:inst7|count[8]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; contador_7600:inst7|count[16]               ; contador_7600:inst7|count[18]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; contador_7600:inst7|count[8]                ; contador_7600:inst7|count[10]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; contador_7600:inst7|count[22]               ; contador_7600:inst7|count[24]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]  ; subsistema_1:inst4|fstate.Idle          ; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.246      ;
; 0.467 ; contador_7600:inst7|count[4]                ; contador_7600:inst7|count[6]            ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_7600:inst7|count[12]               ; contador_7600:inst7|count[14]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_7600:inst7|count[20]               ; contador_7600:inst7|count[22]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; contador_7600:inst7|count[10]               ; contador_7600:inst7|count[12]           ; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
+-------+---------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.275 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.285 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.286 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.286 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.299 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.305 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.345 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.373 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.376 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.377 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.377 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.380 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.501      ;
; 0.423 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.430 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.551      ;
; 0.431 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.552      ;
; 0.435 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.566      ;
; 0.436 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.567      ;
; 0.436 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.567      ;
; 0.437 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.559      ;
; 0.439 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.561      ;
; 0.440 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.571      ;
; 0.441 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.572      ;
; 0.448 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.457 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.466 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.473 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.604      ;
; 0.487 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.604      ;
; 0.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.605      ;
; 0.491 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.622      ;
; 0.492 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.613      ;
; 0.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.623      ;
; 0.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.632      ;
; 0.502 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.633      ;
; 0.503 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.620      ;
; 0.510 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.641      ;
; 0.511 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.514 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.645      ;
; 0.514 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.645      ;
; 0.514 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.645      ;
; 0.514 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk0'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                  ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------+
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]           ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador        ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq              ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                  ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq     ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der     ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle          ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq     ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der     ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]           ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]            ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador        ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_izq              ;
; 49999.814 ; 49999.998    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                  ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Idle|clk                   ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_Izq|clk              ;
; 49999.993 ; 49999.993    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|fstate.Pared_der|clk              ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|fstate|clk                       ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.giro_izq|clk               ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|fstate.idle|clk                   ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[0]|clk                      ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[10]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[11]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[12]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[13]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[14]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[15]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[16]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[17]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[18]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[19]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[1]|clk                      ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[20]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[21]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[22]|clk                     ;
; 49999.994 ; 49999.994    ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst7|count[23]|clk                     ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 1.494 ; 1.692 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 3.982 ; 4.862 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 1.682 ; 1.901 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 3.268 ; 3.815 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -1.054 ; -1.257 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -1.590 ; -2.191 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -1.176 ; -1.413 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -1.853 ; -2.443 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 3.726 ; 3.922 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 3.196 ; 3.249 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 2.916 ; 3.014 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ; 1.876 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fin_giro  ; clk0       ; 3.391 ; 3.557 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fw        ; clk0       ; 3.374 ; 3.428 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; girar     ; clk0       ; 2.836 ; 2.933 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ;       ; 1.908 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 3.378 ; 3.176 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 2.938 ; 3.144 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 2.686 ; 2.580 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 1.577 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 1.575 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 1.606 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 1.603 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 2.680 ; 2.751 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 2.790 ; 2.873 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 2.559 ; 2.644 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ; 1.593 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fin_giro  ; clk0       ; 3.045 ; 3.205 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fw        ; clk0       ; 2.989 ; 3.045 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; girar     ; clk0       ; 2.484 ; 2.566 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ;       ; 1.624 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 2.984 ; 2.798 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 2.605 ; 2.803 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 2.363 ; 2.261 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 1.304 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 1.302 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 1.333 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 1.330 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.330 ;    ;    ; 5.004 ;
; areset     ; M0I         ; 4.451 ;    ;    ; 5.134 ;
; areset     ; M1I         ; 4.683 ;    ;    ; 5.414 ;
; areset     ; fw          ; 5.070 ;    ;    ; 5.868 ;
; areset     ; girar       ; 4.607 ;    ;    ; 5.332 ;
; areset     ; izq_der     ; 3.984 ;    ;    ; 4.644 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.181 ;    ;    ; 4.845 ;
; areset     ; M0I         ; 4.295 ;    ;    ; 4.970 ;
; areset     ; M1I         ; 4.519 ;    ;    ; 5.238 ;
; areset     ; fw          ; 4.894 ;    ;    ; 5.677 ;
; areset     ; girar       ; 4.447 ;    ;    ; 5.159 ;
; areset     ; izq_der     ; 3.851 ;    ;    ; 4.502 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 995.607 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  clk0                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst17|altpll_component|auto_generated|pll1|clk[0] ; 995.607 ; 0.186 ; N/A      ; N/A     ; 49999.748           ;
;  inst|altpll_component|auto_generated|pll1|clk[0]   ; 995.862 ; 0.186 ; N/A      ; N/A     ; 499.743             ;
; Design-wide TNS                                     ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk0                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0]   ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 2.451 ; 2.442 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 7.029 ; 7.595 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 2.764 ; 2.805 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 5.610 ; 6.054 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -1.054 ; -1.257 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -1.590 ; -2.191 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -1.176 ; -1.413 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -1.853 ; -2.443 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 6.446 ; 6.463 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 5.493 ; 5.442 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 5.064 ; 5.087 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ; 3.162 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fin_giro  ; clk0       ; 5.852 ; 5.847 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fw        ; clk0       ; 5.829 ; 5.726 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; girar     ; clk0       ; 4.902 ; 4.956 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ;       ; 3.125 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 5.696 ; 5.578 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 5.058 ; 5.200 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 4.492 ; 4.439 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 2.691 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 2.689 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 2.651 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 2.649 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; M0D       ; clk0       ; 2.680 ; 2.751 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M0I       ; clk0       ; 2.790 ; 2.873 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; M1I       ; clk0       ; 2.559 ; 2.644 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ; 1.593 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fin_giro  ; clk0       ; 3.045 ; 3.205 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; fw        ; clk0       ; 2.989 ; 3.045 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; girar     ; clk0       ; 2.484 ; 2.566 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; clockgral ; clk0       ;       ; 1.624 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_CS_N  ; clk0       ; 2.984 ; 2.798 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_DIN   ; clk0       ; 2.605 ; 2.803 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; ADC_SCLK  ; clk0       ; 2.363 ; 2.261 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; veld      ; clk0       ; 1.304 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ; 1.302 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veld      ; clk0       ;       ; 1.333 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
; veli      ; clk0       ;       ; 1.330 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]   ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 7.444 ;    ;    ; 7.877 ;
; areset     ; M0I         ; 7.662 ;    ;    ; 8.088 ;
; areset     ; M1I         ; 8.082 ;    ;    ; 8.541 ;
; areset     ; fw          ; 8.741 ;    ;    ; 9.237 ;
; areset     ; girar       ; 7.926 ;    ;    ; 8.409 ;
; areset     ; izq_der     ; 6.794 ;    ;    ; 7.234 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.181 ;    ;    ; 4.845 ;
; areset     ; M0I         ; 4.295 ;    ;    ; 4.970 ;
; areset     ; M1I         ; 4.519 ;    ;    ; 5.238 ;
; areset     ; fw          ; 4.894 ;    ;    ; 5.677 ;
; areset     ; girar       ; 4.447 ;    ;    ; 5.159 ;
; areset     ; izq_der     ; 3.851 ;    ;    ; 4.502 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; veld          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; veli          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fin_giro      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fw            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; girar         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; izq_der       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clockgral     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; areset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sensor_Frente           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; fin_giro      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; fw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; girar         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; izq_der       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; clockgral     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; fin_giro      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; fw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; girar         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; izq_der       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; clockgral     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; fin_giro      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; fw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; girar         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; izq_der       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; clockgral     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1535     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 188      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst|altpll_component|auto_generated|pll1|clk[0]   ; 976      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|auto_generated|pll1|clk[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1535     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 188      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]   ; inst|altpll_component|auto_generated|pll1|clk[0]   ; 976      ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 83    ; 83   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 16 08:33:39 2024
Info: Command: quartus_sta ADC_tutorial -c ADC_tutorial
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC_tutorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk0 clk0
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 75.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst17|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {inst17|altpll_component|auto_generated|pll1|clk[0]} {inst17|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 995.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   995.607         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   995.862         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 clk0 
    Info (332119):   499.747         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.751         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 996.021
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   996.021         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   996.264         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.313         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.817         0.000 clk0 
    Info (332119):   499.743         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.748         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 997.486
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   997.486         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   997.638         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 clk0 
    Info (332119):   499.781         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.784         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4622 megabytes
    Info: Processing ended: Sat Nov 16 08:33:41 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


