// Seed: 1759707392
module module_0 (
    output id_0,
    output reg id_1
    , id_13,
    output id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    inout reg id_7,
    input logic id_8,
    output logic id_9,
    input id_10,
    output logic id_11,
    input logic id_12
);
  initial begin
    SystemTFIdentifier(1, id_4 - 1);
  end
  logic id_14;
  always @(*) begin
    if (1) begin
      id_1 <= id_7;
    end
  end
endmodule
