$date
	Sat Sep 23 17:09:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_2 $end
$var wire 1 ! out $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$var reg 1 $ select $end
$scope module mux_2_0 $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 $ select $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1#
#20000
1!
1"
#30000
1$
#40000
0!
0#
#50000
0"
#60000
0$
#70000
