
CP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab44  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  0800ac58  0800ac58  0000bc58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0cc  0800b0cc  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b0cc  0800b0cc  0000c0cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0d4  0800b0d4  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0d4  0800b0d4  0000c0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b0d8  0800b0d8  0000c0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b0dc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000059c  200001d8  0800b2b0  0000d1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000774  0800b2b0  0000d774  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e95  00000000  00000000  0000d1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030c7  00000000  00000000  00023092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00000976  00000000  00000000  00026159  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001238  00000000  00000000  00026ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f21  00000000  00000000  00027d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bd6f  00000000  00000000  00028c29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015afd  00000000  00000000  00044998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000927b1  00000000  00000000  0005a495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ecc46  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cd8  00000000  00000000  000ecc8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  000f2964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ac3c 	.word	0x0800ac3c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800ac3c 	.word	0x0800ac3c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <_write>:
//	int __io_putchar(int ch) {
//		HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 100);
//		return ch;
//	}

    int _write(int file, char *ptr, int len) {
 8000a9c:	b510      	push	{r4, lr}
 8000a9e:	4614      	mov	r4, r2
        HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 100);
 8000aa0:	2364      	movs	r3, #100	@ 0x64
 8000aa2:	b292      	uxth	r2, r2
 8000aa4:	4802      	ldr	r0, [pc, #8]	@ (8000ab0 <_write+0x14>)
 8000aa6:	f006 f929 	bl	8006cfc <HAL_UART_Transmit>
        return len;
    }
 8000aaa:	4620      	mov	r0, r4
 8000aac:	bd10      	pop	{r4, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000360 	.word	0x20000360

08000ab4 <HAL_TIM_PeriodElapsedCallback>:
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ab4:	b510      	push	{r4, lr}
	if (htim -> Instance == stepper.htim_stepper -> Instance) {
 8000ab6:	4c0f      	ldr	r4, [pc, #60]	@ (8000af4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000ab8:	6802      	ldr	r2, [r0, #0]
 8000aba:	6823      	ldr	r3, [r4, #0]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d117      	bne.n	8000af2 <HAL_TIM_PeriodElapsedCallback+0x3e>
		Stepper_TIM_Interrupt();
 8000ac2:	f007 fa17 	bl	8007ef4 <_Z21Stepper_TIM_Interruptv>

		if (calibrate) {
 8000ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	b193      	cbz	r3, 8000af2 <HAL_TIM_PeriodElapsedCallback+0x3e>
			HAL_GPIO_WritePin(stepper.STEP_PORT, stepper.STEP_PIN, GPIO_PIN_SET);
 8000acc:	8921      	ldrh	r1, [r4, #8]
 8000ace:	6860      	ldr	r0, [r4, #4]
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f002 fb53 	bl	800317c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(stepper.STEP_PORT, stepper.STEP_PIN, GPIO_PIN_RESET);
 8000ad6:	8921      	ldrh	r1, [r4, #8]
 8000ad8:	6860      	ldr	r0, [r4, #4]
 8000ada:	2200      	movs	r2, #0
 8000adc:	f002 fb4e 	bl	800317c <HAL_GPIO_WritePin>
//			if (raw_angle != before) {
//				count++;
//				before = raw_angle;
//			}

			printf("%d\n", raw_angle);
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000ae2:	4807      	ldr	r0, [pc, #28]	@ (8000b00 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000ae4:	8819      	ldrh	r1, [r3, #0]
 8000ae6:	f008 f883 	bl	8008bf0 <iprintf>
//				HAL_TIM_Base_Stop_IT(stepper.htim_stepper);
//				printf("Start: %d, Raw: %d, Count: %d\n", start, raw_angle, count);
//			}
		}
	}
}
 8000aea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			MT6701_StartRead();
 8000aee:	f007 ba57 	b.w	8007fa0 <_Z16MT6701_StartReadv>
}
 8000af2:	bd10      	pop	{r4, pc}
 8000af4:	200005e4 	.word	0x200005e4
 8000af8:	200001f4 	.word	0x200001f4
 8000afc:	20000614 	.word	0x20000614
 8000b00:	0800ac69 	.word	0x0800ac69

08000b04 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000b04:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(STAT_GPIO_Port, STAT_Pin, GPIO_PIN_SET);
 8000b06:	4c09      	ldr	r4, [pc, #36]	@ (8000b2c <HAL_GPIO_EXTI_Callback+0x28>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b10:	f002 fb34 	bl	800317c <HAL_GPIO_WritePin>

	//
	Stepper_Stop();
 8000b14:	f007 f9e8 	bl	8007ee8 <_Z12Stepper_Stopv>
	//

	Stepper_Reset();
 8000b18:	f007 fa20 	bl	8007f5c <_Z13Stepper_Resetv>
	HAL_GPIO_WritePin(STAT_GPIO_Port, STAT_Pin, GPIO_PIN_RESET);
 8000b1c:	4620      	mov	r0, r4
}
 8000b1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(STAT_GPIO_Port, STAT_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b28:	f002 bb28 	b.w	800317c <HAL_GPIO_WritePin>
 8000b2c:	40010c00 	.word	0x40010c00

08000b30 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (huart->Instance == USART2)
 8000b32:	6802      	ldr	r2, [r0, #0]
 8000b34:	4b3a      	ldr	r3, [pc, #232]	@ (8000c20 <HAL_UART_RxCpltCallback+0xf0>)
{
 8000b36:	4604      	mov	r4, r0
    if (huart->Instance == USART2)
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d116      	bne.n	8000b6a <HAL_UART_RxCpltCallback+0x3a>
    {
        // Check for end of string (newline or carriage return)
        if (rx_data == '\n' || rx_data == '\r')
 8000b3c:	4b39      	ldr	r3, [pc, #228]	@ (8000c24 <HAL_UART_RxCpltCallback+0xf4>)
            rx_index = 0;
        }
        else
        {
            // Add character to buffer if there's space
            if (rx_index < (RX_BUFFER_SIZE - 1))
 8000b3e:	4d3a      	ldr	r5, [pc, #232]	@ (8000c28 <HAL_UART_RxCpltCallback+0xf8>)
        if (rx_data == '\n' || rx_data == '\r')
 8000b40:	781a      	ldrb	r2, [r3, #0]
            if (rx_index < (RX_BUFFER_SIZE - 1))
 8000b42:	782b      	ldrb	r3, [r5, #0]
        if (rx_data == '\n' || rx_data == '\r')
 8000b44:	2a0a      	cmp	r2, #10
 8000b46:	d001      	beq.n	8000b4c <HAL_UART_RxCpltCallback+0x1c>
 8000b48:	2a0d      	cmp	r2, #13
 8000b4a:	d156      	bne.n	8000bfa <HAL_UART_RxCpltCallback+0xca>
            rx_buffer[rx_index] = '\0';
 8000b4c:	2600      	movs	r6, #0
 8000b4e:	4937      	ldr	r1, [pc, #220]	@ (8000c2c <HAL_UART_RxCpltCallback+0xfc>)
            strcpy((char*)received_string, (char*)rx_buffer);
 8000b50:	4837      	ldr	r0, [pc, #220]	@ (8000c30 <HAL_UART_RxCpltCallback+0x100>)
            rx_buffer[rx_index] = '\0';
 8000b52:	54ce      	strb	r6, [r1, r3]
            strcpy((char*)received_string, (char*)rx_buffer);
 8000b54:	f008 f8fe 	bl	8008d54 <strcpy>
            string_received = 1;
 8000b58:	2201      	movs	r2, #1
 8000b5a:	4b36      	ldr	r3, [pc, #216]	@ (8000c34 <HAL_UART_RxCpltCallback+0x104>)
            rx_index = 0;
 8000b5c:	702e      	strb	r6, [r5, #0]
            string_received = 1;
 8000b5e:	701a      	strb	r2, [r3, #0]
                rx_index = 0;
            }
        }

        // Re-enable interrupt for next character
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000b60:	2201      	movs	r2, #1
 8000b62:	4930      	ldr	r1, [pc, #192]	@ (8000c24 <HAL_UART_RxCpltCallback+0xf4>)
 8000b64:	4834      	ldr	r0, [pc, #208]	@ (8000c38 <HAL_UART_RxCpltCallback+0x108>)
 8000b66:	f006 f954 	bl	8006e12 <HAL_UART_Receive_IT>
    }

    if (huart->Instance == USART3) {
 8000b6a:	6822      	ldr	r2, [r4, #0]
 8000b6c:	4b33      	ldr	r3, [pc, #204]	@ (8000c3c <HAL_UART_RxCpltCallback+0x10c>)
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d155      	bne.n	8000c1e <HAL_UART_RxCpltCallback+0xee>
 8000b72:	2338      	movs	r3, #56	@ 0x38
 8000b74:	4c32      	ldr	r4, [pc, #200]	@ (8000c40 <HAL_UART_RxCpltCallback+0x110>)
 8000b76:	4f33      	ldr	r7, [pc, #204]	@ (8000c44 <HAL_UART_RxCpltCallback+0x114>)
 8000b78:	e9d4 5000 	ldrd	r5, r0, [r4]
        for (int i = 0; i < 8; i++) {
            reply_buffer.bytes |= ((uint64_t)uart_rx_buffer[7 - i]) << (56 - i*8);
 8000b7c:	f817 1d01 	ldrb.w	r1, [r7, #-1]!
 8000b80:	f1a3 0220 	sub.w	r2, r3, #32
 8000b84:	f1c3 0620 	rsb	r6, r3, #32
 8000b88:	fa01 f202 	lsl.w	r2, r1, r2
 8000b8c:	fa21 f606 	lsr.w	r6, r1, r6
 8000b90:	4099      	lsls	r1, r3
        for (int i = 0; i < 8; i++) {
 8000b92:	3b08      	subs	r3, #8
            reply_buffer.bytes |= ((uint64_t)uart_rx_buffer[7 - i]) << (56 - i*8);
 8000b94:	4332      	orrs	r2, r6
        for (int i = 0; i < 8; i++) {
 8000b96:	f113 0f08 	cmn.w	r3, #8
            reply_buffer.bytes |= ((uint64_t)uart_rx_buffer[7 - i]) << (56 - i*8);
 8000b9a:	ea45 0501 	orr.w	r5, r5, r1
 8000b9e:	ea40 0002 	orr.w	r0, r0, r2
        for (int i = 0; i < 8; i++) {
 8000ba2:	d1eb      	bne.n	8000b7c <HAL_UART_RxCpltCallback+0x4c>
 8000ba4:	e9c4 5000 	strd	r5, r0, [r4]
        }

        printf("readB: ");
 8000ba8:	4827      	ldr	r0, [pc, #156]	@ (8000c48 <HAL_UART_RxCpltCallback+0x118>)
 8000baa:	f008 f821 	bl	8008bf0 <iprintf>
        for (int i = 0; i < 64; i++) {
 8000bae:	2500      	movs	r5, #0
            printf("%d", (int)((reply_buffer.bytes >> i) & 1));
 8000bb0:	4f26      	ldr	r7, [pc, #152]	@ (8000c4c <HAL_UART_RxCpltCallback+0x11c>)
 8000bb2:	f1c5 0220 	rsb	r2, r5, #32
 8000bb6:	e9d4 1000 	ldrd	r1, r0, [r4]
 8000bba:	f1a5 0320 	sub.w	r3, r5, #32
 8000bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8000bc2:	40e9      	lsrs	r1, r5
 8000bc4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bc8:	4311      	orrs	r1, r2
 8000bca:	4319      	orrs	r1, r3
 8000bcc:	4638      	mov	r0, r7
 8000bce:	f001 0101 	and.w	r1, r1, #1
            if ((i + 1) % 8 == 0 && i != 63) printf(" ");
 8000bd2:	1c6e      	adds	r6, r5, #1
            printf("%d", (int)((reply_buffer.bytes >> i) & 1));
 8000bd4:	f008 f80c 	bl	8008bf0 <iprintf>
            if ((i + 1) % 8 == 0 && i != 63) printf(" ");
 8000bd8:	0773      	lsls	r3, r6, #29
 8000bda:	d11d      	bne.n	8000c18 <HAL_UART_RxCpltCallback+0xe8>
 8000bdc:	2d3f      	cmp	r5, #63	@ 0x3f
 8000bde:	d116      	bne.n	8000c0e <HAL_UART_RxCpltCallback+0xde>
        }
        printf("\n");
 8000be0:	200a      	movs	r0, #10
 8000be2:	f008 f817 	bl	8008c14 <putchar>

    	printf("DATA: %d\n", reverseData(reply_buffer.data));
 8000be6:	f8d4 0003 	ldr.w	r0, [r4, #3]
 8000bea:	f007 fa2d 	bl	8008048 <_Z11reverseDatam>
//    	reply_buffer.bytes = 0;

//        received();
//    	HAL_UART_Receive_DMA(&huart3, uart_rx_buffer, 8);
    }
}
 8000bee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    	printf("DATA: %d\n", reverseData(reply_buffer.data));
 8000bf2:	4601      	mov	r1, r0
 8000bf4:	4816      	ldr	r0, [pc, #88]	@ (8000c50 <HAL_UART_RxCpltCallback+0x120>)
 8000bf6:	f007 bffb 	b.w	8008bf0 <iprintf>
            if (rx_index < (RX_BUFFER_SIZE - 1))
 8000bfa:	2b62      	cmp	r3, #98	@ 0x62
                rx_index = 0;
 8000bfc:	bf8f      	iteee	hi
 8000bfe:	2300      	movhi	r3, #0
                rx_buffer[rx_index++] = rx_data;
 8000c00:	1c59      	addls	r1, r3, #1
 8000c02:	7029      	strbls	r1, [r5, #0]
 8000c04:	4909      	ldrls	r1, [pc, #36]	@ (8000c2c <HAL_UART_RxCpltCallback+0xfc>)
                rx_index = 0;
 8000c06:	bf8c      	ite	hi
 8000c08:	702b      	strbhi	r3, [r5, #0]
                rx_buffer[rx_index++] = rx_data;
 8000c0a:	54ca      	strbls	r2, [r1, r3]
                rx_index = 0;
 8000c0c:	e7a8      	b.n	8000b60 <HAL_UART_RxCpltCallback+0x30>
            if ((i + 1) % 8 == 0 && i != 63) printf(" ");
 8000c0e:	2020      	movs	r0, #32
 8000c10:	f008 f800 	bl	8008c14 <putchar>
    if (huart->Instance == USART3) {
 8000c14:	4635      	mov	r5, r6
 8000c16:	e7cc      	b.n	8000bb2 <HAL_UART_RxCpltCallback+0x82>
        for (int i = 0; i < 64; i++) {
 8000c18:	2e40      	cmp	r6, #64	@ 0x40
 8000c1a:	d1fb      	bne.n	8000c14 <HAL_UART_RxCpltCallback+0xe4>
 8000c1c:	e7e0      	b.n	8000be0 <HAL_UART_RxCpltCallback+0xb0>
}
 8000c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c20:	40004400 	.word	0x40004400
 8000c24:	2000026d 	.word	0x2000026d
 8000c28:	2000026e 	.word	0x2000026e
 8000c2c:	2000026f 	.word	0x2000026f
 8000c30:	20000209 	.word	0x20000209
 8000c34:	20000208 	.word	0x20000208
 8000c38:	20000360 	.word	0x20000360
 8000c3c:	40004800 	.word	0x40004800
 8000c40:	20000200 	.word	0x20000200
 8000c44:	200001fd 	.word	0x200001fd
 8000c48:	0800ac58 	.word	0x0800ac58
 8000c4c:	0800ac60 	.word	0x0800ac60
 8000c50:	0800ac63 	.word	0x0800ac63

08000c54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
	printf("error~!!!!!!!!!!\n");
 8000c56:	4802      	ldr	r0, [pc, #8]	@ (8000c60 <Error_Handler+0xc>)
 8000c58:	f008 f83a 	bl	8008cd0 <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c5c:	b672      	cpsid	i
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c5e:	e7fe      	b.n	8000c5e <Error_Handler+0xa>
 8000c60:	0800ac6d 	.word	0x0800ac6d

08000c64 <_Z18SystemClock_Configv>:
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c64:	2220      	movs	r2, #32
{
 8000c66:	b510      	push	{r4, lr}
 8000c68:	b090      	sub	sp, #64	@ 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	eb0d 0002 	add.w	r0, sp, r2
 8000c70:	f008 f836 	bl	8008ce0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c74:	2100      	movs	r1, #0
 8000c76:	2214      	movs	r2, #20
 8000c78:	a801      	add	r0, sp, #4
 8000c7a:	f008 f831 	bl	8008ce0 <memset>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c7e:	2401      	movs	r4, #1
 8000c80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c84:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c86:	e9cd 4306 	strd	r4, r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8a:	f004 ff33 	bl	8005af4 <HAL_RCC_OscConfig>
 8000c8e:	4601      	mov	r1, r0
 8000c90:	b108      	cbz	r0, 8000c96 <_Z18SystemClock_Configv+0x32>
    Error_Handler();
 8000c92:	f7ff ffdf 	bl	8000c54 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c96:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c98:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c9c:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c9e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000ca0:	e9cd 3401 	strd	r3, r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ca4:	f005 f9a8 	bl	8005ff8 <HAL_RCC_ClockConfig>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	2800      	cmp	r0, #0
 8000cac:	d1f1      	bne.n	8000c92 <_Z18SystemClock_Configv+0x2e>
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8000cae:	f04f 61c0 	mov.w	r1, #100663296	@ 0x6000000
 8000cb2:	f005 fa8b 	bl	80061cc <HAL_RCC_MCOConfig>
}
 8000cb6:	b010      	add	sp, #64	@ 0x40
 8000cb8:	bd10      	pop	{r4, pc}
	...

08000cbc <main>:
{
 8000cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cc0:	2620      	movs	r6, #32
{
 8000cc2:	b090      	sub	sp, #64	@ 0x40
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cc4:	4d4d      	ldr	r5, [pc, #308]	@ (8000dfc <main+0x140>)
  HAL_Init();
 8000cc6:	f000 fe53 	bl	8001970 <HAL_Init>
  SystemClock_Config();
 8000cca:	f7ff ffcb 	bl	8000c64 <_Z18SystemClock_Configv>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cce:	2210      	movs	r2, #16
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	a80c      	add	r0, sp, #48	@ 0x30
 8000cd4:	f008 f804 	bl	8008ce0 <memset>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd8:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, ENN_Pin|CAN_SPEED_Pin, GPIO_PIN_RESET);
 8000cda:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cdc:	f043 0320 	orr.w	r3, r3, #32
 8000ce0:	61ab      	str	r3, [r5, #24]
 8000ce2:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, ENN_Pin|CAN_SPEED_Pin, GPIO_PIN_RESET);
 8000ce4:	21c0      	movs	r1, #192	@ 0xc0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ce6:	f003 0320 	and.w	r3, r3, #32
 8000cea:	9301      	str	r3, [sp, #4]
 8000cec:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cee:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, ENN_Pin|CAN_SPEED_Pin, GPIO_PIN_RESET);
 8000cf0:	4843      	ldr	r0, [pc, #268]	@ (8000e00 <main+0x144>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf2:	f043 0304 	orr.w	r3, r3, #4
 8000cf6:	61ab      	str	r3, [r5, #24]
 8000cf8:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfa:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfc:	f003 0304 	and.w	r3, r3, #4
 8000d00:	9302      	str	r3, [sp, #8]
 8000d02:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d04:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d08:	f043 0308 	orr.w	r3, r3, #8
 8000d0c:	61ab      	str	r3, [r5, #24]
 8000d0e:	69ab      	ldr	r3, [r5, #24]
 8000d10:	f003 0308 	and.w	r3, r3, #8
 8000d14:	9303      	str	r3, [sp, #12]
 8000d16:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, ENN_Pin|CAN_SPEED_Pin, GPIO_PIN_RESET);
 8000d18:	f002 fa30 	bl	800317c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, STEP_Pin|DIR_Pin|STAT_Pin, GPIO_PIN_RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8000d22:	4838      	ldr	r0, [pc, #224]	@ (8000e04 <main+0x148>)
 8000d24:	f002 fa2a 	bl	800317c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d28:	4b37      	ldr	r3, [pc, #220]	@ (8000e08 <main+0x14c>)
  HAL_GPIO_Init(DIAG_GPIO_Port, &GPIO_InitStruct);
 8000d2a:	4835      	ldr	r0, [pc, #212]	@ (8000e00 <main+0x144>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d2c:	e9cd 630c 	strd	r6, r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d30:	2602      	movs	r6, #2
  HAL_GPIO_Init(DIAG_GPIO_Port, &GPIO_InitStruct);
 8000d32:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d34:	960e      	str	r6, [sp, #56]	@ 0x38
  HAL_GPIO_Init(DIAG_GPIO_Port, &GPIO_InitStruct);
 8000d36:	f002 f89d 	bl	8002e74 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3a:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(ENN_GPIO_Port, &GPIO_InitStruct);
 8000d3c:	4830      	ldr	r0, [pc, #192]	@ (8000e00 <main+0x144>)
 8000d3e:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d40:	e9cd 370c 	strd	r3, r7, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d44:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
  HAL_GPIO_Init(ENN_GPIO_Port, &GPIO_InitStruct);
 8000d48:	f002 f894 	bl	8002e74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CAN_SPEED_Pin;
 8000d4c:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(CAN_SPEED_GPIO_Port, &GPIO_InitStruct);
 8000d4e:	482c      	ldr	r0, [pc, #176]	@ (8000e00 <main+0x144>)
 8000d50:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d52:	e9cd 370c 	strd	r3, r7, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d56:	e9cd 460e 	strd	r4, r6, [sp, #56]	@ 0x38
  HAL_GPIO_Init(CAN_SPEED_GPIO_Port, &GPIO_InitStruct);
 8000d5a:	f002 f88b 	bl	8002e74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = STEP_Pin|DIR_Pin|STAT_Pin;
 8000d5e:	f248 0303 	movw	r3, #32771	@ 0x8003
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d62:	4828      	ldr	r0, [pc, #160]	@ (8000e04 <main+0x148>)
 8000d64:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d66:	e9cd 370c 	strd	r3, r7, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6a:	e9cd 460e 	strd	r4, r6, [sp, #56]	@ 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6e:	f002 f881 	bl	8002e74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000d72:	f44f 7380 	mov.w	r3, #256	@ 0x100
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d76:	4822      	ldr	r0, [pc, #136]	@ (8000e00 <main+0x144>)
 8000d78:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7a:	e9cd 360c 	strd	r3, r6, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7e:	960f      	str	r6, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	f002 f878 	bl	8002e74 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000d84:	4622      	mov	r2, r4
 8000d86:	4621      	mov	r1, r4
 8000d88:	2017      	movs	r0, #23
 8000d8a:	f001 fd8e 	bl	80028aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d8e:	2017      	movs	r0, #23
 8000d90:	f001 fda7 	bl	80028e2 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d94:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000d96:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d98:	433b      	orrs	r3, r7
 8000d9a:	616b      	str	r3, [r5, #20]
 8000d9c:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000d9e:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000da0:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000da2:	200d      	movs	r0, #13
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000da4:	9300      	str	r3, [sp, #0]
 8000da6:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000da8:	f001 fd7f 	bl	80028aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000dac:	200d      	movs	r0, #13
 8000dae:	f001 fd98 	bl	80028e2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000db2:	4622      	mov	r2, r4
 8000db4:	4621      	mov	r1, r4
 8000db6:	2010      	movs	r0, #16
 8000db8:	f001 fd77 	bl	80028aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000dbc:	2010      	movs	r0, #16
 8000dbe:	f001 fd90 	bl	80028e2 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000dc2:	4622      	mov	r2, r4
 8000dc4:	4621      	mov	r1, r4
 8000dc6:	2011      	movs	r0, #17
 8000dc8:	f001 fd6f 	bl	80028aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000dcc:	2011      	movs	r0, #17
 8000dce:	f001 fd88 	bl	80028e2 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8000dd2:	480e      	ldr	r0, [pc, #56]	@ (8000e0c <main+0x150>)
  hi2c1.Init.ClockSpeed = 100000;
 8000dd4:	f8df c038 	ldr.w	ip, [pc, #56]	@ 8000e10 <main+0x154>
 8000dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e14 <main+0x158>)
  hi2c1.Init.OwnAddress1 = 0;
 8000dda:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8000dde:	e9c0 c300 	strd	ip, r3, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000de2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000de6:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dea:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dee:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000df0:	f002 f9f4 	bl	80031dc <HAL_I2C_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	b178      	cbz	r0, 8000e18 <main+0x15c>
    Error_Handler();
 8000df8:	f7ff ff2c 	bl	8000c54 <Error_Handler>
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	40010800 	.word	0x40010800
 8000e04:	40010c00 	.word	0x40010c00
 8000e08:	10110000 	.word	0x10110000
 8000e0c:	20000508 	.word	0x20000508
 8000e10:	40005400 	.word	0x40005400
 8000e14:	000186a0 	.word	0x000186a0
  hcan.Instance = CAN1;
 8000e18:	48bb      	ldr	r0, [pc, #748]	@ (8001108 <main+0x44c>)
 8000e1a:	4abc      	ldr	r2, [pc, #752]	@ (800110c <main+0x450>)
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000e1c:	f44f 2440 	mov.w	r4, #786432	@ 0xc0000
  hcan.Init.Prescaler = 1;
 8000e20:	e9c0 2700 	strd	r2, r7, [r0]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000e24:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e28:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000e2c:	6183      	str	r3, [r0, #24]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000e2e:	8383      	strh	r3, [r0, #28]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000e30:	e9c0 4204 	strd	r4, r2, [r0, #16]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000e34:	f000 fe22 	bl	8001a7c <HAL_CAN_Init>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2800      	cmp	r0, #0
 8000e3c:	d1dc      	bne.n	8000df8 <main+0x13c>
  huart3.Init.BaudRate = 115200;
 8000e3e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e42:	260c      	movs	r6, #12
  huart3.Instance = USART3;
 8000e44:	48b2      	ldr	r0, [pc, #712]	@ (8001110 <main+0x454>)
  huart3.Init.BaudRate = 115200;
 8000e46:	49b3      	ldr	r1, [pc, #716]	@ (8001114 <main+0x458>)
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e48:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.BaudRate = 115200;
 8000e4c:	e9c0 1200 	strd	r1, r2, [r0]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e50:	e9c0 6305 	strd	r6, r3, [r0, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e54:	6103      	str	r3, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e56:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e58:	f005 ff00 	bl	8006c5c <HAL_UART_Init>
 8000e5c:	4605      	mov	r5, r0
 8000e5e:	2800      	cmp	r0, #0
 8000e60:	d1ca      	bne.n	8000df8 <main+0x13c>
  htim1.Init.Prescaler = 16-1;
 8000e62:	270f      	movs	r7, #15
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e64:	4601      	mov	r1, r0
 8000e66:	2210      	movs	r2, #16
 8000e68:	a80c      	add	r0, sp, #48	@ 0x30
 8000e6a:	f007 ff39 	bl	8008ce0 <memset>
  htim1.Instance = TIM1;
 8000e6e:	4caa      	ldr	r4, [pc, #680]	@ (8001118 <main+0x45c>)
  htim1.Init.Prescaler = 16-1;
 8000e70:	4baa      	ldr	r3, [pc, #680]	@ (800111c <main+0x460>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e72:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 16-1;
 8000e74:	e9c4 3700 	strd	r3, r7, [r4]
  htim1.Init.Period = 999;
 8000e78:	f240 33e7 	movw	r3, #999	@ 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e7c:	e9cd 5506 	strd	r5, r5, [sp, #24]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e80:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e84:	e9c4 5505 	strd	r5, r5, [r4, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e88:	60a5      	str	r5, [r4, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e8a:	f005 fa7d 	bl	8006388 <HAL_TIM_Base_Init>
 8000e8e:	2800      	cmp	r0, #0
 8000e90:	d1b2      	bne.n	8000df8 <main+0x13c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e92:	f44f 5880 	mov.w	r8, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e96:	4620      	mov	r0, r4
 8000e98:	a90c      	add	r1, sp, #48	@ 0x30
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e9a:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e9e:	f005 fc7d 	bl	800679c <HAL_TIM_ConfigClockSource>
 8000ea2:	2800      	cmp	r0, #0
 8000ea4:	d1a8      	bne.n	8000df8 <main+0x13c>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ea6:	e9cd 0006 	strd	r0, r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000eaa:	a906      	add	r1, sp, #24
 8000eac:	4620      	mov	r0, r4
 8000eae:	f005 fe65 	bl	8006b7c <HAL_TIMEx_MasterConfigSynchronization>
 8000eb2:	4605      	mov	r5, r0
 8000eb4:	2800      	cmp	r0, #0
 8000eb6:	d19f      	bne.n	8000df8 <main+0x13c>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eb8:	4601      	mov	r1, r0
 8000eba:	2210      	movs	r2, #16
 8000ebc:	a808      	add	r0, sp, #32
 8000ebe:	f007 ff0f 	bl	8008ce0 <memset>
  htim4.Instance = TIM4;
 8000ec2:	4c97      	ldr	r4, [pc, #604]	@ (8001120 <main+0x464>)
 8000ec4:	4b97      	ldr	r3, [pc, #604]	@ (8001124 <main+0x468>)
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000ec6:	4620      	mov	r0, r4
  htim4.Init.Prescaler = 16-1;
 8000ec8:	e9c4 3700 	strd	r3, r7, [r4]
  htim4.Init.Period = 65535;
 8000ecc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ed0:	e9cd 5504 	strd	r5, r5, [sp, #16]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ed4:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed8:	60a5      	str	r5, [r4, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eda:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000edc:	f005 fa54 	bl	8006388 <HAL_TIM_Base_Init>
 8000ee0:	2800      	cmp	r0, #0
 8000ee2:	d189      	bne.n	8000df8 <main+0x13c>
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	a908      	add	r1, sp, #32
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ee8:	f8cd 8020 	str.w	r8, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000eec:	f005 fc56 	bl	800679c <HAL_TIM_ConfigClockSource>
 8000ef0:	2800      	cmp	r0, #0
 8000ef2:	d181      	bne.n	8000df8 <main+0x13c>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef4:	e9cd 0004 	strd	r0, r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ef8:	a904      	add	r1, sp, #16
 8000efa:	4620      	mov	r0, r4
 8000efc:	f005 fe3e 	bl	8006b7c <HAL_TIMEx_MasterConfigSynchronization>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2800      	cmp	r0, #0
 8000f04:	f47f af78 	bne.w	8000df8 <main+0x13c>
  huart2.Init.BaudRate = 38400;
 8000f08:	f44f 4416 	mov.w	r4, #38400	@ 0x9600
  huart2.Instance = USART2;
 8000f0c:	4886      	ldr	r0, [pc, #536]	@ (8001128 <main+0x46c>)
  huart2.Init.BaudRate = 38400;
 8000f0e:	4a87      	ldr	r2, [pc, #540]	@ (800112c <main+0x470>)
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f10:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.BaudRate = 38400;
 8000f14:	e9c0 2400 	strd	r2, r4, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f18:	e9c0 3604 	strd	r3, r6, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f1c:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f20:	f005 fe9c 	bl	8006c5c <HAL_UART_Init>
 8000f24:	2800      	cmp	r0, #0
 8000f26:	f47f af67 	bne.w	8000df8 <main+0x13c>
  huart1.Instance = USART1;
 8000f2a:	4881      	ldr	r0, [pc, #516]	@ (8001130 <main+0x474>)
 8000f2c:	4b81      	ldr	r3, [pc, #516]	@ (8001134 <main+0x478>)
  huart1.Init.BaudRate = 38400;
 8000f2e:	e9c0 3400 	strd	r3, r4, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f32:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f34:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f38:	e9c0 6305 	strd	r6, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f3c:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f3e:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f40:	f005 fe8c 	bl	8006c5c <HAL_UART_Init>
 8000f44:	4604      	mov	r4, r0
 8000f46:	2800      	cmp	r0, #0
 8000f48:	f47f af56 	bne.w	8000df8 <main+0x13c>
  HAL_TIM_Base_Start(&htim1);
 8000f4c:	4872      	ldr	r0, [pc, #456]	@ (8001118 <main+0x45c>)
 8000f4e:	f005 fa6b 	bl	8006428 <HAL_TIM_Base_Start>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000f52:	2201      	movs	r2, #1
 8000f54:	4978      	ldr	r1, [pc, #480]	@ (8001138 <main+0x47c>)
 8000f56:	4874      	ldr	r0, [pc, #464]	@ (8001128 <main+0x46c>)
 8000f58:	f005 ff5b 	bl	8006e12 <HAL_UART_Receive_IT>
  CAN_INIT(DEVICE_ID, MASK_SINGLE);
 8000f5c:	f240 71ff 	movw	r1, #2047	@ 0x7ff
 8000f60:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f64:	f006 fed2 	bl	8007d0c <_Z8CAN_INITtt>
  Stepper_Init(&htim4);
 8000f68:	486d      	ldr	r0, [pc, #436]	@ (8001120 <main+0x464>)
 8000f6a:	f006 ff7d 	bl	8007e68 <_Z12Stepper_InitP17TIM_HandleTypeDef>
  gconfSetup(global_config_);
 8000f6e:	4873      	ldr	r0, [pc, #460]	@ (800113c <main+0x480>)
 8000f70:	f007 f8c0 	bl	80080f4 <_Z10gconfSetupR12GlobalConfig>
  cconfSetup(chopper_config_, 0b0100);
 8000f74:	2104      	movs	r1, #4
 8000f76:	4872      	ldr	r0, [pc, #456]	@ (8001140 <main+0x484>)
 8000f78:	f007 f8c2 	bl	8008100 <_Z10cconfSetupR13ChopperConfigh>
  currentSetup(driver_current_, 0, 31);
 8000f7c:	221f      	movs	r2, #31
 8000f7e:	4621      	mov	r1, r4
 8000f80:	4870      	ldr	r0, [pc, #448]	@ (8001144 <main+0x488>)
 8000f82:	f007 f8c9 	bl	8008118 <_Z12currentSetupR13DriverCurrenthh>
  coolSetup(cool_config_);
 8000f86:	4870      	ldr	r0, [pc, #448]	@ (8001148 <main+0x48c>)
 8000f88:	f007 f8d3 	bl	8008132 <_Z9coolSetupR10CoolConfig>
  write(0x14, 0xFFFFF);
 8000f8c:	2014      	movs	r0, #20
 8000f8e:	496f      	ldr	r1, [pc, #444]	@ (800114c <main+0x490>)
 8000f90:	f007 f85c 	bl	800804c <_Z5writehm>
  write(0x40, 1);
 8000f94:	2101      	movs	r1, #1
 8000f96:	2040      	movs	r0, #64	@ 0x40
 8000f98:	f007 f858 	bl	800804c <_Z5writehm>
  Stepper_Enable(1);
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f006 ffd3 	bl	8007f48 <_Z14Stepper_Enableh>
  write(0x22, 0);
 8000fa2:	4621      	mov	r1, r4
 8000fa4:	2022      	movs	r0, #34	@ 0x22
 8000fa6:	f007 f851 	bl	800804c <_Z5writehm>
  write(0x13, 60);
 8000faa:	213c      	movs	r1, #60	@ 0x3c
 8000fac:	2013      	movs	r0, #19
 8000fae:	f007 f84d 	bl	800804c <_Z5writehm>
  if (HAL_I2C_IsDeviceReady(&hi2c1, MT6701_ADDR, 2, HAL_MAX_DELAY) != HAL_OK) {
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fb6:	2202      	movs	r2, #2
 8000fb8:	4631      	mov	r1, r6
 8000fba:	4865      	ldr	r0, [pc, #404]	@ (8001150 <main+0x494>)
 8000fbc:	f002 fbec 	bl	8003798 <HAL_I2C_IsDeviceReady>
 8000fc0:	b110      	cbz	r0, 8000fc8 <main+0x30c>
	  printf("MT6701 is not responding.\r\n");
 8000fc2:	4864      	ldr	r0, [pc, #400]	@ (8001154 <main+0x498>)
 8000fc4:	f007 fe84 	bl	8008cd0 <puts>
  Stepper_SetSpeed(240);
 8000fc8:	20f0      	movs	r0, #240	@ 0xf0
 8000fca:	f006 ffdd 	bl	8007f88 <_Z16Stepper_SetSpeedm>
  HAL_Delay(10);
 8000fce:	200a      	movs	r0, #10
 8000fd0:	f000 fd30 	bl	8001a34 <HAL_Delay>
	if (string_received)
 8000fd4:	4e60      	ldr	r6, [pc, #384]	@ (8001158 <main+0x49c>)
		printf("Received: %s\r\n", received_string);
 8000fd6:	4c61      	ldr	r4, [pc, #388]	@ (800115c <main+0x4a0>)
	if (string_received)
 8000fd8:	7833      	ldrb	r3, [r6, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d0fc      	beq.n	8000fd8 <main+0x31c>
		printf("Received: %s\r\n", received_string);
 8000fde:	4621      	mov	r1, r4
 8000fe0:	485f      	ldr	r0, [pc, #380]	@ (8001160 <main+0x4a4>)
 8000fe2:	f007 fe05 	bl	8008bf0 <iprintf>
		if (strcmp(received_string, "on") == 0)
 8000fe6:	4620      	mov	r0, r4
 8000fe8:	495e      	ldr	r1, [pc, #376]	@ (8001164 <main+0x4a8>)
 8000fea:	f7ff f8b1 	bl	8000150 <strcmp>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	bb80      	cbnz	r0, 8001054 <main+0x398>
			HAL_GPIO_WritePin(ENN_GPIO_Port, ENN_Pin, GPIO_PIN_RESET);
 8000ff2:	2140      	movs	r1, #64	@ 0x40
 8000ff4:	485c      	ldr	r0, [pc, #368]	@ (8001168 <main+0x4ac>)
			HAL_GPIO_WritePin(ENN_GPIO_Port, ENN_Pin, GPIO_PIN_SET);
 8000ff6:	f002 f8c1 	bl	800317c <HAL_GPIO_WritePin>
		if (strcmp(received_string, "m") == 0) {
 8000ffa:	495c      	ldr	r1, [pc, #368]	@ (800116c <main+0x4b0>)
 8000ffc:	4620      	mov	r0, r4
 8000ffe:	f7ff f8a7 	bl	8000150 <strcmp>
 8001002:	4601      	mov	r1, r0
 8001004:	bb98      	cbnz	r0, 800106e <main+0x3b2>
			Stepper_Move(100000, 0);
 8001006:	485a      	ldr	r0, [pc, #360]	@ (8001170 <main+0x4b4>)
 8001008:	f006 ff50 	bl	8007eac <_Z12Stepper_Movemh>
		if (strcmp(received_string, "90") == 0) {
 800100c:	4959      	ldr	r1, [pc, #356]	@ (8001174 <main+0x4b8>)
 800100e:	4620      	mov	r0, r4
 8001010:	f7ff f89e 	bl	8000150 <strcmp>
 8001014:	4601      	mov	r1, r0
 8001016:	b918      	cbnz	r0, 8001020 <main+0x364>
			Stepper_Move(400, 0);
 8001018:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800101c:	f006 ff46 	bl	8007eac <_Z12Stepper_Movemh>
		if (strcmp(received_string, "motor") == 0) {
 8001020:	4620      	mov	r0, r4
 8001022:	4955      	ldr	r1, [pc, #340]	@ (8001178 <main+0x4bc>)
 8001024:	f7ff f894 	bl	8000150 <strcmp>
 8001028:	4605      	mov	r5, r0
 800102a:	2800      	cmp	r0, #0
 800102c:	d14a      	bne.n	80010c4 <main+0x408>
			Data[0] = 0x10; send_int32(100000, Data + 1); Data[5] = 0;
 800102e:	2310      	movs	r3, #16
 8001030:	484f      	ldr	r0, [pc, #316]	@ (8001170 <main+0x4b4>)
 8001032:	f10d 0131 	add.w	r1, sp, #49	@ 0x31
 8001036:	f88d 3030 	strb.w	r3, [sp, #48]	@ 0x30
 800103a:	f006 febf 	bl	8007dbc <_Z10send_int32lPh>
 800103e:	f88d 5035 	strb.w	r5, [sp, #53]	@ 0x35
			CAN_Tx(Data, 8, 0x100);
 8001042:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001046:	2108      	movs	r1, #8
 8001048:	a80c      	add	r0, sp, #48	@ 0x30
 800104a:	f006 fe85 	bl	8007d58 <_Z6CAN_TxPhht>
		string_received = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	7033      	strb	r3, [r6, #0]
 8001052:	e7c1      	b.n	8000fd8 <main+0x31c>
		else if (strcmp(received_string, "off") == 0)
 8001054:	4620      	mov	r0, r4
 8001056:	4949      	ldr	r1, [pc, #292]	@ (800117c <main+0x4c0>)
 8001058:	f7ff f87a 	bl	8000150 <strcmp>
 800105c:	2800      	cmp	r0, #0
 800105e:	d1cc      	bne.n	8000ffa <main+0x33e>
			HAL_GPIO_WritePin(ENN_GPIO_Port, ENN_Pin, GPIO_PIN_SET);
 8001060:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
 8001064:	2201      	movs	r2, #1
 8001066:	2140      	movs	r1, #64	@ 0x40
 8001068:	f500 3084 	add.w	r0, r0, #67584	@ 0x10800
 800106c:	e7c3      	b.n	8000ff6 <main+0x33a>
		} else if (strcmp(received_string, "dis") == 0) {
 800106e:	4620      	mov	r0, r4
 8001070:	4943      	ldr	r1, [pc, #268]	@ (8001180 <main+0x4c4>)
 8001072:	f7ff f86d 	bl	8000150 <strcmp>
 8001076:	b910      	cbnz	r0, 800107e <main+0x3c2>
			Stepper_Enable(1);
 8001078:	f006 ff66 	bl	8007f48 <_Z14Stepper_Enableh>
 800107c:	e7c6      	b.n	800100c <main+0x350>
		} else if (strcmp(received_string, "ena") == 0) {
 800107e:	4620      	mov	r0, r4
 8001080:	4940      	ldr	r1, [pc, #256]	@ (8001184 <main+0x4c8>)
 8001082:	f7ff f865 	bl	8000150 <strcmp>
 8001086:	b908      	cbnz	r0, 800108c <main+0x3d0>
			Stepper_Enable(1);
 8001088:	2001      	movs	r0, #1
 800108a:	e7f5      	b.n	8001078 <main+0x3bc>
		} else if (strcmp(received_string, "r") == 0) {
 800108c:	4620      	mov	r0, r4
 800108e:	493e      	ldr	r1, [pc, #248]	@ (8001188 <main+0x4cc>)
 8001090:	f7ff f85e 	bl	8000150 <strcmp>
 8001094:	b918      	cbnz	r0, 800109e <main+0x3e2>
			read(0x12);
 8001096:	2012      	movs	r0, #18
 8001098:	f007 f852 	bl	8008140 <_Z4readh>
 800109c:	e7b6      	b.n	800100c <main+0x350>
		} else if (strcmp(received_string, "w") == 0) {
 800109e:	493b      	ldr	r1, [pc, #236]	@ (800118c <main+0x4d0>)
 80010a0:	4620      	mov	r0, r4
 80010a2:	f7ff f855 	bl	8000150 <strcmp>
 80010a6:	4601      	mov	r1, r0
 80010a8:	b918      	cbnz	r0, 80010b2 <main+0x3f6>
			write(0x22, 16000);
 80010aa:	2022      	movs	r0, #34	@ 0x22
 80010ac:	f006 ffce 	bl	800804c <_Z5writehm>
 80010b0:	e7ac      	b.n	800100c <main+0x350>
		} else if (strcmp(received_string, "run") == 0) {
 80010b2:	4620      	mov	r0, r4
 80010b4:	4936      	ldr	r1, [pc, #216]	@ (8001190 <main+0x4d4>)
 80010b6:	f7ff f84b 	bl	8000150 <strcmp>
 80010ba:	2800      	cmp	r0, #0
 80010bc:	d1a6      	bne.n	800100c <main+0x350>
			write(0x22, 16000);
 80010be:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 80010c2:	e7f2      	b.n	80010aa <main+0x3ee>
		} else if (strcmp(received_string, "stop") == 0) {
 80010c4:	4620      	mov	r0, r4
 80010c6:	4933      	ldr	r1, [pc, #204]	@ (8001194 <main+0x4d8>)
 80010c8:	f7ff f842 	bl	8000150 <strcmp>
 80010cc:	b918      	cbnz	r0, 80010d6 <main+0x41a>
			Data[0] = 0x11;
 80010ce:	2311      	movs	r3, #17
			Data[0] = 0x13;
 80010d0:	f88d 3030 	strb.w	r3, [sp, #48]	@ 0x30
 80010d4:	e7b5      	b.n	8001042 <main+0x386>
		} else if (strcmp(received_string, "enable") == 0) {
 80010d6:	4620      	mov	r0, r4
 80010d8:	492f      	ldr	r1, [pc, #188]	@ (8001198 <main+0x4dc>)
 80010da:	f7ff f839 	bl	8000150 <strcmp>
 80010de:	b920      	cbnz	r0, 80010ea <main+0x42e>
			Data[0] = 0x12; Data[1] = 1;
 80010e0:	f44f 7389 	mov.w	r3, #274	@ 0x112
			Data[0] = 0x12; Data[1] = 0;
 80010e4:	f8ad 3030 	strh.w	r3, [sp, #48]	@ 0x30
			CAN_Tx(Data, 8, 0x100);
 80010e8:	e7ab      	b.n	8001042 <main+0x386>
		} else if (strcmp(received_string, "disable") == 0) {
 80010ea:	4620      	mov	r0, r4
 80010ec:	492b      	ldr	r1, [pc, #172]	@ (800119c <main+0x4e0>)
 80010ee:	f7ff f82f 	bl	8000150 <strcmp>
 80010f2:	b908      	cbnz	r0, 80010f8 <main+0x43c>
			Data[0] = 0x12; Data[1] = 0;
 80010f4:	2312      	movs	r3, #18
 80010f6:	e7f5      	b.n	80010e4 <main+0x428>
		} else if (strcmp(received_string, "reset") == 0) {
 80010f8:	4620      	mov	r0, r4
 80010fa:	4929      	ldr	r1, [pc, #164]	@ (80011a0 <main+0x4e4>)
 80010fc:	f7ff f828 	bl	8000150 <strcmp>
 8001100:	2800      	cmp	r0, #0
 8001102:	d1a4      	bne.n	800104e <main+0x392>
			Data[0] = 0x13;
 8001104:	2313      	movs	r3, #19
 8001106:	e7e3      	b.n	80010d0 <main+0x414>
 8001108:	2000055c 	.word	0x2000055c
 800110c:	40006400 	.word	0x40006400
 8001110:	20000318 	.word	0x20000318
 8001114:	40004800 	.word	0x40004800
 8001118:	20000438 	.word	0x20000438
 800111c:	40012c00 	.word	0x40012c00
 8001120:	200003f0 	.word	0x200003f0
 8001124:	40000800 	.word	0x40000800
 8001128:	20000360 	.word	0x20000360
 800112c:	40004400 	.word	0x40004400
 8001130:	200003a8 	.word	0x200003a8
 8001134:	40013800 	.word	0x40013800
 8001138:	2000026d 	.word	0x2000026d
 800113c:	20000624 	.word	0x20000624
 8001140:	20000620 	.word	0x20000620
 8001144:	2000061c 	.word	0x2000061c
 8001148:	2000061a 	.word	0x2000061a
 800114c:	000fffff 	.word	0x000fffff
 8001150:	20000508 	.word	0x20000508
 8001154:	0800ac7e 	.word	0x0800ac7e
 8001158:	20000208 	.word	0x20000208
 800115c:	20000209 	.word	0x20000209
 8001160:	0800ac99 	.word	0x0800ac99
 8001164:	0800aca8 	.word	0x0800aca8
 8001168:	40010800 	.word	0x40010800
 800116c:	0800acaf 	.word	0x0800acaf
 8001170:	000186a0 	.word	0x000186a0
 8001174:	0800acbf 	.word	0x0800acbf
 8001178:	0800acc2 	.word	0x0800acc2
 800117c:	0800acab 	.word	0x0800acab
 8001180:	0800acb1 	.word	0x0800acb1
 8001184:	0800acb5 	.word	0x0800acb5
 8001188:	0800acc6 	.word	0x0800acc6
 800118c:	0800acb9 	.word	0x0800acb9
 8001190:	0800acbb 	.word	0x0800acbb
 8001194:	0800acc8 	.word	0x0800acc8
 8001198:	0800accd 	.word	0x0800accd
 800119c:	0800acd4 	.word	0x0800acd4
 80011a0:	0800acdc 	.word	0x0800acdc

080011a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011aa:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <HAL_MspInit+0x5c>)
 80011ac:	699b      	ldr	r3, [r3, #24]
 80011ae:	4a14      	ldr	r2, [pc, #80]	@ (8001200 <HAL_MspInit+0x5c>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6193      	str	r3, [r2, #24]
 80011b6:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <HAL_MspInit+0x5c>)
 80011b8:	699b      	ldr	r3, [r3, #24]
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <HAL_MspInit+0x5c>)
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001200 <HAL_MspInit+0x5c>)
 80011c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011cc:	61d3      	str	r3, [r2, #28]
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <HAL_MspInit+0x5c>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80011da:	4b0a      	ldr	r3, [pc, #40]	@ (8001204 <HAL_MspInit+0x60>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	4a04      	ldr	r2, [pc, #16]	@ (8001204 <HAL_MspInit+0x60>)
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011f6:	bf00      	nop
 80011f8:	3714      	adds	r7, #20
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr
 8001200:	40021000 	.word	0x40021000
 8001204:	40010000 	.word	0x40010000

08001208 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b08a      	sub	sp, #40	@ 0x28
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a2d      	ldr	r2, [pc, #180]	@ (80012d8 <HAL_CAN_MspInit+0xd0>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d153      	bne.n	80012d0 <HAL_CAN_MspInit+0xc8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001228:	4b2c      	ldr	r3, [pc, #176]	@ (80012dc <HAL_CAN_MspInit+0xd4>)
 800122a:	69db      	ldr	r3, [r3, #28]
 800122c:	4a2b      	ldr	r2, [pc, #172]	@ (80012dc <HAL_CAN_MspInit+0xd4>)
 800122e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001232:	61d3      	str	r3, [r2, #28]
 8001234:	4b29      	ldr	r3, [pc, #164]	@ (80012dc <HAL_CAN_MspInit+0xd4>)
 8001236:	69db      	ldr	r3, [r3, #28]
 8001238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800123c:	613b      	str	r3, [r7, #16]
 800123e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001240:	4b26      	ldr	r3, [pc, #152]	@ (80012dc <HAL_CAN_MspInit+0xd4>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	4a25      	ldr	r2, [pc, #148]	@ (80012dc <HAL_CAN_MspInit+0xd4>)
 8001246:	f043 0308 	orr.w	r3, r3, #8
 800124a:	6193      	str	r3, [r2, #24]
 800124c:	4b23      	ldr	r3, [pc, #140]	@ (80012dc <HAL_CAN_MspInit+0xd4>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	f003 0308 	and.w	r3, r3, #8
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001258:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800125c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	481c      	ldr	r0, [pc, #112]	@ (80012e0 <HAL_CAN_MspInit+0xd8>)
 800126e:	f001 fe01 	bl	8002e74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001272:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001276:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800127c:	2303      	movs	r3, #3
 800127e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4816      	ldr	r0, [pc, #88]	@ (80012e0 <HAL_CAN_MspInit+0xd8>)
 8001288:	f001 fdf4 	bl	8002e74 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 800128c:	4b15      	ldr	r3, [pc, #84]	@ (80012e4 <HAL_CAN_MspInit+0xdc>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
 8001292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001294:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001298:	627b      	str	r3, [r7, #36]	@ 0x24
 800129a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800129c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80012a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80012a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80012aa:	4a0e      	ldr	r2, [pc, #56]	@ (80012e4 <HAL_CAN_MspInit+0xdc>)
 80012ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ae:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80012b0:	2200      	movs	r2, #0
 80012b2:	2100      	movs	r1, #0
 80012b4:	2014      	movs	r0, #20
 80012b6:	f001 faf8 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80012ba:	2014      	movs	r0, #20
 80012bc:	f001 fb11 	bl	80028e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80012c0:	2200      	movs	r2, #0
 80012c2:	2100      	movs	r1, #0
 80012c4:	2015      	movs	r0, #21
 80012c6:	f001 faf0 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80012ca:	2015      	movs	r0, #21
 80012cc:	f001 fb09 	bl	80028e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80012d0:	bf00      	nop
 80012d2:	3728      	adds	r7, #40	@ 0x28
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40006400 	.word	0x40006400
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40010c00 	.word	0x40010c00
 80012e4:	40010000 	.word	0x40010000

080012e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a45      	ldr	r2, [pc, #276]	@ (8001418 <HAL_I2C_MspInit+0x130>)
 8001304:	4293      	cmp	r3, r2
 8001306:	f040 8082 	bne.w	800140e <HAL_I2C_MspInit+0x126>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130a:	4b44      	ldr	r3, [pc, #272]	@ (800141c <HAL_I2C_MspInit+0x134>)
 800130c:	699b      	ldr	r3, [r3, #24]
 800130e:	4a43      	ldr	r2, [pc, #268]	@ (800141c <HAL_I2C_MspInit+0x134>)
 8001310:	f043 0308 	orr.w	r3, r3, #8
 8001314:	6193      	str	r3, [r2, #24]
 8001316:	4b41      	ldr	r3, [pc, #260]	@ (800141c <HAL_I2C_MspInit+0x134>)
 8001318:	699b      	ldr	r3, [r3, #24]
 800131a:	f003 0308 	and.w	r3, r3, #8
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001322:	23c0      	movs	r3, #192	@ 0xc0
 8001324:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001326:	2312      	movs	r3, #18
 8001328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132e:	f107 0310 	add.w	r3, r7, #16
 8001332:	4619      	mov	r1, r3
 8001334:	483a      	ldr	r0, [pc, #232]	@ (8001420 <HAL_I2C_MspInit+0x138>)
 8001336:	f001 fd9d 	bl	8002e74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800133a:	4b38      	ldr	r3, [pc, #224]	@ (800141c <HAL_I2C_MspInit+0x134>)
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	4a37      	ldr	r2, [pc, #220]	@ (800141c <HAL_I2C_MspInit+0x134>)
 8001340:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001344:	61d3      	str	r3, [r2, #28]
 8001346:	4b35      	ldr	r3, [pc, #212]	@ (800141c <HAL_I2C_MspInit+0x134>)
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8001352:	4b34      	ldr	r3, [pc, #208]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 8001354:	4a34      	ldr	r2, [pc, #208]	@ (8001428 <HAL_I2C_MspInit+0x140>)
 8001356:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001358:	4b32      	ldr	r3, [pc, #200]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 800135a:	2200      	movs	r2, #0
 800135c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800135e:	4b31      	ldr	r3, [pc, #196]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001364:	4b2f      	ldr	r3, [pc, #188]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 8001366:	2280      	movs	r2, #128	@ 0x80
 8001368:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800136a:	4b2e      	ldr	r3, [pc, #184]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001370:	4b2c      	ldr	r3, [pc, #176]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 8001372:	2200      	movs	r2, #0
 8001374:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001376:	4b2b      	ldr	r3, [pc, #172]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800137c:	4b29      	ldr	r3, [pc, #164]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 800137e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001382:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001384:	4827      	ldr	r0, [pc, #156]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 8001386:	f001 fac7 	bl	8002918 <HAL_DMA_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <HAL_I2C_MspInit+0xac>
    {
      Error_Handler();
 8001390:	f7ff fc60 	bl	8000c54 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a23      	ldr	r2, [pc, #140]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 8001398:	639a      	str	r2, [r3, #56]	@ 0x38
 800139a:	4a22      	ldr	r2, [pc, #136]	@ (8001424 <HAL_I2C_MspInit+0x13c>)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80013a0:	4b22      	ldr	r3, [pc, #136]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013a2:	4a23      	ldr	r2, [pc, #140]	@ (8001430 <HAL_I2C_MspInit+0x148>)
 80013a4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013a6:	4b21      	ldr	r3, [pc, #132]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013a8:	2210      	movs	r2, #16
 80013aa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013ac:	4b1f      	ldr	r3, [pc, #124]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013b2:	4b1e      	ldr	r3, [pc, #120]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013b4:	2280      	movs	r2, #128	@ 0x80
 80013b6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013b8:	4b1c      	ldr	r3, [pc, #112]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013be:	4b1b      	ldr	r3, [pc, #108]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80013c4:	4b19      	ldr	r3, [pc, #100]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013ca:	4b18      	ldr	r3, [pc, #96]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013d0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80013d2:	4816      	ldr	r0, [pc, #88]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013d4:	f001 faa0 	bl	8002918 <HAL_DMA_Init>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 80013de:	f7ff fc39 	bl	8000c54 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a11      	ldr	r2, [pc, #68]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80013e8:	4a10      	ldr	r2, [pc, #64]	@ (800142c <HAL_I2C_MspInit+0x144>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2100      	movs	r1, #0
 80013f2:	201f      	movs	r0, #31
 80013f4:	f001 fa59 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80013f8:	201f      	movs	r0, #31
 80013fa:	f001 fa72 	bl	80028e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2100      	movs	r1, #0
 8001402:	2020      	movs	r0, #32
 8001404:	f001 fa51 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001408:	2020      	movs	r0, #32
 800140a:	f001 fa6a 	bl	80028e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800140e:	bf00      	nop
 8001410:	3720      	adds	r7, #32
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40005400 	.word	0x40005400
 800141c:	40021000 	.word	0x40021000
 8001420:	40010c00 	.word	0x40010c00
 8001424:	200004c4 	.word	0x200004c4
 8001428:	40020080 	.word	0x40020080
 800142c:	20000480 	.word	0x20000480
 8001430:	4002006c 	.word	0x4002006c

08001434 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a16      	ldr	r2, [pc, #88]	@ (800149c <HAL_TIM_Base_MspInit+0x68>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d10c      	bne.n	8001460 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001446:	4b16      	ldr	r3, [pc, #88]	@ (80014a0 <HAL_TIM_Base_MspInit+0x6c>)
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	4a15      	ldr	r2, [pc, #84]	@ (80014a0 <HAL_TIM_Base_MspInit+0x6c>)
 800144c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001450:	6193      	str	r3, [r2, #24]
 8001452:	4b13      	ldr	r3, [pc, #76]	@ (80014a0 <HAL_TIM_Base_MspInit+0x6c>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800145e:	e018      	b.n	8001492 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a0f      	ldr	r2, [pc, #60]	@ (80014a4 <HAL_TIM_Base_MspInit+0x70>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d113      	bne.n	8001492 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800146a:	4b0d      	ldr	r3, [pc, #52]	@ (80014a0 <HAL_TIM_Base_MspInit+0x6c>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	4a0c      	ldr	r2, [pc, #48]	@ (80014a0 <HAL_TIM_Base_MspInit+0x6c>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	61d3      	str	r3, [r2, #28]
 8001476:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <HAL_TIM_Base_MspInit+0x6c>)
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	2100      	movs	r1, #0
 8001486:	201e      	movs	r0, #30
 8001488:	f001 fa0f 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800148c:	201e      	movs	r0, #30
 800148e:	f001 fa28 	bl	80028e2 <HAL_NVIC_EnableIRQ>
}
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40012c00 	.word	0x40012c00
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40000800 	.word	0x40000800

080014a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	@ 0x30
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 0320 	add.w	r3, r7, #32
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a6e      	ldr	r2, [pc, #440]	@ (800167c <HAL_UART_MspInit+0x1d4>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d132      	bne.n	800152e <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014c8:	4b6d      	ldr	r3, [pc, #436]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a6c      	ldr	r2, [pc, #432]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80014ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014dc:	61fb      	str	r3, [r7, #28]
 80014de:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e0:	4b67      	ldr	r3, [pc, #412]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a66      	ldr	r2, [pc, #408]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80014e6:	f043 0304 	orr.w	r3, r3, #4
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b64      	ldr	r3, [pc, #400]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f003 0304 	and.w	r3, r3, #4
 80014f4:	61bb      	str	r3, [r7, #24]
 80014f6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fe:	2302      	movs	r3, #2
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001502:	2303      	movs	r3, #3
 8001504:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001506:	f107 0320 	add.w	r3, r7, #32
 800150a:	4619      	mov	r1, r3
 800150c:	485d      	ldr	r0, [pc, #372]	@ (8001684 <HAL_UART_MspInit+0x1dc>)
 800150e:	f001 fcb1 	bl	8002e74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001512:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001518:	2300      	movs	r3, #0
 800151a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001520:	f107 0320 	add.w	r3, r7, #32
 8001524:	4619      	mov	r1, r3
 8001526:	4857      	ldr	r0, [pc, #348]	@ (8001684 <HAL_UART_MspInit+0x1dc>)
 8001528:	f001 fca4 	bl	8002e74 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800152c:	e0a2      	b.n	8001674 <HAL_UART_MspInit+0x1cc>
  else if(huart->Instance==USART2)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a55      	ldr	r2, [pc, #340]	@ (8001688 <HAL_UART_MspInit+0x1e0>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d138      	bne.n	80015aa <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001538:	4b51      	ldr	r3, [pc, #324]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 800153a:	69db      	ldr	r3, [r3, #28]
 800153c:	4a50      	ldr	r2, [pc, #320]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 800153e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001542:	61d3      	str	r3, [r2, #28]
 8001544:	4b4e      	ldr	r3, [pc, #312]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 8001546:	69db      	ldr	r3, [r3, #28]
 8001548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001550:	4b4b      	ldr	r3, [pc, #300]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	4a4a      	ldr	r2, [pc, #296]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 8001556:	f043 0304 	orr.w	r3, r3, #4
 800155a:	6193      	str	r3, [r2, #24]
 800155c:	4b48      	ldr	r3, [pc, #288]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	f003 0304 	and.w	r3, r3, #4
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001568:	2304      	movs	r3, #4
 800156a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156c:	2302      	movs	r3, #2
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001570:	2303      	movs	r3, #3
 8001572:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 0320 	add.w	r3, r7, #32
 8001578:	4619      	mov	r1, r3
 800157a:	4842      	ldr	r0, [pc, #264]	@ (8001684 <HAL_UART_MspInit+0x1dc>)
 800157c:	f001 fc7a 	bl	8002e74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001580:	2308      	movs	r3, #8
 8001582:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001584:	2300      	movs	r3, #0
 8001586:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800158c:	f107 0320 	add.w	r3, r7, #32
 8001590:	4619      	mov	r1, r3
 8001592:	483c      	ldr	r0, [pc, #240]	@ (8001684 <HAL_UART_MspInit+0x1dc>)
 8001594:	f001 fc6e 	bl	8002e74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001598:	2200      	movs	r2, #0
 800159a:	2100      	movs	r1, #0
 800159c:	2026      	movs	r0, #38	@ 0x26
 800159e:	f001 f984 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015a2:	2026      	movs	r0, #38	@ 0x26
 80015a4:	f001 f99d 	bl	80028e2 <HAL_NVIC_EnableIRQ>
}
 80015a8:	e064      	b.n	8001674 <HAL_UART_MspInit+0x1cc>
  else if(huart->Instance==USART3)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a37      	ldr	r2, [pc, #220]	@ (800168c <HAL_UART_MspInit+0x1e4>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d15f      	bne.n	8001674 <HAL_UART_MspInit+0x1cc>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015b4:	4b32      	ldr	r3, [pc, #200]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	4a31      	ldr	r2, [pc, #196]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80015ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015be:	61d3      	str	r3, [r2, #28]
 80015c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	4a2b      	ldr	r2, [pc, #172]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80015d2:	f043 0308 	orr.w	r3, r3, #8
 80015d6:	6193      	str	r3, [r2, #24]
 80015d8:	4b29      	ldr	r3, [pc, #164]	@ (8001680 <HAL_UART_MspInit+0x1d8>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	f003 0308 	and.w	r3, r3, #8
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ea:	2302      	movs	r3, #2
 80015ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ee:	2303      	movs	r3, #3
 80015f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f2:	f107 0320 	add.w	r3, r7, #32
 80015f6:	4619      	mov	r1, r3
 80015f8:	4825      	ldr	r0, [pc, #148]	@ (8001690 <HAL_UART_MspInit+0x1e8>)
 80015fa:	f001 fc3b 	bl	8002e74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80015fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001604:	2300      	movs	r3, #0
 8001606:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	2300      	movs	r3, #0
 800160a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160c:	f107 0320 	add.w	r3, r7, #32
 8001610:	4619      	mov	r1, r3
 8001612:	481f      	ldr	r0, [pc, #124]	@ (8001690 <HAL_UART_MspInit+0x1e8>)
 8001614:	f001 fc2e 	bl	8002e74 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001618:	4b1e      	ldr	r3, [pc, #120]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 800161a:	4a1f      	ldr	r2, [pc, #124]	@ (8001698 <HAL_UART_MspInit+0x1f0>)
 800161c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800161e:	4b1d      	ldr	r3, [pc, #116]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 8001620:	2200      	movs	r2, #0
 8001622:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800162a:	4b1a      	ldr	r3, [pc, #104]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 800162c:	2280      	movs	r2, #128	@ 0x80
 800162e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001630:	4b18      	ldr	r3, [pc, #96]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001636:	4b17      	ldr	r3, [pc, #92]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 8001638:	2200      	movs	r2, #0
 800163a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800163c:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 800163e:	2200      	movs	r2, #0
 8001640:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001642:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 8001644:	2200      	movs	r2, #0
 8001646:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001648:	4812      	ldr	r0, [pc, #72]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 800164a:	f001 f965 	bl	8002918 <HAL_DMA_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <HAL_UART_MspInit+0x1b0>
      Error_Handler();
 8001654:	f7ff fafe 	bl	8000c54 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4a0e      	ldr	r2, [pc, #56]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 800165c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800165e:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <HAL_UART_MspInit+0x1ec>)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001664:	2200      	movs	r2, #0
 8001666:	2100      	movs	r1, #0
 8001668:	2027      	movs	r0, #39	@ 0x27
 800166a:	f001 f91e 	bl	80028aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800166e:	2027      	movs	r0, #39	@ 0x27
 8001670:	f001 f937 	bl	80028e2 <HAL_NVIC_EnableIRQ>
}
 8001674:	bf00      	nop
 8001676:	3730      	adds	r7, #48	@ 0x30
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40013800 	.word	0x40013800
 8001680:	40021000 	.word	0x40021000
 8001684:	40010800 	.word	0x40010800
 8001688:	40004400 	.word	0x40004400
 800168c:	40004800 	.word	0x40004800
 8001690:	40010c00 	.word	0x40010c00
 8001694:	200002d4 	.word	0x200002d4
 8001698:	40020030 	.word	0x40020030

0800169c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <NMI_Handler+0x4>

080016a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <HardFault_Handler+0x4>

080016ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <MemManage_Handler+0x4>

080016b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <BusFault_Handler+0x4>

080016bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <UsageFault_Handler+0x4>

080016c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ec:	f000 f986 	bl	80019fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <DMA1_Channel3_IRQHandler+0x10>)
 80016fa:	f001 fa7b 	bl	8002bf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200002d4 	.word	0x200002d4

08001708 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <DMA1_Channel6_IRQHandler+0x10>)
 800170e:	f001 fa71 	bl	8002bf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20000480 	.word	0x20000480

0800171c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001720:	4802      	ldr	r0, [pc, #8]	@ (800172c <DMA1_Channel7_IRQHandler+0x10>)
 8001722:	f001 fa67 	bl	8002bf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200004c4 	.word	0x200004c4

08001730 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001734:	4802      	ldr	r0, [pc, #8]	@ (8001740 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001736:	f000 fdbe 	bl	80022b6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	2000055c 	.word	0x2000055c

08001744 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001748:	4802      	ldr	r0, [pc, #8]	@ (8001754 <CAN1_RX1_IRQHandler+0x10>)
 800174a:	f000 fdb4 	bl	80022b6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	2000055c 	.word	0x2000055c

08001758 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIAG_Pin);
 800175c:	2020      	movs	r0, #32
 800175e:	f001 fd25 	bl	80031ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800176c:	4802      	ldr	r0, [pc, #8]	@ (8001778 <TIM4_IRQHandler+0x10>)
 800176e:	f004 ff25 	bl	80065bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	200003f0 	.word	0x200003f0

0800177c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <I2C1_EV_IRQHandler+0x10>)
 8001782:	f002 f937 	bl	80039f4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000508 	.word	0x20000508

08001790 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001794:	4802      	ldr	r0, [pc, #8]	@ (80017a0 <I2C1_ER_IRQHandler+0x10>)
 8001796:	f002 fa9e 	bl	8003cd6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000508 	.word	0x20000508

080017a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017a8:	4802      	ldr	r0, [pc, #8]	@ (80017b4 <USART2_IRQHandler+0x10>)
 80017aa:	f005 fb7d 	bl	8006ea8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000360 	.word	0x20000360

080017b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80017bc:	4802      	ldr	r0, [pc, #8]	@ (80017c8 <USART3_IRQHandler+0x10>)
 80017be:	f005 fb73 	bl	8006ea8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000318 	.word	0x20000318

080017cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  return 1;
 80017d0:	2301      	movs	r3, #1
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr

080017da <_kill>:

int _kill(int pid, int sig)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017e4:	f007 fa84 	bl	8008cf0 <__errno>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2216      	movs	r2, #22
 80017ec:	601a      	str	r2, [r3, #0]
  return -1;
 80017ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <_exit>:

void _exit (int status)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001802:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff ffe7 	bl	80017da <_kill>
  while (1) {}    /* Make sure we hang here */
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <_exit+0x12>

08001810 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	e00a      	b.n	8001838 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001822:	f3af 8000 	nop.w
 8001826:	4601      	mov	r1, r0
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	1c5a      	adds	r2, r3, #1
 800182c:	60ba      	str	r2, [r7, #8]
 800182e:	b2ca      	uxtb	r2, r1
 8001830:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	3301      	adds	r3, #1
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	429a      	cmp	r2, r3
 800183e:	dbf0      	blt.n	8001822 <_read+0x12>
  }

  return len;
 8001840:	687b      	ldr	r3, [r7, #4]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3718      	adds	r7, #24
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <_close>:
  }
  return len;
}

int _close(int file)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	bc80      	pop	{r7}
 800185e:	4770      	bx	lr

08001860 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001870:	605a      	str	r2, [r3, #4]
  return 0;
 8001872:	2300      	movs	r3, #0
}
 8001874:	4618      	mov	r0, r3
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr

0800187e <_isatty>:

int _isatty(int file)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr

08001892 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001892:	b480      	push	{r7}
 8001894:	b085      	sub	sp, #20
 8001896:	af00      	add	r7, sp, #0
 8001898:	60f8      	str	r0, [r7, #12]
 800189a:	60b9      	str	r1, [r7, #8]
 800189c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3714      	adds	r7, #20
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
	...

080018ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018b4:	4a14      	ldr	r2, [pc, #80]	@ (8001908 <_sbrk+0x5c>)
 80018b6:	4b15      	ldr	r3, [pc, #84]	@ (800190c <_sbrk+0x60>)
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d102      	bne.n	80018ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <_sbrk+0x64>)
 80018ca:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <_sbrk+0x68>)
 80018cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ce:	4b10      	ldr	r3, [pc, #64]	@ (8001910 <_sbrk+0x64>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d207      	bcs.n	80018ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018dc:	f007 fa08 	bl	8008cf0 <__errno>
 80018e0:	4603      	mov	r3, r0
 80018e2:	220c      	movs	r2, #12
 80018e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018ea:	e009      	b.n	8001900 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ec:	4b08      	ldr	r3, [pc, #32]	@ (8001910 <_sbrk+0x64>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018f2:	4b07      	ldr	r3, [pc, #28]	@ (8001910 <_sbrk+0x64>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	4a05      	ldr	r2, [pc, #20]	@ (8001910 <_sbrk+0x64>)
 80018fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018fe:	68fb      	ldr	r3, [r7, #12]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20005000 	.word	0x20005000
 800190c:	00000400 	.word	0x00000400
 8001910:	20000584 	.word	0x20000584
 8001914:	20000778 	.word	0x20000778

08001918 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001924:	f7ff fff8 	bl	8001918 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001928:	480b      	ldr	r0, [pc, #44]	@ (8001958 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800192a:	490c      	ldr	r1, [pc, #48]	@ (800195c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800192c:	4a0c      	ldr	r2, [pc, #48]	@ (8001960 <LoopFillZerobss+0x16>)
  movs r3, #0
 800192e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001930:	e002      	b.n	8001938 <LoopCopyDataInit>

08001932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001936:	3304      	adds	r3, #4

08001938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800193a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800193c:	d3f9      	bcc.n	8001932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800193e:	4a09      	ldr	r2, [pc, #36]	@ (8001964 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001940:	4c09      	ldr	r4, [pc, #36]	@ (8001968 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001944:	e001      	b.n	800194a <LoopFillZerobss>

08001946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001948:	3204      	adds	r2, #4

0800194a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800194a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800194c:	d3fb      	bcc.n	8001946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800194e:	f007 f9d5 	bl	8008cfc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001952:	f7ff f9b3 	bl	8000cbc <main>
  bx lr
 8001956:	4770      	bx	lr
  ldr r0, =_sdata
 8001958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800195c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001960:	0800b0dc 	.word	0x0800b0dc
  ldr r2, =_sbss
 8001964:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001968:	20000774 	.word	0x20000774

0800196c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800196c:	e7fe      	b.n	800196c <ADC1_2_IRQHandler>
	...

08001970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001974:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <HAL_Init+0x28>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <HAL_Init+0x28>)
 800197a:	f043 0310 	orr.w	r3, r3, #16
 800197e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001980:	2003      	movs	r0, #3
 8001982:	f000 ff87 	bl	8002894 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001986:	200f      	movs	r0, #15
 8001988:	f000 f808 	bl	800199c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800198c:	f7ff fc0a 	bl	80011a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40022000 	.word	0x40022000

0800199c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019a4:	4b12      	ldr	r3, [pc, #72]	@ (80019f0 <HAL_InitTick+0x54>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	4b12      	ldr	r3, [pc, #72]	@ (80019f4 <HAL_InitTick+0x58>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	4619      	mov	r1, r3
 80019ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 ff9f 	bl	80028fe <HAL_SYSTICK_Config>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e00e      	b.n	80019e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2b0f      	cmp	r3, #15
 80019ce:	d80a      	bhi.n	80019e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019d0:	2200      	movs	r2, #0
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019d8:	f000 ff67 	bl	80028aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019dc:	4a06      	ldr	r2, [pc, #24]	@ (80019f8 <HAL_InitTick+0x5c>)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019e2:	2300      	movs	r3, #0
 80019e4:	e000      	b.n	80019e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20000000 	.word	0x20000000
 80019f4:	20000008 	.word	0x20000008
 80019f8:	20000004 	.word	0x20000004

080019fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a00:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <HAL_IncTick+0x1c>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b05      	ldr	r3, [pc, #20]	@ (8001a1c <HAL_IncTick+0x20>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	4a03      	ldr	r2, [pc, #12]	@ (8001a1c <HAL_IncTick+0x20>)
 8001a0e:	6013      	str	r3, [r2, #0]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	20000008 	.word	0x20000008
 8001a1c:	20000588 	.word	0x20000588

08001a20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return uwTick;
 8001a24:	4b02      	ldr	r3, [pc, #8]	@ (8001a30 <HAL_GetTick+0x10>)
 8001a26:	681b      	ldr	r3, [r3, #0]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr
 8001a30:	20000588 	.word	0x20000588

08001a34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a3c:	f7ff fff0 	bl	8001a20 <HAL_GetTick>
 8001a40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a4c:	d005      	beq.n	8001a5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a78 <HAL_Delay+0x44>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4413      	add	r3, r2
 8001a58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a5a:	bf00      	nop
 8001a5c:	f7ff ffe0 	bl	8001a20 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	68fa      	ldr	r2, [r7, #12]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d8f7      	bhi.n	8001a5c <HAL_Delay+0x28>
  {
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000008 	.word	0x20000008

08001a7c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e0ed      	b.n	8001c6a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d102      	bne.n	8001aa0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff fbb4 	bl	8001208 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f042 0201 	orr.w	r2, r2, #1
 8001aae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ab0:	f7ff ffb6 	bl	8001a20 <HAL_GetTick>
 8001ab4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001ab6:	e012      	b.n	8001ade <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ab8:	f7ff ffb2 	bl	8001a20 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b0a      	cmp	r3, #10
 8001ac4:	d90b      	bls.n	8001ade <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aca:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2205      	movs	r2, #5
 8001ad6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e0c5      	b.n	8001c6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0e5      	beq.n	8001ab8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f022 0202 	bic.w	r2, r2, #2
 8001afa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001afc:	f7ff ff90 	bl	8001a20 <HAL_GetTick>
 8001b00:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b02:	e012      	b.n	8001b2a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b04:	f7ff ff8c 	bl	8001a20 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b0a      	cmp	r3, #10
 8001b10:	d90b      	bls.n	8001b2a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b16:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2205      	movs	r2, #5
 8001b22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e09f      	b.n	8001c6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1e5      	bne.n	8001b04 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	7e1b      	ldrb	r3, [r3, #24]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d108      	bne.n	8001b52 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	e007      	b.n	8001b62 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	7e5b      	ldrb	r3, [r3, #25]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d108      	bne.n	8001b7c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	e007      	b.n	8001b8c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	7e9b      	ldrb	r3, [r3, #26]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d108      	bne.n	8001ba6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0220 	orr.w	r2, r2, #32
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	e007      	b.n	8001bb6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 0220 	bic.w	r2, r2, #32
 8001bb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	7edb      	ldrb	r3, [r3, #27]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d108      	bne.n	8001bd0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f022 0210 	bic.w	r2, r2, #16
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	e007      	b.n	8001be0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f042 0210 	orr.w	r2, r2, #16
 8001bde:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7f1b      	ldrb	r3, [r3, #28]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d108      	bne.n	8001bfa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f042 0208 	orr.w	r2, r2, #8
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	e007      	b.n	8001c0a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 0208 	bic.w	r2, r2, #8
 8001c08:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	7f5b      	ldrb	r3, [r3, #29]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d108      	bne.n	8001c24 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f042 0204 	orr.w	r2, r2, #4
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	e007      	b.n	8001c34 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0204 	bic.w	r2, r2, #4
 8001c32:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689a      	ldr	r2, [r3, #8]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	431a      	orrs	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	431a      	orrs	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	ea42 0103 	orr.w	r1, r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	1e5a      	subs	r2, r3, #1
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	430a      	orrs	r2, r1
 8001c58:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b087      	sub	sp, #28
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
 8001c7a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c88:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001c8a:	7cfb      	ldrb	r3, [r7, #19]
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d003      	beq.n	8001c98 <HAL_CAN_ConfigFilter+0x26>
 8001c90:	7cfb      	ldrb	r3, [r7, #19]
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	f040 80aa 	bne.w	8001dec <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001c9e:	f043 0201 	orr.w	r2, r3, #1
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	695b      	ldr	r3, [r3, #20]
 8001cac:	f003 031f 	and.w	r3, r3, #31
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	401a      	ands	r2, r3
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d123      	bne.n	8001d1a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	401a      	ands	r2, r3
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001cf4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	3248      	adds	r2, #72	@ 0x48
 8001cfa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d0e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d10:	6979      	ldr	r1, [r7, #20]
 8001d12:	3348      	adds	r3, #72	@ 0x48
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	440b      	add	r3, r1
 8001d18:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d122      	bne.n	8001d68 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d42:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	3248      	adds	r2, #72	@ 0x48
 8001d48:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d5c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d5e:	6979      	ldr	r1, [r7, #20]
 8001d60:	3348      	adds	r3, #72	@ 0x48
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	440b      	add	r3, r1
 8001d66:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d109      	bne.n	8001d84 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001d82:	e007      	b.n	8001d94 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d109      	bne.n	8001db0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	401a      	ands	r2, r3
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001dae:	e007      	b.n	8001dc0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	431a      	orrs	r2, r3
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d107      	bne.n	8001dd8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	431a      	orrs	r2, r3
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dde:	f023 0201 	bic.w	r2, r3, #1
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001de8:	2300      	movs	r3, #0
 8001dea:	e006      	b.n	8001dfa <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
  }
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	371c      	adds	r7, #28
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr

08001e04 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d12e      	bne.n	8001e76 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 0201 	bic.w	r2, r2, #1
 8001e2e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001e30:	f7ff fdf6 	bl	8001a20 <HAL_GetTick>
 8001e34:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e36:	e012      	b.n	8001e5e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e38:	f7ff fdf2 	bl	8001a20 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b0a      	cmp	r3, #10
 8001e44:	d90b      	bls.n	8001e5e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2205      	movs	r2, #5
 8001e56:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e012      	b.n	8001e84 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1e5      	bne.n	8001e38 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001e72:	2300      	movs	r3, #0
 8001e74:	e006      	b.n	8001e84 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e7a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
  }
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b089      	sub	sp, #36	@ 0x24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
 8001e98:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ea0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001eaa:	7ffb      	ldrb	r3, [r7, #31]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d003      	beq.n	8001eb8 <HAL_CAN_AddTxMessage+0x2c>
 8001eb0:	7ffb      	ldrb	r3, [r7, #31]
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	f040 80ad 	bne.w	8002012 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d10a      	bne.n	8001ed8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d105      	bne.n	8001ed8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 8095 	beq.w	8002002 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	0e1b      	lsrs	r3, r3, #24
 8001edc:	f003 0303 	and.w	r3, r3, #3
 8001ee0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	409a      	lsls	r2, r3
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10d      	bne.n	8001f10 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001efe:	68f9      	ldr	r1, [r7, #12]
 8001f00:	6809      	ldr	r1, [r1, #0]
 8001f02:	431a      	orrs	r2, r3
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	3318      	adds	r3, #24
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	440b      	add	r3, r1
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	e00f      	b.n	8001f30 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f1a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f20:	68f9      	ldr	r1, [r7, #12]
 8001f22:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001f24:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	3318      	adds	r3, #24
 8001f2a:	011b      	lsls	r3, r3, #4
 8001f2c:	440b      	add	r3, r1
 8001f2e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	6819      	ldr	r1, [r3, #0]
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	691a      	ldr	r2, [r3, #16]
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	3318      	adds	r3, #24
 8001f3c:	011b      	lsls	r3, r3, #4
 8001f3e:	440b      	add	r3, r1
 8001f40:	3304      	adds	r3, #4
 8001f42:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	7d1b      	ldrb	r3, [r3, #20]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d111      	bne.n	8001f70 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	3318      	adds	r3, #24
 8001f54:	011b      	lsls	r3, r3, #4
 8001f56:	4413      	add	r3, r2
 8001f58:	3304      	adds	r3, #4
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	6811      	ldr	r1, [r2, #0]
 8001f60:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	3318      	adds	r3, #24
 8001f68:	011b      	lsls	r3, r3, #4
 8001f6a:	440b      	add	r3, r1
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3307      	adds	r3, #7
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	061a      	lsls	r2, r3, #24
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3306      	adds	r3, #6
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	041b      	lsls	r3, r3, #16
 8001f80:	431a      	orrs	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	3305      	adds	r3, #5
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	021b      	lsls	r3, r3, #8
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	3204      	adds	r2, #4
 8001f90:	7812      	ldrb	r2, [r2, #0]
 8001f92:	4610      	mov	r0, r2
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	6811      	ldr	r1, [r2, #0]
 8001f98:	ea43 0200 	orr.w	r2, r3, r0
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	440b      	add	r3, r1
 8001fa2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001fa6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3303      	adds	r3, #3
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	061a      	lsls	r2, r3, #24
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	041b      	lsls	r3, r3, #16
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	021b      	lsls	r3, r3, #8
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	7812      	ldrb	r2, [r2, #0]
 8001fc8:	4610      	mov	r0, r2
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	6811      	ldr	r1, [r2, #0]
 8001fce:	ea43 0200 	orr.w	r2, r3, r0
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	011b      	lsls	r3, r3, #4
 8001fd6:	440b      	add	r3, r1
 8001fd8:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001fdc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	3318      	adds	r3, #24
 8001fe6:	011b      	lsls	r3, r3, #4
 8001fe8:	4413      	add	r3, r2
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	6811      	ldr	r1, [r2, #0]
 8001ff0:	f043 0201 	orr.w	r2, r3, #1
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	3318      	adds	r3, #24
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	440b      	add	r3, r1
 8001ffc:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	e00e      	b.n	8002020 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002006:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e006      	b.n	8002020 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002016:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
  }
}
 8002020:	4618      	mov	r0, r3
 8002022:	3724      	adds	r7, #36	@ 0x24
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800202a:	b480      	push	{r7}
 800202c:	b087      	sub	sp, #28
 800202e:	af00      	add	r7, sp, #0
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800203e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002040:	7dfb      	ldrb	r3, [r7, #23]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d003      	beq.n	800204e <HAL_CAN_GetRxMessage+0x24>
 8002046:	7dfb      	ldrb	r3, [r7, #23]
 8002048:	2b02      	cmp	r3, #2
 800204a:	f040 8103 	bne.w	8002254 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d10e      	bne.n	8002072 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	f003 0303 	and.w	r3, r3, #3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d116      	bne.n	8002090 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002066:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e0f7      	b.n	8002262 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	2b00      	cmp	r3, #0
 800207e:	d107      	bne.n	8002090 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002084:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0e8      	b.n	8002262 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	331b      	adds	r3, #27
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	4413      	add	r3, r2
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0204 	and.w	r2, r3, #4
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10c      	bne.n	80020c8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	331b      	adds	r3, #27
 80020b6:	011b      	lsls	r3, r3, #4
 80020b8:	4413      	add	r3, r2
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	0d5b      	lsrs	r3, r3, #21
 80020be:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	e00b      	b.n	80020e0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	331b      	adds	r3, #27
 80020d0:	011b      	lsls	r3, r3, #4
 80020d2:	4413      	add	r3, r2
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	08db      	lsrs	r3, r3, #3
 80020d8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	331b      	adds	r3, #27
 80020e8:	011b      	lsls	r3, r3, #4
 80020ea:	4413      	add	r3, r2
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0202 	and.w	r2, r3, #2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	331b      	adds	r3, #27
 80020fe:	011b      	lsls	r3, r3, #4
 8002100:	4413      	add	r3, r2
 8002102:	3304      	adds	r3, #4
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0308 	and.w	r3, r3, #8
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2208      	movs	r2, #8
 8002112:	611a      	str	r2, [r3, #16]
 8002114:	e00b      	b.n	800212e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	331b      	adds	r3, #27
 800211e:	011b      	lsls	r3, r3, #4
 8002120:	4413      	add	r3, r2
 8002122:	3304      	adds	r3, #4
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 020f 	and.w	r2, r3, #15
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	331b      	adds	r3, #27
 8002136:	011b      	lsls	r3, r3, #4
 8002138:	4413      	add	r3, r2
 800213a:	3304      	adds	r3, #4
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	0a1b      	lsrs	r3, r3, #8
 8002140:	b2da      	uxtb	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	331b      	adds	r3, #27
 800214e:	011b      	lsls	r3, r3, #4
 8002150:	4413      	add	r3, r2
 8002152:	3304      	adds	r3, #4
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	0c1b      	lsrs	r3, r3, #16
 8002158:	b29a      	uxth	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	011b      	lsls	r3, r3, #4
 8002166:	4413      	add	r3, r2
 8002168:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	b2da      	uxtb	r2, r3
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	011b      	lsls	r3, r3, #4
 800217c:	4413      	add	r3, r2
 800217e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	0a1a      	lsrs	r2, r3, #8
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	3301      	adds	r3, #1
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	011b      	lsls	r3, r3, #4
 8002196:	4413      	add	r3, r2
 8002198:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	0c1a      	lsrs	r2, r3, #16
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	3302      	adds	r3, #2
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	011b      	lsls	r3, r3, #4
 80021b0:	4413      	add	r3, r2
 80021b2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	0e1a      	lsrs	r2, r3, #24
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	3303      	adds	r3, #3
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	011b      	lsls	r3, r3, #4
 80021ca:	4413      	add	r3, r2
 80021cc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	3304      	adds	r3, #4
 80021d6:	b2d2      	uxtb	r2, r2
 80021d8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	011b      	lsls	r3, r3, #4
 80021e2:	4413      	add	r3, r2
 80021e4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	0a1a      	lsrs	r2, r3, #8
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	3305      	adds	r3, #5
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	011b      	lsls	r3, r3, #4
 80021fc:	4413      	add	r3, r2
 80021fe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	0c1a      	lsrs	r2, r3, #16
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	3306      	adds	r3, #6
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	011b      	lsls	r3, r3, #4
 8002216:	4413      	add	r3, r2
 8002218:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	0e1a      	lsrs	r2, r3, #24
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	3307      	adds	r3, #7
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d108      	bne.n	8002240 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f042 0220 	orr.w	r2, r2, #32
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	e007      	b.n	8002250 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	691a      	ldr	r2, [r3, #16]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f042 0220 	orr.w	r2, r2, #32
 800224e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002250:	2300      	movs	r3, #0
 8002252:	e006      	b.n	8002262 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002258:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
  }
}
 8002262:	4618      	mov	r0, r3
 8002264:	371c      	adds	r7, #28
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr

0800226c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 3020 	ldrb.w	r3, [r3, #32]
 800227c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800227e:	7bfb      	ldrb	r3, [r7, #15]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d002      	beq.n	800228a <HAL_CAN_ActivateNotification+0x1e>
 8002284:	7bfb      	ldrb	r3, [r7, #15]
 8002286:	2b02      	cmp	r3, #2
 8002288:	d109      	bne.n	800229e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6959      	ldr	r1, [r3, #20]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	683a      	ldr	r2, [r7, #0]
 8002296:	430a      	orrs	r2, r1
 8002298:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	e006      	b.n	80022ac <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
  }
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr

080022b6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b08a      	sub	sp, #40	@ 0x28
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80022be:	2300      	movs	r3, #0
 80022c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	695b      	ldr	r3, [r3, #20]
 80022c8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80022f2:	6a3b      	ldr	r3, [r7, #32]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d07c      	beq.n	80023f6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80022fc:	69bb      	ldr	r3, [r7, #24]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b00      	cmp	r3, #0
 8002304:	d023      	beq.n	800234e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2201      	movs	r2, #1
 800230c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d003      	beq.n	8002320 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f000 f983 	bl	8002624 <HAL_CAN_TxMailbox0CompleteCallback>
 800231e:	e016      	b.n	800234e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	f003 0304 	and.w	r3, r3, #4
 8002326:	2b00      	cmp	r3, #0
 8002328:	d004      	beq.n	8002334 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002330:	627b      	str	r3, [r7, #36]	@ 0x24
 8002332:	e00c      	b.n	800234e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	2b00      	cmp	r3, #0
 800233c:	d004      	beq.n	8002348 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800233e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002340:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002344:	627b      	str	r3, [r7, #36]	@ 0x24
 8002346:	e002      	b.n	800234e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 f986 	bl	800265a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002354:	2b00      	cmp	r3, #0
 8002356:	d024      	beq.n	80023a2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002360:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002368:	2b00      	cmp	r3, #0
 800236a:	d003      	beq.n	8002374 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f000 f962 	bl	8002636 <HAL_CAN_TxMailbox1CompleteCallback>
 8002372:	e016      	b.n	80023a2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800237a:	2b00      	cmp	r3, #0
 800237c:	d004      	beq.n	8002388 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002380:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
 8002386:	e00c      	b.n	80023a2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800238e:	2b00      	cmp	r3, #0
 8002390:	d004      	beq.n	800239c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002398:	627b      	str	r3, [r7, #36]	@ 0x24
 800239a:	e002      	b.n	80023a2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 f965 	bl	800266c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d024      	beq.n	80023f6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80023b4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d003      	beq.n	80023c8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f941 	bl	8002648 <HAL_CAN_TxMailbox2CompleteCallback>
 80023c6:	e016      	b.n	80023f6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d004      	beq.n	80023dc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80023da:	e00c      	b.n	80023f6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d004      	beq.n	80023f0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80023e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ee:	e002      	b.n	80023f6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 f944 	bl	800267e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80023f6:	6a3b      	ldr	r3, [r7, #32]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00c      	beq.n	800241a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	f003 0310 	and.w	r3, r3, #16
 8002406:	2b00      	cmp	r3, #0
 8002408:	d007      	beq.n	800241a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800240a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002410:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2210      	movs	r2, #16
 8002418:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800241a:	6a3b      	ldr	r3, [r7, #32]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00b      	beq.n	800243c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d006      	beq.n	800243c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2208      	movs	r2, #8
 8002434:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 f92a 	bl	8002690 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800243c:	6a3b      	ldr	r3, [r7, #32]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d009      	beq.n	800245a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	2b00      	cmp	r3, #0
 8002452:	d002      	beq.n	800245a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f005 fc93 	bl	8007d80 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800245a:	6a3b      	ldr	r3, [r7, #32]
 800245c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00c      	beq.n	800247e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	f003 0310 	and.w	r3, r3, #16
 800246a:	2b00      	cmp	r3, #0
 800246c:	d007      	beq.n	800247e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2210      	movs	r2, #16
 800247c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800247e:	6a3b      	ldr	r3, [r7, #32]
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00b      	beq.n	80024a0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	f003 0308 	and.w	r3, r3, #8
 800248e:	2b00      	cmp	r3, #0
 8002490:	d006      	beq.n	80024a0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2208      	movs	r2, #8
 8002498:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f90a 	bl	80026b4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80024a0:	6a3b      	ldr	r3, [r7, #32]
 80024a2:	f003 0310 	and.w	r3, r3, #16
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d009      	beq.n	80024be <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f000 f8f2 	bl	80026a2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80024be:	6a3b      	ldr	r3, [r7, #32]
 80024c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d00b      	beq.n	80024e0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d006      	beq.n	80024e0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2210      	movs	r2, #16
 80024d8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 f8f3 	bl	80026c6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00b      	beq.n	8002502 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f003 0308 	and.w	r3, r3, #8
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d006      	beq.n	8002502 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2208      	movs	r2, #8
 80024fa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 f8eb 	bl	80026d8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002502:	6a3b      	ldr	r3, [r7, #32]
 8002504:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d07b      	beq.n	8002604 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	f003 0304 	and.w	r3, r3, #4
 8002512:	2b00      	cmp	r3, #0
 8002514:	d072      	beq.n	80025fc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002516:	6a3b      	ldr	r3, [r7, #32]
 8002518:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251c:	2b00      	cmp	r3, #0
 800251e:	d008      	beq.n	8002532 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002526:	2b00      	cmp	r3, #0
 8002528:	d003      	beq.n	8002532 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002532:	6a3b      	ldr	r3, [r7, #32]
 8002534:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002538:	2b00      	cmp	r3, #0
 800253a:	d008      	beq.n	800254e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002548:	f043 0302 	orr.w	r3, r3, #2
 800254c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002554:	2b00      	cmp	r3, #0
 8002556:	d008      	beq.n	800256a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002564:	f043 0304 	orr.w	r3, r3, #4
 8002568:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800256a:	6a3b      	ldr	r3, [r7, #32]
 800256c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002570:	2b00      	cmp	r3, #0
 8002572:	d043      	beq.n	80025fc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800257a:	2b00      	cmp	r3, #0
 800257c:	d03e      	beq.n	80025fc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002584:	2b60      	cmp	r3, #96	@ 0x60
 8002586:	d02b      	beq.n	80025e0 <HAL_CAN_IRQHandler+0x32a>
 8002588:	2b60      	cmp	r3, #96	@ 0x60
 800258a:	d82e      	bhi.n	80025ea <HAL_CAN_IRQHandler+0x334>
 800258c:	2b50      	cmp	r3, #80	@ 0x50
 800258e:	d022      	beq.n	80025d6 <HAL_CAN_IRQHandler+0x320>
 8002590:	2b50      	cmp	r3, #80	@ 0x50
 8002592:	d82a      	bhi.n	80025ea <HAL_CAN_IRQHandler+0x334>
 8002594:	2b40      	cmp	r3, #64	@ 0x40
 8002596:	d019      	beq.n	80025cc <HAL_CAN_IRQHandler+0x316>
 8002598:	2b40      	cmp	r3, #64	@ 0x40
 800259a:	d826      	bhi.n	80025ea <HAL_CAN_IRQHandler+0x334>
 800259c:	2b30      	cmp	r3, #48	@ 0x30
 800259e:	d010      	beq.n	80025c2 <HAL_CAN_IRQHandler+0x30c>
 80025a0:	2b30      	cmp	r3, #48	@ 0x30
 80025a2:	d822      	bhi.n	80025ea <HAL_CAN_IRQHandler+0x334>
 80025a4:	2b10      	cmp	r3, #16
 80025a6:	d002      	beq.n	80025ae <HAL_CAN_IRQHandler+0x2f8>
 80025a8:	2b20      	cmp	r3, #32
 80025aa:	d005      	beq.n	80025b8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80025ac:	e01d      	b.n	80025ea <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80025ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b0:	f043 0308 	orr.w	r3, r3, #8
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025b6:	e019      	b.n	80025ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80025b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ba:	f043 0310 	orr.w	r3, r3, #16
 80025be:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025c0:	e014      	b.n	80025ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	f043 0320 	orr.w	r3, r3, #32
 80025c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025ca:	e00f      	b.n	80025ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025d2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025d4:	e00a      	b.n	80025ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80025d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025dc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025de:	e005      	b.n	80025ec <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80025e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025e6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80025e8:	e000      	b.n	80025ec <HAL_CAN_IRQHandler+0x336>
            break;
 80025ea:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	699a      	ldr	r2, [r3, #24]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80025fa:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2204      	movs	r2, #4
 8002602:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002606:	2b00      	cmp	r3, #0
 8002608:	d008      	beq.n	800261c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800260e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 f867 	bl	80026ea <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800261c:	bf00      	nop
 800261e:	3728      	adds	r7, #40	@ 0x28
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	bc80      	pop	{r7}
 8002634:	4770      	bx	lr

08002636 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002636:	b480      	push	{r7}
 8002638:	b083      	sub	sp, #12
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr

0800265a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800265a:	b480      	push	{r7}
 800265c:	b083      	sub	sp, #12
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002662:	bf00      	nop
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr

0800266c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr

080026a2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr

080026c6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800270c:	4b0c      	ldr	r3, [pc, #48]	@ (8002740 <__NVIC_SetPriorityGrouping+0x44>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002718:	4013      	ands	r3, r2
 800271a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002724:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002728:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800272c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800272e:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <__NVIC_SetPriorityGrouping+0x44>)
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	60d3      	str	r3, [r2, #12]
}
 8002734:	bf00      	nop
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	e000ed00 	.word	0xe000ed00

08002744 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002748:	4b04      	ldr	r3, [pc, #16]	@ (800275c <__NVIC_GetPriorityGrouping+0x18>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	0a1b      	lsrs	r3, r3, #8
 800274e:	f003 0307 	and.w	r3, r3, #7
}
 8002752:	4618      	mov	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800276a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276e:	2b00      	cmp	r3, #0
 8002770:	db0b      	blt.n	800278a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002772:	79fb      	ldrb	r3, [r7, #7]
 8002774:	f003 021f 	and.w	r2, r3, #31
 8002778:	4906      	ldr	r1, [pc, #24]	@ (8002794 <__NVIC_EnableIRQ+0x34>)
 800277a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277e:	095b      	lsrs	r3, r3, #5
 8002780:	2001      	movs	r0, #1
 8002782:	fa00 f202 	lsl.w	r2, r0, r2
 8002786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	e000e100 	.word	0xe000e100

08002798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	6039      	str	r1, [r7, #0]
 80027a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	db0a      	blt.n	80027c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	490c      	ldr	r1, [pc, #48]	@ (80027e4 <__NVIC_SetPriority+0x4c>)
 80027b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b6:	0112      	lsls	r2, r2, #4
 80027b8:	b2d2      	uxtb	r2, r2
 80027ba:	440b      	add	r3, r1
 80027bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027c0:	e00a      	b.n	80027d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	4908      	ldr	r1, [pc, #32]	@ (80027e8 <__NVIC_SetPriority+0x50>)
 80027c8:	79fb      	ldrb	r3, [r7, #7]
 80027ca:	f003 030f 	and.w	r3, r3, #15
 80027ce:	3b04      	subs	r3, #4
 80027d0:	0112      	lsls	r2, r2, #4
 80027d2:	b2d2      	uxtb	r2, r2
 80027d4:	440b      	add	r3, r1
 80027d6:	761a      	strb	r2, [r3, #24]
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	e000e100 	.word	0xe000e100
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b089      	sub	sp, #36	@ 0x24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	f1c3 0307 	rsb	r3, r3, #7
 8002806:	2b04      	cmp	r3, #4
 8002808:	bf28      	it	cs
 800280a:	2304      	movcs	r3, #4
 800280c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	3304      	adds	r3, #4
 8002812:	2b06      	cmp	r3, #6
 8002814:	d902      	bls.n	800281c <NVIC_EncodePriority+0x30>
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	3b03      	subs	r3, #3
 800281a:	e000      	b.n	800281e <NVIC_EncodePriority+0x32>
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002820:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	43da      	mvns	r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	401a      	ands	r2, r3
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002834:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	fa01 f303 	lsl.w	r3, r1, r3
 800283e:	43d9      	mvns	r1, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002844:	4313      	orrs	r3, r2
         );
}
 8002846:	4618      	mov	r0, r3
 8002848:	3724      	adds	r7, #36	@ 0x24
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3b01      	subs	r3, #1
 800285c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002860:	d301      	bcc.n	8002866 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002862:	2301      	movs	r3, #1
 8002864:	e00f      	b.n	8002886 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002866:	4a0a      	ldr	r2, [pc, #40]	@ (8002890 <SysTick_Config+0x40>)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3b01      	subs	r3, #1
 800286c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800286e:	210f      	movs	r1, #15
 8002870:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002874:	f7ff ff90 	bl	8002798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002878:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <SysTick_Config+0x40>)
 800287a:	2200      	movs	r2, #0
 800287c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800287e:	4b04      	ldr	r3, [pc, #16]	@ (8002890 <SysTick_Config+0x40>)
 8002880:	2207      	movs	r2, #7
 8002882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	e000e010 	.word	0xe000e010

08002894 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f7ff ff2d 	bl	80026fc <__NVIC_SetPriorityGrouping>
}
 80028a2:	bf00      	nop
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b086      	sub	sp, #24
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	4603      	mov	r3, r0
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	607a      	str	r2, [r7, #4]
 80028b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028bc:	f7ff ff42 	bl	8002744 <__NVIC_GetPriorityGrouping>
 80028c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	68b9      	ldr	r1, [r7, #8]
 80028c6:	6978      	ldr	r0, [r7, #20]
 80028c8:	f7ff ff90 	bl	80027ec <NVIC_EncodePriority>
 80028cc:	4602      	mov	r2, r0
 80028ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d2:	4611      	mov	r1, r2
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff ff5f 	bl	8002798 <__NVIC_SetPriority>
}
 80028da:	bf00      	nop
 80028dc:	3718      	adds	r7, #24
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e2:	b580      	push	{r7, lr}
 80028e4:	b082      	sub	sp, #8
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	4603      	mov	r3, r0
 80028ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff ff35 	bl	8002760 <__NVIC_EnableIRQ>
}
 80028f6:	bf00      	nop
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff ffa2 	bl	8002850 <SysTick_Config>
 800290c:	4603      	mov	r3, r0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e043      	b.n	80029b6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	461a      	mov	r2, r3
 8002934:	4b22      	ldr	r3, [pc, #136]	@ (80029c0 <HAL_DMA_Init+0xa8>)
 8002936:	4413      	add	r3, r2
 8002938:	4a22      	ldr	r2, [pc, #136]	@ (80029c4 <HAL_DMA_Init+0xac>)
 800293a:	fba2 2303 	umull	r2, r3, r2, r3
 800293e:	091b      	lsrs	r3, r3, #4
 8002940:	009a      	lsls	r2, r3, #2
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a1f      	ldr	r2, [pc, #124]	@ (80029c8 <HAL_DMA_Init+0xb0>)
 800294a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2202      	movs	r2, #2
 8002950:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002962:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002966:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002970:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800297c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002988:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	4313      	orrs	r3, r2
 8002994:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr
 80029c0:	bffdfff8 	.word	0xbffdfff8
 80029c4:	cccccccd 	.word	0xcccccccd
 80029c8:	40020000 	.word	0x40020000

080029cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
 80029d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029da:	2300      	movs	r3, #0
 80029dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d101      	bne.n	80029ec <HAL_DMA_Start_IT+0x20>
 80029e8:	2302      	movs	r3, #2
 80029ea:	e04b      	b.n	8002a84 <HAL_DMA_Start_IT+0xb8>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d13a      	bne.n	8002a76 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2202      	movs	r2, #2
 8002a04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0201 	bic.w	r2, r2, #1
 8002a1c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	68b9      	ldr	r1, [r7, #8]
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f000 f9f8 	bl	8002e1a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d008      	beq.n	8002a44 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f042 020e 	orr.w	r2, r2, #14
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	e00f      	b.n	8002a64 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0204 	bic.w	r2, r2, #4
 8002a52:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 020a 	orr.w	r2, r2, #10
 8002a62:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	e005      	b.n	8002a82 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3718      	adds	r7, #24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a94:	2300      	movs	r3, #0
 8002a96:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d008      	beq.n	8002ab6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2204      	movs	r2, #4
 8002aa8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e020      	b.n	8002af8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 020e 	bic.w	r2, r2, #14
 8002ac4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0201 	bic.w	r2, r2, #1
 8002ad4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ade:	2101      	movs	r1, #1
 8002ae0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ae4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3714      	adds	r7, #20
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr
	...

08002b04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d005      	beq.n	8002b28 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2204      	movs	r2, #4
 8002b20:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	73fb      	strb	r3, [r7, #15]
 8002b26:	e051      	b.n	8002bcc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 020e 	bic.w	r2, r2, #14
 8002b36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0201 	bic.w	r2, r2, #1
 8002b46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a22      	ldr	r2, [pc, #136]	@ (8002bd8 <HAL_DMA_Abort_IT+0xd4>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d029      	beq.n	8002ba6 <HAL_DMA_Abort_IT+0xa2>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a21      	ldr	r2, [pc, #132]	@ (8002bdc <HAL_DMA_Abort_IT+0xd8>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d022      	beq.n	8002ba2 <HAL_DMA_Abort_IT+0x9e>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a1f      	ldr	r2, [pc, #124]	@ (8002be0 <HAL_DMA_Abort_IT+0xdc>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d01a      	beq.n	8002b9c <HAL_DMA_Abort_IT+0x98>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8002be4 <HAL_DMA_Abort_IT+0xe0>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d012      	beq.n	8002b96 <HAL_DMA_Abort_IT+0x92>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a1c      	ldr	r2, [pc, #112]	@ (8002be8 <HAL_DMA_Abort_IT+0xe4>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d00a      	beq.n	8002b90 <HAL_DMA_Abort_IT+0x8c>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8002bec <HAL_DMA_Abort_IT+0xe8>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d102      	bne.n	8002b8a <HAL_DMA_Abort_IT+0x86>
 8002b84:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b88:	e00e      	b.n	8002ba8 <HAL_DMA_Abort_IT+0xa4>
 8002b8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b8e:	e00b      	b.n	8002ba8 <HAL_DMA_Abort_IT+0xa4>
 8002b90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b94:	e008      	b.n	8002ba8 <HAL_DMA_Abort_IT+0xa4>
 8002b96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b9a:	e005      	b.n	8002ba8 <HAL_DMA_Abort_IT+0xa4>
 8002b9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ba0:	e002      	b.n	8002ba8 <HAL_DMA_Abort_IT+0xa4>
 8002ba2:	2310      	movs	r3, #16
 8002ba4:	e000      	b.n	8002ba8 <HAL_DMA_Abort_IT+0xa4>
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	4a11      	ldr	r2, [pc, #68]	@ (8002bf0 <HAL_DMA_Abort_IT+0xec>)
 8002baa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d003      	beq.n	8002bcc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	4798      	blx	r3
    } 
  }
  return status;
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40020008 	.word	0x40020008
 8002bdc:	4002001c 	.word	0x4002001c
 8002be0:	40020030 	.word	0x40020030
 8002be4:	40020044 	.word	0x40020044
 8002be8:	40020058 	.word	0x40020058
 8002bec:	4002006c 	.word	0x4002006c
 8002bf0:	40020000 	.word	0x40020000

08002bf4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c10:	2204      	movs	r2, #4
 8002c12:	409a      	lsls	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	4013      	ands	r3, r2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d04f      	beq.n	8002cbc <HAL_DMA_IRQHandler+0xc8>
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d04a      	beq.n	8002cbc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0320 	and.w	r3, r3, #32
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d107      	bne.n	8002c44 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f022 0204 	bic.w	r2, r2, #4
 8002c42:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a66      	ldr	r2, [pc, #408]	@ (8002de4 <HAL_DMA_IRQHandler+0x1f0>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d029      	beq.n	8002ca2 <HAL_DMA_IRQHandler+0xae>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a65      	ldr	r2, [pc, #404]	@ (8002de8 <HAL_DMA_IRQHandler+0x1f4>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d022      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xaa>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a63      	ldr	r2, [pc, #396]	@ (8002dec <HAL_DMA_IRQHandler+0x1f8>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d01a      	beq.n	8002c98 <HAL_DMA_IRQHandler+0xa4>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a62      	ldr	r2, [pc, #392]	@ (8002df0 <HAL_DMA_IRQHandler+0x1fc>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d012      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x9e>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a60      	ldr	r2, [pc, #384]	@ (8002df4 <HAL_DMA_IRQHandler+0x200>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d00a      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x98>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a5f      	ldr	r2, [pc, #380]	@ (8002df8 <HAL_DMA_IRQHandler+0x204>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d102      	bne.n	8002c86 <HAL_DMA_IRQHandler+0x92>
 8002c80:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002c84:	e00e      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c86:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002c8a:	e00b      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c8c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002c90:	e008      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c92:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c96:	e005      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c9c:	e002      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c9e:	2340      	movs	r3, #64	@ 0x40
 8002ca0:	e000      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	4a55      	ldr	r2, [pc, #340]	@ (8002dfc <HAL_DMA_IRQHandler+0x208>)
 8002ca6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8094 	beq.w	8002dda <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002cba:	e08e      	b.n	8002dda <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	409a      	lsls	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d056      	beq.n	8002d7a <HAL_DMA_IRQHandler+0x186>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d051      	beq.n	8002d7a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10b      	bne.n	8002cfc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 020a 	bic.w	r2, r2, #10
 8002cf2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a38      	ldr	r2, [pc, #224]	@ (8002de4 <HAL_DMA_IRQHandler+0x1f0>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d029      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x166>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a37      	ldr	r2, [pc, #220]	@ (8002de8 <HAL_DMA_IRQHandler+0x1f4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d022      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x162>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a35      	ldr	r2, [pc, #212]	@ (8002dec <HAL_DMA_IRQHandler+0x1f8>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d01a      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x15c>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a34      	ldr	r2, [pc, #208]	@ (8002df0 <HAL_DMA_IRQHandler+0x1fc>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d012      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x156>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a32      	ldr	r2, [pc, #200]	@ (8002df4 <HAL_DMA_IRQHandler+0x200>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d00a      	beq.n	8002d44 <HAL_DMA_IRQHandler+0x150>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a31      	ldr	r2, [pc, #196]	@ (8002df8 <HAL_DMA_IRQHandler+0x204>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d102      	bne.n	8002d3e <HAL_DMA_IRQHandler+0x14a>
 8002d38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d3c:	e00e      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d42:	e00b      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d48:	e008      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d4e:	e005      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d54:	e002      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d56:	2320      	movs	r3, #32
 8002d58:	e000      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	4a27      	ldr	r2, [pc, #156]	@ (8002dfc <HAL_DMA_IRQHandler+0x208>)
 8002d5e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d034      	beq.n	8002dda <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d78:	e02f      	b.n	8002dda <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	2208      	movs	r2, #8
 8002d80:	409a      	lsls	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	4013      	ands	r3, r2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d028      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x1e8>
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	f003 0308 	and.w	r3, r3, #8
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d023      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 020e 	bic.w	r2, r2, #14
 8002da2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dac:	2101      	movs	r1, #1
 8002dae:	fa01 f202 	lsl.w	r2, r1, r2
 8002db2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d004      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	4798      	blx	r3
    }
  }
  return;
 8002dda:	bf00      	nop
 8002ddc:	bf00      	nop
}
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40020008 	.word	0x40020008
 8002de8:	4002001c 	.word	0x4002001c
 8002dec:	40020030 	.word	0x40020030
 8002df0:	40020044 	.word	0x40020044
 8002df4:	40020058 	.word	0x40020058
 8002df8:	4002006c 	.word	0x4002006c
 8002dfc:	40020000 	.word	0x40020000

08002e00 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e0e:	b2db      	uxtb	r3, r3
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr

08002e1a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b085      	sub	sp, #20
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	60f8      	str	r0, [r7, #12]
 8002e22:	60b9      	str	r1, [r7, #8]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e30:	2101      	movs	r1, #1
 8002e32:	fa01 f202 	lsl.w	r2, r1, r2
 8002e36:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	683a      	ldr	r2, [r7, #0]
 8002e3e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	2b10      	cmp	r3, #16
 8002e46:	d108      	bne.n	8002e5a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e58:	e007      	b.n	8002e6a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68ba      	ldr	r2, [r7, #8]
 8002e60:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	60da      	str	r2, [r3, #12]
}
 8002e6a:	bf00      	nop
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bc80      	pop	{r7}
 8002e72:	4770      	bx	lr

08002e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b08b      	sub	sp, #44	@ 0x2c
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e82:	2300      	movs	r3, #0
 8002e84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e86:	e169      	b.n	800315c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e88:	2201      	movs	r2, #1
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	69fa      	ldr	r2, [r7, #28]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	f040 8158 	bne.w	8003156 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	4a9a      	ldr	r2, [pc, #616]	@ (8003114 <HAL_GPIO_Init+0x2a0>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d05e      	beq.n	8002f6e <HAL_GPIO_Init+0xfa>
 8002eb0:	4a98      	ldr	r2, [pc, #608]	@ (8003114 <HAL_GPIO_Init+0x2a0>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d875      	bhi.n	8002fa2 <HAL_GPIO_Init+0x12e>
 8002eb6:	4a98      	ldr	r2, [pc, #608]	@ (8003118 <HAL_GPIO_Init+0x2a4>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d058      	beq.n	8002f6e <HAL_GPIO_Init+0xfa>
 8002ebc:	4a96      	ldr	r2, [pc, #600]	@ (8003118 <HAL_GPIO_Init+0x2a4>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d86f      	bhi.n	8002fa2 <HAL_GPIO_Init+0x12e>
 8002ec2:	4a96      	ldr	r2, [pc, #600]	@ (800311c <HAL_GPIO_Init+0x2a8>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d052      	beq.n	8002f6e <HAL_GPIO_Init+0xfa>
 8002ec8:	4a94      	ldr	r2, [pc, #592]	@ (800311c <HAL_GPIO_Init+0x2a8>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d869      	bhi.n	8002fa2 <HAL_GPIO_Init+0x12e>
 8002ece:	4a94      	ldr	r2, [pc, #592]	@ (8003120 <HAL_GPIO_Init+0x2ac>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d04c      	beq.n	8002f6e <HAL_GPIO_Init+0xfa>
 8002ed4:	4a92      	ldr	r2, [pc, #584]	@ (8003120 <HAL_GPIO_Init+0x2ac>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d863      	bhi.n	8002fa2 <HAL_GPIO_Init+0x12e>
 8002eda:	4a92      	ldr	r2, [pc, #584]	@ (8003124 <HAL_GPIO_Init+0x2b0>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d046      	beq.n	8002f6e <HAL_GPIO_Init+0xfa>
 8002ee0:	4a90      	ldr	r2, [pc, #576]	@ (8003124 <HAL_GPIO_Init+0x2b0>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d85d      	bhi.n	8002fa2 <HAL_GPIO_Init+0x12e>
 8002ee6:	2b12      	cmp	r3, #18
 8002ee8:	d82a      	bhi.n	8002f40 <HAL_GPIO_Init+0xcc>
 8002eea:	2b12      	cmp	r3, #18
 8002eec:	d859      	bhi.n	8002fa2 <HAL_GPIO_Init+0x12e>
 8002eee:	a201      	add	r2, pc, #4	@ (adr r2, 8002ef4 <HAL_GPIO_Init+0x80>)
 8002ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef4:	08002f6f 	.word	0x08002f6f
 8002ef8:	08002f49 	.word	0x08002f49
 8002efc:	08002f5b 	.word	0x08002f5b
 8002f00:	08002f9d 	.word	0x08002f9d
 8002f04:	08002fa3 	.word	0x08002fa3
 8002f08:	08002fa3 	.word	0x08002fa3
 8002f0c:	08002fa3 	.word	0x08002fa3
 8002f10:	08002fa3 	.word	0x08002fa3
 8002f14:	08002fa3 	.word	0x08002fa3
 8002f18:	08002fa3 	.word	0x08002fa3
 8002f1c:	08002fa3 	.word	0x08002fa3
 8002f20:	08002fa3 	.word	0x08002fa3
 8002f24:	08002fa3 	.word	0x08002fa3
 8002f28:	08002fa3 	.word	0x08002fa3
 8002f2c:	08002fa3 	.word	0x08002fa3
 8002f30:	08002fa3 	.word	0x08002fa3
 8002f34:	08002fa3 	.word	0x08002fa3
 8002f38:	08002f51 	.word	0x08002f51
 8002f3c:	08002f65 	.word	0x08002f65
 8002f40:	4a79      	ldr	r2, [pc, #484]	@ (8003128 <HAL_GPIO_Init+0x2b4>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d013      	beq.n	8002f6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f46:	e02c      	b.n	8002fa2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	623b      	str	r3, [r7, #32]
          break;
 8002f4e:	e029      	b.n	8002fa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	3304      	adds	r3, #4
 8002f56:	623b      	str	r3, [r7, #32]
          break;
 8002f58:	e024      	b.n	8002fa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	3308      	adds	r3, #8
 8002f60:	623b      	str	r3, [r7, #32]
          break;
 8002f62:	e01f      	b.n	8002fa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	330c      	adds	r3, #12
 8002f6a:	623b      	str	r3, [r7, #32]
          break;
 8002f6c:	e01a      	b.n	8002fa4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d102      	bne.n	8002f7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f76:	2304      	movs	r3, #4
 8002f78:	623b      	str	r3, [r7, #32]
          break;
 8002f7a:	e013      	b.n	8002fa4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d105      	bne.n	8002f90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f84:	2308      	movs	r3, #8
 8002f86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	69fa      	ldr	r2, [r7, #28]
 8002f8c:	611a      	str	r2, [r3, #16]
          break;
 8002f8e:	e009      	b.n	8002fa4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f90:	2308      	movs	r3, #8
 8002f92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69fa      	ldr	r2, [r7, #28]
 8002f98:	615a      	str	r2, [r3, #20]
          break;
 8002f9a:	e003      	b.n	8002fa4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	623b      	str	r3, [r7, #32]
          break;
 8002fa0:	e000      	b.n	8002fa4 <HAL_GPIO_Init+0x130>
          break;
 8002fa2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	2bff      	cmp	r3, #255	@ 0xff
 8002fa8:	d801      	bhi.n	8002fae <HAL_GPIO_Init+0x13a>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	e001      	b.n	8002fb2 <HAL_GPIO_Init+0x13e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	2bff      	cmp	r3, #255	@ 0xff
 8002fb8:	d802      	bhi.n	8002fc0 <HAL_GPIO_Init+0x14c>
 8002fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	e002      	b.n	8002fc6 <HAL_GPIO_Init+0x152>
 8002fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc2:	3b08      	subs	r3, #8
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	210f      	movs	r1, #15
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	401a      	ands	r2, r3
 8002fd8:	6a39      	ldr	r1, [r7, #32]
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f000 80b1 	beq.w	8003156 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ff4:	4b4d      	ldr	r3, [pc, #308]	@ (800312c <HAL_GPIO_Init+0x2b8>)
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	4a4c      	ldr	r2, [pc, #304]	@ (800312c <HAL_GPIO_Init+0x2b8>)
 8002ffa:	f043 0301 	orr.w	r3, r3, #1
 8002ffe:	6193      	str	r3, [r2, #24]
 8003000:	4b4a      	ldr	r3, [pc, #296]	@ (800312c <HAL_GPIO_Init+0x2b8>)
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	60bb      	str	r3, [r7, #8]
 800300a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800300c:	4a48      	ldr	r2, [pc, #288]	@ (8003130 <HAL_GPIO_Init+0x2bc>)
 800300e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003010:	089b      	lsrs	r3, r3, #2
 8003012:	3302      	adds	r3, #2
 8003014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003018:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301c:	f003 0303 	and.w	r3, r3, #3
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	220f      	movs	r2, #15
 8003024:	fa02 f303 	lsl.w	r3, r2, r3
 8003028:	43db      	mvns	r3, r3
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	4013      	ands	r3, r2
 800302e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a40      	ldr	r2, [pc, #256]	@ (8003134 <HAL_GPIO_Init+0x2c0>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d013      	beq.n	8003060 <HAL_GPIO_Init+0x1ec>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	4a3f      	ldr	r2, [pc, #252]	@ (8003138 <HAL_GPIO_Init+0x2c4>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d00d      	beq.n	800305c <HAL_GPIO_Init+0x1e8>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a3e      	ldr	r2, [pc, #248]	@ (800313c <HAL_GPIO_Init+0x2c8>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d007      	beq.n	8003058 <HAL_GPIO_Init+0x1e4>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a3d      	ldr	r2, [pc, #244]	@ (8003140 <HAL_GPIO_Init+0x2cc>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d101      	bne.n	8003054 <HAL_GPIO_Init+0x1e0>
 8003050:	2303      	movs	r3, #3
 8003052:	e006      	b.n	8003062 <HAL_GPIO_Init+0x1ee>
 8003054:	2304      	movs	r3, #4
 8003056:	e004      	b.n	8003062 <HAL_GPIO_Init+0x1ee>
 8003058:	2302      	movs	r3, #2
 800305a:	e002      	b.n	8003062 <HAL_GPIO_Init+0x1ee>
 800305c:	2301      	movs	r3, #1
 800305e:	e000      	b.n	8003062 <HAL_GPIO_Init+0x1ee>
 8003060:	2300      	movs	r3, #0
 8003062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003064:	f002 0203 	and.w	r2, r2, #3
 8003068:	0092      	lsls	r2, r2, #2
 800306a:	4093      	lsls	r3, r2
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003072:	492f      	ldr	r1, [pc, #188]	@ (8003130 <HAL_GPIO_Init+0x2bc>)
 8003074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003076:	089b      	lsrs	r3, r3, #2
 8003078:	3302      	adds	r3, #2
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d006      	beq.n	800309a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800308c:	4b2d      	ldr	r3, [pc, #180]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	492c      	ldr	r1, [pc, #176]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	4313      	orrs	r3, r2
 8003096:	608b      	str	r3, [r1, #8]
 8003098:	e006      	b.n	80030a8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800309a:	4b2a      	ldr	r3, [pc, #168]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 800309c:	689a      	ldr	r2, [r3, #8]
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	43db      	mvns	r3, r3
 80030a2:	4928      	ldr	r1, [pc, #160]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030a4:	4013      	ands	r3, r2
 80030a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d006      	beq.n	80030c2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030b4:	4b23      	ldr	r3, [pc, #140]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030b6:	68da      	ldr	r2, [r3, #12]
 80030b8:	4922      	ldr	r1, [pc, #136]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	4313      	orrs	r3, r2
 80030be:	60cb      	str	r3, [r1, #12]
 80030c0:	e006      	b.n	80030d0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030c2:	4b20      	ldr	r3, [pc, #128]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	43db      	mvns	r3, r3
 80030ca:	491e      	ldr	r1, [pc, #120]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030cc:	4013      	ands	r3, r2
 80030ce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d006      	beq.n	80030ea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030dc:	4b19      	ldr	r3, [pc, #100]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	4918      	ldr	r1, [pc, #96]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	604b      	str	r3, [r1, #4]
 80030e8:	e006      	b.n	80030f8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030ea:	4b16      	ldr	r3, [pc, #88]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	43db      	mvns	r3, r3
 80030f2:	4914      	ldr	r1, [pc, #80]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 80030f4:	4013      	ands	r3, r2
 80030f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d021      	beq.n	8003148 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003104:	4b0f      	ldr	r3, [pc, #60]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	490e      	ldr	r1, [pc, #56]	@ (8003144 <HAL_GPIO_Init+0x2d0>)
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	4313      	orrs	r3, r2
 800310e:	600b      	str	r3, [r1, #0]
 8003110:	e021      	b.n	8003156 <HAL_GPIO_Init+0x2e2>
 8003112:	bf00      	nop
 8003114:	10320000 	.word	0x10320000
 8003118:	10310000 	.word	0x10310000
 800311c:	10220000 	.word	0x10220000
 8003120:	10210000 	.word	0x10210000
 8003124:	10120000 	.word	0x10120000
 8003128:	10110000 	.word	0x10110000
 800312c:	40021000 	.word	0x40021000
 8003130:	40010000 	.word	0x40010000
 8003134:	40010800 	.word	0x40010800
 8003138:	40010c00 	.word	0x40010c00
 800313c:	40011000 	.word	0x40011000
 8003140:	40011400 	.word	0x40011400
 8003144:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003148:	4b0b      	ldr	r3, [pc, #44]	@ (8003178 <HAL_GPIO_Init+0x304>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	43db      	mvns	r3, r3
 8003150:	4909      	ldr	r1, [pc, #36]	@ (8003178 <HAL_GPIO_Init+0x304>)
 8003152:	4013      	ands	r3, r2
 8003154:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	3301      	adds	r3, #1
 800315a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003162:	fa22 f303 	lsr.w	r3, r2, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	f47f ae8e 	bne.w	8002e88 <HAL_GPIO_Init+0x14>
  }
}
 800316c:	bf00      	nop
 800316e:	bf00      	nop
 8003170:	372c      	adds	r7, #44	@ 0x2c
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr
 8003178:	40010400 	.word	0x40010400

0800317c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	807b      	strh	r3, [r7, #2]
 8003188:	4613      	mov	r3, r2
 800318a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800318c:	787b      	ldrb	r3, [r7, #1]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003192:	887a      	ldrh	r2, [r7, #2]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003198:	e003      	b.n	80031a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800319a:	887b      	ldrh	r3, [r7, #2]
 800319c:	041a      	lsls	r2, r3, #16
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	611a      	str	r2, [r3, #16]
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	4603      	mov	r3, r0
 80031b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031b6:	4b08      	ldr	r3, [pc, #32]	@ (80031d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031b8:	695a      	ldr	r2, [r3, #20]
 80031ba:	88fb      	ldrh	r3, [r7, #6]
 80031bc:	4013      	ands	r3, r2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d006      	beq.n	80031d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031c2:	4a05      	ldr	r2, [pc, #20]	@ (80031d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031c4:	88fb      	ldrh	r3, [r7, #6]
 80031c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031c8:	88fb      	ldrh	r3, [r7, #6]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7fd fc9a 	bl	8000b04 <HAL_GPIO_EXTI_Callback>
  }
}
 80031d0:	bf00      	nop
 80031d2:	3708      	adds	r7, #8
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	40010400 	.word	0x40010400

080031dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e12b      	b.n	8003446 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d106      	bne.n	8003208 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7fe f870 	bl	80012e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2224      	movs	r2, #36	@ 0x24
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0201 	bic.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800322e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800323e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003240:	f003 f85c 	bl	80062fc <HAL_RCC_GetPCLK1Freq>
 8003244:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	4a81      	ldr	r2, [pc, #516]	@ (8003450 <HAL_I2C_Init+0x274>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d807      	bhi.n	8003260 <HAL_I2C_Init+0x84>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	4a80      	ldr	r2, [pc, #512]	@ (8003454 <HAL_I2C_Init+0x278>)
 8003254:	4293      	cmp	r3, r2
 8003256:	bf94      	ite	ls
 8003258:	2301      	movls	r3, #1
 800325a:	2300      	movhi	r3, #0
 800325c:	b2db      	uxtb	r3, r3
 800325e:	e006      	b.n	800326e <HAL_I2C_Init+0x92>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4a7d      	ldr	r2, [pc, #500]	@ (8003458 <HAL_I2C_Init+0x27c>)
 8003264:	4293      	cmp	r3, r2
 8003266:	bf94      	ite	ls
 8003268:	2301      	movls	r3, #1
 800326a:	2300      	movhi	r3, #0
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e0e7      	b.n	8003446 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	4a78      	ldr	r2, [pc, #480]	@ (800345c <HAL_I2C_Init+0x280>)
 800327a:	fba2 2303 	umull	r2, r3, r2, r3
 800327e:	0c9b      	lsrs	r3, r3, #18
 8003280:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	430a      	orrs	r2, r1
 8003294:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	4a6a      	ldr	r2, [pc, #424]	@ (8003450 <HAL_I2C_Init+0x274>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d802      	bhi.n	80032b0 <HAL_I2C_Init+0xd4>
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	3301      	adds	r3, #1
 80032ae:	e009      	b.n	80032c4 <HAL_I2C_Init+0xe8>
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80032b6:	fb02 f303 	mul.w	r3, r2, r3
 80032ba:	4a69      	ldr	r2, [pc, #420]	@ (8003460 <HAL_I2C_Init+0x284>)
 80032bc:	fba2 2303 	umull	r2, r3, r2, r3
 80032c0:	099b      	lsrs	r3, r3, #6
 80032c2:	3301      	adds	r3, #1
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	430b      	orrs	r3, r1
 80032ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	69db      	ldr	r3, [r3, #28]
 80032d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80032d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	495c      	ldr	r1, [pc, #368]	@ (8003450 <HAL_I2C_Init+0x274>)
 80032e0:	428b      	cmp	r3, r1
 80032e2:	d819      	bhi.n	8003318 <HAL_I2C_Init+0x13c>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	1e59      	subs	r1, r3, #1
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80032f2:	1c59      	adds	r1, r3, #1
 80032f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032f8:	400b      	ands	r3, r1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <HAL_I2C_Init+0x138>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	1e59      	subs	r1, r3, #1
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	fbb1 f3f3 	udiv	r3, r1, r3
 800330c:	3301      	adds	r3, #1
 800330e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003312:	e051      	b.n	80033b8 <HAL_I2C_Init+0x1dc>
 8003314:	2304      	movs	r3, #4
 8003316:	e04f      	b.n	80033b8 <HAL_I2C_Init+0x1dc>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d111      	bne.n	8003344 <HAL_I2C_Init+0x168>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	1e58      	subs	r0, r3, #1
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6859      	ldr	r1, [r3, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	440b      	add	r3, r1
 800332e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003332:	3301      	adds	r3, #1
 8003334:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003338:	2b00      	cmp	r3, #0
 800333a:	bf0c      	ite	eq
 800333c:	2301      	moveq	r3, #1
 800333e:	2300      	movne	r3, #0
 8003340:	b2db      	uxtb	r3, r3
 8003342:	e012      	b.n	800336a <HAL_I2C_Init+0x18e>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	1e58      	subs	r0, r3, #1
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6859      	ldr	r1, [r3, #4]
 800334c:	460b      	mov	r3, r1
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	440b      	add	r3, r1
 8003352:	0099      	lsls	r1, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	fbb0 f3f3 	udiv	r3, r0, r3
 800335a:	3301      	adds	r3, #1
 800335c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003360:	2b00      	cmp	r3, #0
 8003362:	bf0c      	ite	eq
 8003364:	2301      	moveq	r3, #1
 8003366:	2300      	movne	r3, #0
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <HAL_I2C_Init+0x196>
 800336e:	2301      	movs	r3, #1
 8003370:	e022      	b.n	80033b8 <HAL_I2C_Init+0x1dc>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10e      	bne.n	8003398 <HAL_I2C_Init+0x1bc>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	1e58      	subs	r0, r3, #1
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6859      	ldr	r1, [r3, #4]
 8003382:	460b      	mov	r3, r1
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	440b      	add	r3, r1
 8003388:	fbb0 f3f3 	udiv	r3, r0, r3
 800338c:	3301      	adds	r3, #1
 800338e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003392:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003396:	e00f      	b.n	80033b8 <HAL_I2C_Init+0x1dc>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	1e58      	subs	r0, r3, #1
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6859      	ldr	r1, [r3, #4]
 80033a0:	460b      	mov	r3, r1
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	440b      	add	r3, r1
 80033a6:	0099      	lsls	r1, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ae:	3301      	adds	r3, #1
 80033b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033b8:	6879      	ldr	r1, [r7, #4]
 80033ba:	6809      	ldr	r1, [r1, #0]
 80033bc:	4313      	orrs	r3, r2
 80033be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69da      	ldr	r2, [r3, #28]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80033e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	6911      	ldr	r1, [r2, #16]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	68d2      	ldr	r2, [r2, #12]
 80033f2:	4311      	orrs	r1, r2
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6812      	ldr	r2, [r2, #0]
 80033f8:	430b      	orrs	r3, r1
 80033fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	695a      	ldr	r2, [r3, #20]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	431a      	orrs	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f042 0201 	orr.w	r2, r2, #1
 8003426:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	000186a0 	.word	0x000186a0
 8003454:	001e847f 	.word	0x001e847f
 8003458:	003d08ff 	.word	0x003d08ff
 800345c:	431bde83 	.word	0x431bde83
 8003460:	10624dd3 	.word	0x10624dd3

08003464 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003476:	2b80      	cmp	r3, #128	@ 0x80
 8003478:	d103      	bne.n	8003482 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2200      	movs	r2, #0
 8003480:	611a      	str	r2, [r3, #16]
  }
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	bc80      	pop	{r7}
 800348a:	4770      	bx	lr

0800348c <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b08c      	sub	sp, #48	@ 0x30
 8003490:	af02      	add	r7, sp, #8
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	4608      	mov	r0, r1
 8003496:	4611      	mov	r1, r2
 8003498:	461a      	mov	r2, r3
 800349a:	4603      	mov	r3, r0
 800349c:	817b      	strh	r3, [r7, #10]
 800349e:	460b      	mov	r3, r1
 80034a0:	813b      	strh	r3, [r7, #8]
 80034a2:	4613      	mov	r3, r2
 80034a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034a6:	f7fe fabb 	bl	8001a20 <HAL_GetTick>
 80034aa:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 80034ac:	2300      	movs	r3, #0
 80034ae:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	2b20      	cmp	r3, #32
 80034ba:	f040 8168 	bne.w	800378e <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80034be:	4b98      	ldr	r3, [pc, #608]	@ (8003720 <HAL_I2C_Mem_Read_DMA+0x294>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	08db      	lsrs	r3, r3, #3
 80034c4:	4a97      	ldr	r2, [pc, #604]	@ (8003724 <HAL_I2C_Mem_Read_DMA+0x298>)
 80034c6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ca:	0a1a      	lsrs	r2, r3, #8
 80034cc:	4613      	mov	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	4413      	add	r3, r2
 80034d2:	009a      	lsls	r2, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	3b01      	subs	r3, #1
 80034dc:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d112      	bne.n	800350a <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2220      	movs	r2, #32
 80034ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	f043 0220 	orr.w	r2, r3, #32
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003506:	2302      	movs	r3, #2
 8003508:	e142      	b.n	8003790 <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b02      	cmp	r3, #2
 8003516:	d0df      	beq.n	80034d8 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800351e:	2b01      	cmp	r3, #1
 8003520:	d101      	bne.n	8003526 <HAL_I2C_Mem_Read_DMA+0x9a>
 8003522:	2302      	movs	r3, #2
 8003524:	e134      	b.n	8003790 <HAL_I2C_Mem_Read_DMA+0x304>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b01      	cmp	r3, #1
 800353a:	d007      	beq.n	800354c <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800355a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2222      	movs	r2, #34	@ 0x22
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2240      	movs	r2, #64	@ 0x40
 8003568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003576:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800357c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003582:	b29a      	uxth	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4a67      	ldr	r2, [pc, #412]	@ (8003728 <HAL_I2C_Mem_Read_DMA+0x29c>)
 800358c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800358e:	897a      	ldrh	r2, [r7, #10]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8003594:	893a      	ldrh	r2, [r7, #8]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800359a:	88fa      	ldrh	r2, [r7, #6]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f000 80c2 	beq.w	8003734 <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d024      	beq.n	8003602 <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035bc:	4a5b      	ldr	r2, [pc, #364]	@ (800372c <HAL_I2C_Mem_Read_DMA+0x2a0>)
 80035be:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c4:	4a5a      	ldr	r2, [pc, #360]	@ (8003730 <HAL_I2C_Mem_Read_DMA+0x2a4>)
 80035c6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035cc:	2200      	movs	r2, #0
 80035ce:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d4:	2200      	movs	r2, #0
 80035d6:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	3310      	adds	r3, #16
 80035e2:	4619      	mov	r1, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e8:	461a      	mov	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ee:	f7ff f9ed 	bl	80029cc <HAL_DMA_Start_IT>
 80035f2:	4603      	mov	r3, r0
 80035f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80035f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d17b      	bne.n	80036f8 <HAL_I2C_Mem_Read_DMA+0x26c>
 8003600:	e013      	b.n	800362a <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2220      	movs	r2, #32
 8003606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e0b2      	b.n	8003790 <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800362a:	88f8      	ldrh	r0, [r7, #6]
 800362c:	893a      	ldrh	r2, [r7, #8]
 800362e:	8979      	ldrh	r1, [r7, #10]
 8003630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003632:	9301      	str	r3, [sp, #4]
 8003634:	2323      	movs	r3, #35	@ 0x23
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	4603      	mov	r3, r0
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f001 fdd8 	bl	80051f0 <I2C_RequestMemoryRead>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d023      	beq.n	800368e <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff fa5a 	bl	8002b04 <HAL_DMA_Abort_IT>
 8003650:	4603      	mov	r3, r0
 8003652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800365a:	2200      	movs	r2, #0
 800365c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800366c:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0201 	bic.w	r2, r2, #1
 8003688:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e080      	b.n	8003790 <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003692:	2b01      	cmp	r3, #1
 8003694:	d108      	bne.n	80036a8 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	e007      	b.n	80036b8 <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80036b6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036b8:	2300      	movs	r3, #0
 80036ba:	61bb      	str	r3, [r7, #24]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	61bb      	str	r3, [r7, #24]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	61bb      	str	r3, [r7, #24]
 80036cc:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036e4:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036f4:	605a      	str	r2, [r3, #4]
 80036f6:	e048      	b.n	800378a <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2220      	movs	r2, #32
 80036fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370c:	f043 0210 	orr.w	r2, r3, #16
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e037      	b.n	8003790 <HAL_I2C_Mem_Read_DMA+0x304>
 8003720:	20000000 	.word	0x20000000
 8003724:	14f8b589 	.word	0x14f8b589
 8003728:	ffff0000 	.word	0xffff0000
 800372c:	080053c1 	.word	0x080053c1
 8003730:	0800557f 	.word	0x0800557f
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003734:	88f8      	ldrh	r0, [r7, #6]
 8003736:	893a      	ldrh	r2, [r7, #8]
 8003738:	8979      	ldrh	r1, [r7, #10]
 800373a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373c:	9301      	str	r3, [sp, #4]
 800373e:	2323      	movs	r3, #35	@ 0x23
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	4603      	mov	r3, r0
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f001 fd53 	bl	80051f0 <I2C_RequestMemoryRead>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e01d      	b.n	8003790 <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	617b      	str	r3, [r7, #20]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	617b      	str	r3, [r7, #20]
 8003768:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003778:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2220      	movs	r2, #32
 800377e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	e000      	b.n	8003790 <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 800378e:	2302      	movs	r3, #2
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3728      	adds	r7, #40	@ 0x28
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b08a      	sub	sp, #40	@ 0x28
 800379c:	af02      	add	r7, sp, #8
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	607a      	str	r2, [r7, #4]
 80037a2:	603b      	str	r3, [r7, #0]
 80037a4:	460b      	mov	r3, r1
 80037a6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80037a8:	f7fe f93a 	bl	8001a20 <HAL_GetTick>
 80037ac:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b20      	cmp	r3, #32
 80037bc:	f040 8111 	bne.w	80039e2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	2319      	movs	r3, #25
 80037c6:	2201      	movs	r2, #1
 80037c8:	4988      	ldr	r1, [pc, #544]	@ (80039ec <HAL_I2C_IsDeviceReady+0x254>)
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f001 ffb6 	bl	800573c <I2C_WaitOnFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80037d6:	2302      	movs	r3, #2
 80037d8:	e104      	b.n	80039e4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d101      	bne.n	80037e8 <HAL_I2C_IsDeviceReady+0x50>
 80037e4:	2302      	movs	r3, #2
 80037e6:	e0fd      	b.n	80039e4 <HAL_I2C_IsDeviceReady+0x24c>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d007      	beq.n	800380e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f042 0201 	orr.w	r2, r2, #1
 800380c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800381c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2224      	movs	r2, #36	@ 0x24
 8003822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4a70      	ldr	r2, [pc, #448]	@ (80039f0 <HAL_I2C_IsDeviceReady+0x258>)
 8003830:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003840:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	2200      	movs	r2, #0
 800384a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f001 ff74 	bl	800573c <I2C_WaitOnFlagUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00d      	beq.n	8003876 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003868:	d103      	bne.n	8003872 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003870:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e0b6      	b.n	80039e4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003876:	897b      	ldrh	r3, [r7, #10]
 8003878:	b2db      	uxtb	r3, r3
 800387a:	461a      	mov	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003884:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003886:	f7fe f8cb 	bl	8001a20 <HAL_GetTick>
 800388a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b02      	cmp	r3, #2
 8003898:	bf0c      	ite	eq
 800389a:	2301      	moveq	r3, #1
 800389c:	2300      	movne	r3, #0
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038b0:	bf0c      	ite	eq
 80038b2:	2301      	moveq	r3, #1
 80038b4:	2300      	movne	r3, #0
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80038ba:	e025      	b.n	8003908 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80038bc:	f7fe f8b0 	bl	8001a20 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d302      	bcc.n	80038d2 <HAL_I2C_IsDeviceReady+0x13a>
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d103      	bne.n	80038da <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	22a0      	movs	r2, #160	@ 0xa0
 80038d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	bf0c      	ite	eq
 80038e8:	2301      	moveq	r3, #1
 80038ea:	2300      	movne	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
 80038f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038fe:	bf0c      	ite	eq
 8003900:	2301      	moveq	r3, #1
 8003902:	2300      	movne	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2ba0      	cmp	r3, #160	@ 0xa0
 8003912:	d005      	beq.n	8003920 <HAL_I2C_IsDeviceReady+0x188>
 8003914:	7dfb      	ldrb	r3, [r7, #23]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d102      	bne.n	8003920 <HAL_I2C_IsDeviceReady+0x188>
 800391a:	7dbb      	ldrb	r3, [r7, #22]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0cd      	beq.n	80038bc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b02      	cmp	r3, #2
 8003934:	d129      	bne.n	800398a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003944:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003946:	2300      	movs	r3, #0
 8003948:	613b      	str	r3, [r7, #16]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	613b      	str	r3, [r7, #16]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	613b      	str	r3, [r7, #16]
 800395a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	2319      	movs	r3, #25
 8003962:	2201      	movs	r2, #1
 8003964:	4921      	ldr	r1, [pc, #132]	@ (80039ec <HAL_I2C_IsDeviceReady+0x254>)
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f001 fee8 	bl	800573c <I2C_WaitOnFlagUntilTimeout>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e036      	b.n	80039e4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2220      	movs	r2, #32
 800397a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003986:	2300      	movs	r3, #0
 8003988:	e02c      	b.n	80039e4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003998:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039a2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2319      	movs	r3, #25
 80039aa:	2201      	movs	r2, #1
 80039ac:	490f      	ldr	r1, [pc, #60]	@ (80039ec <HAL_I2C_IsDeviceReady+0x254>)
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f001 fec4 	bl	800573c <I2C_WaitOnFlagUntilTimeout>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e012      	b.n	80039e4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	3301      	adds	r3, #1
 80039c2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	f4ff af32 	bcc.w	8003832 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2220      	movs	r2, #32
 80039d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80039e2:	2302      	movs	r3, #2
  }
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3720      	adds	r7, #32
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	00100002 	.word	0x00100002
 80039f0:	ffff0000 	.word	0xffff0000

080039f4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b088      	sub	sp, #32
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80039fc:	2300      	movs	r3, #0
 80039fe:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a14:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a1c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a1e:	7bfb      	ldrb	r3, [r7, #15]
 8003a20:	2b10      	cmp	r3, #16
 8003a22:	d003      	beq.n	8003a2c <HAL_I2C_EV_IRQHandler+0x38>
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
 8003a26:	2b40      	cmp	r3, #64	@ 0x40
 8003a28:	f040 80c1 	bne.w	8003bae <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10d      	bne.n	8003a62 <HAL_I2C_EV_IRQHandler+0x6e>
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003a4c:	d003      	beq.n	8003a56 <HAL_I2C_EV_IRQHandler+0x62>
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003a54:	d101      	bne.n	8003a5a <HAL_I2C_EV_IRQHandler+0x66>
 8003a56:	2301      	movs	r3, #1
 8003a58:	e000      	b.n	8003a5c <HAL_I2C_EV_IRQHandler+0x68>
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	f000 8132 	beq.w	8003cc6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00c      	beq.n	8003a86 <HAL_I2C_EV_IRQHandler+0x92>
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	0a5b      	lsrs	r3, r3, #9
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d006      	beq.n	8003a86 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f002 f821 	bl	8005ac0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 fd90 	bl	80045a4 <I2C_Master_SB>
 8003a84:	e092      	b.n	8003bac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	08db      	lsrs	r3, r3, #3
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d009      	beq.n	8003aa6 <HAL_I2C_EV_IRQHandler+0xb2>
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	0a5b      	lsrs	r3, r3, #9
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d003      	beq.n	8003aa6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 fe05 	bl	80046ae <I2C_Master_ADD10>
 8003aa4:	e082      	b.n	8003bac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	085b      	lsrs	r3, r3, #1
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d009      	beq.n	8003ac6 <HAL_I2C_EV_IRQHandler+0xd2>
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	0a5b      	lsrs	r3, r3, #9
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 fe1e 	bl	8004700 <I2C_Master_ADDR>
 8003ac4:	e072      	b.n	8003bac <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	089b      	lsrs	r3, r3, #2
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d03b      	beq.n	8003b4a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003adc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ae0:	f000 80f3 	beq.w	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	09db      	lsrs	r3, r3, #7
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00f      	beq.n	8003b10 <HAL_I2C_EV_IRQHandler+0x11c>
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	0a9b      	lsrs	r3, r3, #10
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d009      	beq.n	8003b10 <HAL_I2C_EV_IRQHandler+0x11c>
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	089b      	lsrs	r3, r3, #2
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d103      	bne.n	8003b10 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f9e8 	bl	8003ede <I2C_MasterTransmit_TXE>
 8003b0e:	e04d      	b.n	8003bac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	089b      	lsrs	r3, r3, #2
 8003b14:	f003 0301 	and.w	r3, r3, #1
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f000 80d6 	beq.w	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	0a5b      	lsrs	r3, r3, #9
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 80cf 	beq.w	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003b2c:	7bbb      	ldrb	r3, [r7, #14]
 8003b2e:	2b21      	cmp	r3, #33	@ 0x21
 8003b30:	d103      	bne.n	8003b3a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 fa6f 	bl	8004016 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b38:	e0c7      	b.n	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	2b40      	cmp	r3, #64	@ 0x40
 8003b3e:	f040 80c4 	bne.w	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 fadd 	bl	8004102 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b48:	e0bf      	b.n	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b58:	f000 80b7 	beq.w	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	099b      	lsrs	r3, r3, #6
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00f      	beq.n	8003b88 <HAL_I2C_EV_IRQHandler+0x194>
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	0a9b      	lsrs	r3, r3, #10
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d009      	beq.n	8003b88 <HAL_I2C_EV_IRQHandler+0x194>
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	089b      	lsrs	r3, r3, #2
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d103      	bne.n	8003b88 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 fb56 	bl	8004232 <I2C_MasterReceive_RXNE>
 8003b86:	e011      	b.n	8003bac <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	089b      	lsrs	r3, r3, #2
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 809a 	beq.w	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	0a5b      	lsrs	r3, r3, #9
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 8093 	beq.w	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 fc0c 	bl	80043c2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003baa:	e08e      	b.n	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
 8003bac:	e08d      	b.n	8003cca <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d004      	beq.n	8003bc0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	61fb      	str	r3, [r7, #28]
 8003bbe:	e007      	b.n	8003bd0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	085b      	lsrs	r3, r3, #1
 8003bd4:	f003 0301 	and.w	r3, r3, #1
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d012      	beq.n	8003c02 <HAL_I2C_EV_IRQHandler+0x20e>
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	0a5b      	lsrs	r3, r3, #9
 8003be0:	f003 0301 	and.w	r3, r3, #1
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00c      	beq.n	8003c02 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d003      	beq.n	8003bf8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	699b      	ldr	r3, [r3, #24]
 8003bf6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003bf8:	69b9      	ldr	r1, [r7, #24]
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 ffd7 	bl	8004bae <I2C_Slave_ADDR>
 8003c00:	e066      	b.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	091b      	lsrs	r3, r3, #4
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d009      	beq.n	8003c22 <HAL_I2C_EV_IRQHandler+0x22e>
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	0a5b      	lsrs	r3, r3, #9
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f001 f812 	bl	8004c44 <I2C_Slave_STOPF>
 8003c20:	e056      	b.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c22:	7bbb      	ldrb	r3, [r7, #14]
 8003c24:	2b21      	cmp	r3, #33	@ 0x21
 8003c26:	d002      	beq.n	8003c2e <HAL_I2C_EV_IRQHandler+0x23a>
 8003c28:	7bbb      	ldrb	r3, [r7, #14]
 8003c2a:	2b29      	cmp	r3, #41	@ 0x29
 8003c2c:	d125      	bne.n	8003c7a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	09db      	lsrs	r3, r3, #7
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00f      	beq.n	8003c5a <HAL_I2C_EV_IRQHandler+0x266>
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	0a9b      	lsrs	r3, r3, #10
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d009      	beq.n	8003c5a <HAL_I2C_EV_IRQHandler+0x266>
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	089b      	lsrs	r3, r3, #2
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d103      	bne.n	8003c5a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 feef 	bl	8004a36 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c58:	e039      	b.n	8003cce <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	089b      	lsrs	r3, r3, #2
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d033      	beq.n	8003cce <HAL_I2C_EV_IRQHandler+0x2da>
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	0a5b      	lsrs	r3, r3, #9
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d02d      	beq.n	8003cce <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 ff1c 	bl	8004ab0 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c78:	e029      	b.n	8003cce <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	099b      	lsrs	r3, r3, #6
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00f      	beq.n	8003ca6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	0a9b      	lsrs	r3, r3, #10
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d009      	beq.n	8003ca6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	089b      	lsrs	r3, r3, #2
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d103      	bne.n	8003ca6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 ff26 	bl	8004af0 <I2C_SlaveReceive_RXNE>
 8003ca4:	e014      	b.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	089b      	lsrs	r3, r3, #2
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00e      	beq.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	0a5b      	lsrs	r3, r3, #9
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d008      	beq.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 ff54 	bl	8004b6c <I2C_SlaveReceive_BTF>
 8003cc4:	e004      	b.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003cc6:	bf00      	nop
 8003cc8:	e002      	b.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cca:	bf00      	nop
 8003ccc:	e000      	b.n	8003cd0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cce:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003cd0:	3720      	adds	r7, #32
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b08a      	sub	sp, #40	@ 0x28
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003cf8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003cfa:	6a3b      	ldr	r3, [r7, #32]
 8003cfc:	0a1b      	lsrs	r3, r3, #8
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d016      	beq.n	8003d34 <HAL_I2C_ER_IRQHandler+0x5e>
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	0a1b      	lsrs	r3, r3, #8
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d010      	beq.n	8003d34 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d14:	f043 0301 	orr.w	r3, r3, #1
 8003d18:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003d22:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d32:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003d34:	6a3b      	ldr	r3, [r7, #32]
 8003d36:	0a5b      	lsrs	r3, r3, #9
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00e      	beq.n	8003d5e <HAL_I2C_ER_IRQHandler+0x88>
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	0a1b      	lsrs	r3, r3, #8
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4e:	f043 0302 	orr.w	r3, r3, #2
 8003d52:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003d5c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003d5e:	6a3b      	ldr	r3, [r7, #32]
 8003d60:	0a9b      	lsrs	r3, r3, #10
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d03f      	beq.n	8003dea <HAL_I2C_ER_IRQHandler+0x114>
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	0a1b      	lsrs	r3, r3, #8
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d039      	beq.n	8003dea <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003d76:	7efb      	ldrb	r3, [r7, #27]
 8003d78:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d88:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003d90:	7ebb      	ldrb	r3, [r7, #26]
 8003d92:	2b20      	cmp	r3, #32
 8003d94:	d112      	bne.n	8003dbc <HAL_I2C_ER_IRQHandler+0xe6>
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d10f      	bne.n	8003dbc <HAL_I2C_ER_IRQHandler+0xe6>
 8003d9c:	7cfb      	ldrb	r3, [r7, #19]
 8003d9e:	2b21      	cmp	r3, #33	@ 0x21
 8003da0:	d008      	beq.n	8003db4 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003da2:	7cfb      	ldrb	r3, [r7, #19]
 8003da4:	2b29      	cmp	r3, #41	@ 0x29
 8003da6:	d005      	beq.n	8003db4 <HAL_I2C_ER_IRQHandler+0xde>
 8003da8:	7cfb      	ldrb	r3, [r7, #19]
 8003daa:	2b28      	cmp	r3, #40	@ 0x28
 8003dac:	d106      	bne.n	8003dbc <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2b21      	cmp	r3, #33	@ 0x21
 8003db2:	d103      	bne.n	8003dbc <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f001 f875 	bl	8004ea4 <I2C_Slave_AF>
 8003dba:	e016      	b.n	8003dea <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003dc4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc8:	f043 0304 	orr.w	r3, r3, #4
 8003dcc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003dce:	7efb      	ldrb	r3, [r7, #27]
 8003dd0:	2b10      	cmp	r3, #16
 8003dd2:	d002      	beq.n	8003dda <HAL_I2C_ER_IRQHandler+0x104>
 8003dd4:	7efb      	ldrb	r3, [r7, #27]
 8003dd6:	2b40      	cmp	r3, #64	@ 0x40
 8003dd8:	d107      	bne.n	8003dea <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003dea:	6a3b      	ldr	r3, [r7, #32]
 8003dec:	0adb      	lsrs	r3, r3, #11
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00e      	beq.n	8003e14 <HAL_I2C_ER_IRQHandler+0x13e>
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	0a1b      	lsrs	r3, r3, #8
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d008      	beq.n	8003e14 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e04:	f043 0308 	orr.w	r3, r3, #8
 8003e08:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003e12:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d008      	beq.n	8003e2c <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e20:	431a      	orrs	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f001 f8b0 	bl	8004f8c <I2C_ITError>
  }
}
 8003e2c:	bf00      	nop
 8003e2e:	3728      	adds	r7, #40	@ 0x28
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr

08003e46 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bc80      	pop	{r7}
 8003e56:	4770      	bx	lr

08003e58 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr

08003e6a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003e72:	bf00      	nop
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bc80      	pop	{r7}
 8003e7a:	4770      	bx	lr

08003e7c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	460b      	mov	r3, r1
 8003e86:	70fb      	strb	r3, [r7, #3]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bc80      	pop	{r7}
 8003e94:	4770      	bx	lr

08003e96 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bc80      	pop	{r7}
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bc80      	pop	{r7}
 8003eb8:	4770      	bx	lr

08003eba <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr

08003ecc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bc80      	pop	{r7}
 8003edc:	4770      	bx	lr

08003ede <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b084      	sub	sp, #16
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ef4:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d150      	bne.n	8003fa6 <I2C_MasterTransmit_TXE+0xc8>
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	2b21      	cmp	r3, #33	@ 0x21
 8003f08:	d14d      	bne.n	8003fa6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d01d      	beq.n	8003f4c <I2C_MasterTransmit_TXE+0x6e>
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2b20      	cmp	r3, #32
 8003f14:	d01a      	beq.n	8003f4c <I2C_MasterTransmit_TXE+0x6e>
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f1c:	d016      	beq.n	8003f4c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f2c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2211      	movs	r2, #17
 8003f32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f7ff ff75 	bl	8003e34 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f4a:	e060      	b.n	800400e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f5a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f6a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2220      	movs	r2, #32
 8003f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b40      	cmp	r3, #64	@ 0x40
 8003f84:	d107      	bne.n	8003f96 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7ff ff8a 	bl	8003ea8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f94:	e03b      	b.n	800400e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff ff48 	bl	8003e34 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003fa4:	e033      	b.n	800400e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
 8003fa8:	2b21      	cmp	r3, #33	@ 0x21
 8003faa:	d005      	beq.n	8003fb8 <I2C_MasterTransmit_TXE+0xda>
 8003fac:	7bbb      	ldrb	r3, [r7, #14]
 8003fae:	2b40      	cmp	r3, #64	@ 0x40
 8003fb0:	d12d      	bne.n	800400e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003fb2:	7bfb      	ldrb	r3, [r7, #15]
 8003fb4:	2b22      	cmp	r3, #34	@ 0x22
 8003fb6:	d12a      	bne.n	800400e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d108      	bne.n	8003fd4 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fd0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003fd2:	e01c      	b.n	800400e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b40      	cmp	r3, #64	@ 0x40
 8003fde:	d103      	bne.n	8003fe8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f000 f88e 	bl	8004102 <I2C_MemoryTransmit_TXE_BTF>
}
 8003fe6:	e012      	b.n	800400e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fec:	781a      	ldrb	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff8:	1c5a      	adds	r2, r3, #1
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004002:	b29b      	uxth	r3, r3
 8004004:	3b01      	subs	r3, #1
 8004006:	b29a      	uxth	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800400c:	e7ff      	b.n	800400e <I2C_MasterTransmit_TXE+0x130>
 800400e:	bf00      	nop
 8004010:	3710      	adds	r7, #16
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b084      	sub	sp, #16
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004022:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b21      	cmp	r3, #33	@ 0x21
 800402e:	d164      	bne.n	80040fa <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004034:	b29b      	uxth	r3, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d012      	beq.n	8004060 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403e:	781a      	ldrb	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004054:	b29b      	uxth	r3, r3
 8004056:	3b01      	subs	r3, #1
 8004058:	b29a      	uxth	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800405e:	e04c      	b.n	80040fa <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2b08      	cmp	r3, #8
 8004064:	d01d      	beq.n	80040a2 <I2C_MasterTransmit_BTF+0x8c>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2b20      	cmp	r3, #32
 800406a:	d01a      	beq.n	80040a2 <I2C_MasterTransmit_BTF+0x8c>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004072:	d016      	beq.n	80040a2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004082:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2211      	movs	r2, #17
 8004088:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f7ff feca 	bl	8003e34 <HAL_I2C_MasterTxCpltCallback>
}
 80040a0:	e02b      	b.n	80040fa <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	685a      	ldr	r2, [r3, #4]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040b0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2220      	movs	r2, #32
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b40      	cmp	r3, #64	@ 0x40
 80040da:	d107      	bne.n	80040ec <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff fedf 	bl	8003ea8 <HAL_I2C_MemTxCpltCallback>
}
 80040ea:	e006      	b.n	80040fa <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f7ff fe9d 	bl	8003e34 <HAL_I2C_MasterTxCpltCallback>
}
 80040fa:	bf00      	nop
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b084      	sub	sp, #16
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004110:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004116:	2b00      	cmp	r3, #0
 8004118:	d11d      	bne.n	8004156 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800411e:	2b01      	cmp	r3, #1
 8004120:	d10b      	bne.n	800413a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004126:	b2da      	uxtb	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004132:	1c9a      	adds	r2, r3, #2
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004138:	e077      	b.n	800422a <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800413e:	b29b      	uxth	r3, r3
 8004140:	121b      	asrs	r3, r3, #8
 8004142:	b2da      	uxtb	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800414e:	1c5a      	adds	r2, r3, #1
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004154:	e069      	b.n	800422a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800415a:	2b01      	cmp	r3, #1
 800415c:	d10b      	bne.n	8004176 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004162:	b2da      	uxtb	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004174:	e059      	b.n	800422a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800417a:	2b02      	cmp	r3, #2
 800417c:	d152      	bne.n	8004224 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800417e:	7bfb      	ldrb	r3, [r7, #15]
 8004180:	2b22      	cmp	r3, #34	@ 0x22
 8004182:	d10d      	bne.n	80041a0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004192:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800419e:	e044      	b.n	800422a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d015      	beq.n	80041d6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80041aa:	7bfb      	ldrb	r3, [r7, #15]
 80041ac:	2b21      	cmp	r3, #33	@ 0x21
 80041ae:	d112      	bne.n	80041d6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b4:	781a      	ldrb	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80041d4:	e029      	b.n	800422a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d124      	bne.n	800422a <I2C_MemoryTransmit_TXE_BTF+0x128>
 80041e0:	7bfb      	ldrb	r3, [r7, #15]
 80041e2:	2b21      	cmp	r3, #33	@ 0x21
 80041e4:	d121      	bne.n	800422a <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80041f4:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004204:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2220      	movs	r2, #32
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7ff fe43 	bl	8003ea8 <HAL_I2C_MemTxCpltCallback>
}
 8004222:	e002      	b.n	800422a <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7ff f91d 	bl	8003464 <I2C_Flush_DR>
}
 800422a:	bf00      	nop
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}

08004232 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b084      	sub	sp, #16
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b22      	cmp	r3, #34	@ 0x22
 8004244:	f040 80b9 	bne.w	80043ba <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800424c:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004252:	b29b      	uxth	r3, r3
 8004254:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	2b03      	cmp	r3, #3
 800425a:	d921      	bls.n	80042a0 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	691a      	ldr	r2, [r3, #16]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004266:	b2d2      	uxtb	r2, r2
 8004268:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426e:	1c5a      	adds	r2, r3, #1
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004278:	b29b      	uxth	r3, r3
 800427a:	3b01      	subs	r3, #1
 800427c:	b29a      	uxth	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b03      	cmp	r3, #3
 800428a:	f040 8096 	bne.w	80043ba <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800429c:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800429e:	e08c      	b.n	80043ba <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d07f      	beq.n	80043a8 <I2C_MasterReceive_RXNE+0x176>
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d002      	beq.n	80042b4 <I2C_MasterReceive_RXNE+0x82>
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d179      	bne.n	80043a8 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f001 fba3 	bl	8005a00 <I2C_WaitOnSTOPRequestThroughIT>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d14c      	bne.n	800435a <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042ce:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	685a      	ldr	r2, [r3, #4]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042de:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b40      	cmp	r3, #64	@ 0x40
 8004318:	d10a      	bne.n	8004330 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f003 fe69 	bl	8008000 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800432e:	e044      	b.n	80043ba <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2b08      	cmp	r3, #8
 800433c:	d002      	beq.n	8004344 <I2C_MasterReceive_RXNE+0x112>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b20      	cmp	r3, #32
 8004342:	d103      	bne.n	800434c <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	631a      	str	r2, [r3, #48]	@ 0x30
 800434a:	e002      	b.n	8004352 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2212      	movs	r2, #18
 8004350:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fd77 	bl	8003e46 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004358:	e02f      	b.n	80043ba <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004368:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	691a      	ldr	r2, [r3, #16]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	b2d2      	uxtb	r2, r2
 8004376:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004386:	b29b      	uxth	r3, r3
 8004388:	3b01      	subs	r3, #1
 800438a:	b29a      	uxth	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2220      	movs	r2, #32
 8004394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f7ff fd8a 	bl	8003eba <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80043a6:	e008      	b.n	80043ba <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b6:	605a      	str	r2, [r3, #4]
}
 80043b8:	e7ff      	b.n	80043ba <I2C_MasterReceive_RXNE+0x188>
 80043ba:	bf00      	nop
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	b084      	sub	sp, #16
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ce:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d11b      	bne.n	8004412 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043e8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	691a      	ldr	r2, [r3, #16]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f4:	b2d2      	uxtb	r2, r2
 80043f6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fc:	1c5a      	adds	r2, r3, #1
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004410:	e0c4      	b.n	800459c <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004416:	b29b      	uxth	r3, r3
 8004418:	2b03      	cmp	r3, #3
 800441a:	d129      	bne.n	8004470 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	685a      	ldr	r2, [r3, #4]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800442a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2b04      	cmp	r3, #4
 8004430:	d00a      	beq.n	8004448 <I2C_MasterReceive_BTF+0x86>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2b02      	cmp	r3, #2
 8004436:	d007      	beq.n	8004448 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004446:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	691a      	ldr	r2, [r3, #16]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004464:	b29b      	uxth	r3, r3
 8004466:	3b01      	subs	r3, #1
 8004468:	b29a      	uxth	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800446e:	e095      	b.n	800459c <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004474:	b29b      	uxth	r3, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d17d      	bne.n	8004576 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d002      	beq.n	8004486 <I2C_MasterReceive_BTF+0xc4>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2b10      	cmp	r3, #16
 8004484:	d108      	bne.n	8004498 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004494:	601a      	str	r2, [r3, #0]
 8004496:	e016      	b.n	80044c6 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b04      	cmp	r3, #4
 800449c:	d002      	beq.n	80044a4 <I2C_MasterReceive_BTF+0xe2>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d108      	bne.n	80044b6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044b2:	601a      	str	r2, [r3, #0]
 80044b4:	e007      	b.n	80044c6 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044c4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	691a      	ldr	r2, [r3, #16]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	b2d2      	uxtb	r2, r2
 80044d2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d8:	1c5a      	adds	r2, r3, #1
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	3b01      	subs	r3, #1
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691a      	ldr	r2, [r3, #16]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	b2d2      	uxtb	r2, r2
 80044f8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fe:	1c5a      	adds	r2, r3, #1
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29a      	uxth	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004520:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2220      	movs	r2, #32
 8004526:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b40      	cmp	r3, #64	@ 0x40
 8004534:	d10a      	bne.n	800454c <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f003 fd5b 	bl	8008000 <HAL_I2C_MemRxCpltCallback>
}
 800454a:	e027      	b.n	800459c <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2b08      	cmp	r3, #8
 8004558:	d002      	beq.n	8004560 <I2C_MasterReceive_BTF+0x19e>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2b20      	cmp	r3, #32
 800455e:	d103      	bne.n	8004568 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	631a      	str	r2, [r3, #48]	@ 0x30
 8004566:	e002      	b.n	800456e <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2212      	movs	r2, #18
 800456c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7ff fc69 	bl	8003e46 <HAL_I2C_MasterRxCpltCallback>
}
 8004574:	e012      	b.n	800459c <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	691a      	ldr	r2, [r3, #16]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004580:	b2d2      	uxtb	r2, r2
 8004582:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004588:	1c5a      	adds	r2, r3, #1
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800459c:	bf00      	nop
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b40      	cmp	r3, #64	@ 0x40
 80045b6:	d117      	bne.n	80045e8 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d109      	bne.n	80045d4 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	461a      	mov	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80045d0:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80045d2:	e067      	b.n	80046a4 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	f043 0301 	orr.w	r3, r3, #1
 80045de:	b2da      	uxtb	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	611a      	str	r2, [r3, #16]
}
 80045e6:	e05d      	b.n	80046a4 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045f0:	d133      	bne.n	800465a <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b21      	cmp	r3, #33	@ 0x21
 80045fc:	d109      	bne.n	8004612 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004602:	b2db      	uxtb	r3, r3
 8004604:	461a      	mov	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800460e:	611a      	str	r2, [r3, #16]
 8004610:	e008      	b.n	8004624 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004616:	b2db      	uxtb	r3, r3
 8004618:	f043 0301 	orr.w	r3, r3, #1
 800461c:	b2da      	uxtb	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004628:	2b00      	cmp	r3, #0
 800462a:	d004      	beq.n	8004636 <I2C_Master_SB+0x92>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004632:	2b00      	cmp	r3, #0
 8004634:	d108      	bne.n	8004648 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463a:	2b00      	cmp	r3, #0
 800463c:	d032      	beq.n	80046a4 <I2C_Master_SB+0x100>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004644:	2b00      	cmp	r3, #0
 8004646:	d02d      	beq.n	80046a4 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004656:	605a      	str	r2, [r3, #4]
}
 8004658:	e024      	b.n	80046a4 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10e      	bne.n	8004680 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004666:	b29b      	uxth	r3, r3
 8004668:	11db      	asrs	r3, r3, #7
 800466a:	b2db      	uxtb	r3, r3
 800466c:	f003 0306 	and.w	r3, r3, #6
 8004670:	b2db      	uxtb	r3, r3
 8004672:	f063 030f 	orn	r3, r3, #15
 8004676:	b2da      	uxtb	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	611a      	str	r2, [r3, #16]
}
 800467e:	e011      	b.n	80046a4 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004684:	2b01      	cmp	r3, #1
 8004686:	d10d      	bne.n	80046a4 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468c:	b29b      	uxth	r3, r3
 800468e:	11db      	asrs	r3, r3, #7
 8004690:	b2db      	uxtb	r3, r3
 8004692:	f003 0306 	and.w	r3, r3, #6
 8004696:	b2db      	uxtb	r3, r3
 8004698:	f063 030e 	orn	r3, r3, #14
 800469c:	b2da      	uxtb	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	611a      	str	r2, [r3, #16]
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bc80      	pop	{r7}
 80046ac:	4770      	bx	lr

080046ae <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b083      	sub	sp, #12
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	b2da      	uxtb	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d004      	beq.n	80046d4 <I2C_Master_ADD10+0x26>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d108      	bne.n	80046e6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00c      	beq.n	80046f6 <I2C_Master_ADD10+0x48>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d007      	beq.n	80046f6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046f4:	605a      	str	r2, [r3, #4]
  }
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bc80      	pop	{r7}
 80046fe:	4770      	bx	lr

08004700 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004700:	b480      	push	{r7}
 8004702:	b091      	sub	sp, #68	@ 0x44
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800470e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004716:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471c:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b22      	cmp	r3, #34	@ 0x22
 8004728:	f040 8174 	bne.w	8004a14 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10f      	bne.n	8004754 <I2C_Master_ADDR+0x54>
 8004734:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004738:	2b40      	cmp	r3, #64	@ 0x40
 800473a:	d10b      	bne.n	8004754 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800473c:	2300      	movs	r3, #0
 800473e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	633b      	str	r3, [r7, #48]	@ 0x30
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	e16b      	b.n	8004a2c <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004758:	2b00      	cmp	r3, #0
 800475a:	d11d      	bne.n	8004798 <I2C_Master_ADDR+0x98>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004764:	d118      	bne.n	8004798 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004766:	2300      	movs	r3, #0
 8004768:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800477a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800478a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004790:	1c5a      	adds	r2, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	651a      	str	r2, [r3, #80]	@ 0x50
 8004796:	e149      	b.n	8004a2c <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800479c:	b29b      	uxth	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d113      	bne.n	80047ca <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047a2:	2300      	movs	r3, #0
 80047a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047c6:	601a      	str	r2, [r3, #0]
 80047c8:	e120      	b.n	8004a0c <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	f040 808a 	bne.w	80048ea <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80047d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80047dc:	d137      	bne.n	800484e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ec:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047fc:	d113      	bne.n	8004826 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800480c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800480e:	2300      	movs	r3, #0
 8004810:	627b      	str	r3, [r7, #36]	@ 0x24
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	627b      	str	r3, [r7, #36]	@ 0x24
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	627b      	str	r3, [r7, #36]	@ 0x24
 8004822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004824:	e0f2      	b.n	8004a0c <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004826:	2300      	movs	r3, #0
 8004828:	623b      	str	r3, [r7, #32]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	623b      	str	r3, [r7, #32]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	699b      	ldr	r3, [r3, #24]
 8004838:	623b      	str	r3, [r7, #32]
 800483a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	e0de      	b.n	8004a0c <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800484e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004850:	2b08      	cmp	r3, #8
 8004852:	d02e      	beq.n	80048b2 <I2C_Master_ADDR+0x1b2>
 8004854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004856:	2b20      	cmp	r3, #32
 8004858:	d02b      	beq.n	80048b2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800485a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800485c:	2b12      	cmp	r3, #18
 800485e:	d102      	bne.n	8004866 <I2C_Master_ADDR+0x166>
 8004860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004862:	2b01      	cmp	r3, #1
 8004864:	d125      	bne.n	80048b2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004868:	2b04      	cmp	r3, #4
 800486a:	d00e      	beq.n	800488a <I2C_Master_ADDR+0x18a>
 800486c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800486e:	2b02      	cmp	r3, #2
 8004870:	d00b      	beq.n	800488a <I2C_Master_ADDR+0x18a>
 8004872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004874:	2b10      	cmp	r3, #16
 8004876:	d008      	beq.n	800488a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	e007      	b.n	800489a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004898:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800489a:	2300      	movs	r3, #0
 800489c:	61fb      	str	r3, [r7, #28]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	61fb      	str	r3, [r7, #28]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	61fb      	str	r3, [r7, #28]
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	e0ac      	b.n	8004a0c <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048c0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048c2:	2300      	movs	r3, #0
 80048c4:	61bb      	str	r3, [r7, #24]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	61bb      	str	r3, [r7, #24]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	61bb      	str	r3, [r7, #24]
 80048d6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	e090      	b.n	8004a0c <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d158      	bne.n	80049a6 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80048f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d021      	beq.n	800493e <I2C_Master_ADDR+0x23e>
 80048fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d01e      	beq.n	800493e <I2C_Master_ADDR+0x23e>
 8004900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004902:	2b10      	cmp	r3, #16
 8004904:	d01b      	beq.n	800493e <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004914:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004916:	2300      	movs	r3, #0
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	617b      	str	r3, [r7, #20]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	617b      	str	r3, [r7, #20]
 800492a:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	e012      	b.n	8004964 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800494c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800494e:	2300      	movs	r3, #0
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	613b      	str	r3, [r7, #16]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800496e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004972:	d14b      	bne.n	8004a0c <I2C_Master_ADDR+0x30c>
 8004974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004976:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800497a:	d00b      	beq.n	8004994 <I2C_Master_ADDR+0x294>
 800497c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800497e:	2b01      	cmp	r3, #1
 8004980:	d008      	beq.n	8004994 <I2C_Master_ADDR+0x294>
 8004982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004984:	2b08      	cmp	r3, #8
 8004986:	d005      	beq.n	8004994 <I2C_Master_ADDR+0x294>
 8004988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498a:	2b10      	cmp	r3, #16
 800498c:	d002      	beq.n	8004994 <I2C_Master_ADDR+0x294>
 800498e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004990:	2b20      	cmp	r3, #32
 8004992:	d13b      	bne.n	8004a0c <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80049a2:	605a      	str	r2, [r3, #4]
 80049a4:	e032      	b.n	8004a0c <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049b4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049c4:	d117      	bne.n	80049f6 <I2C_Master_ADDR+0x2f6>
 80049c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049cc:	d00b      	beq.n	80049e6 <I2C_Master_ADDR+0x2e6>
 80049ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d008      	beq.n	80049e6 <I2C_Master_ADDR+0x2e6>
 80049d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d6:	2b08      	cmp	r3, #8
 80049d8:	d005      	beq.n	80049e6 <I2C_Master_ADDR+0x2e6>
 80049da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049dc:	2b10      	cmp	r3, #16
 80049de:	d002      	beq.n	80049e6 <I2C_Master_ADDR+0x2e6>
 80049e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	d107      	bne.n	80049f6 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	685a      	ldr	r2, [r3, #4]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80049f4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049f6:	2300      	movs	r3, #0
 80049f8:	60fb      	str	r3, [r7, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	60fb      	str	r3, [r7, #12]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004a12:	e00b      	b.n	8004a2c <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a14:	2300      	movs	r3, #0
 8004a16:	60bb      	str	r3, [r7, #8]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	60bb      	str	r3, [r7, #8]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	60bb      	str	r3, [r7, #8]
 8004a28:	68bb      	ldr	r3, [r7, #8]
}
 8004a2a:	e7ff      	b.n	8004a2c <I2C_Master_ADDR+0x32c>
 8004a2c:	bf00      	nop
 8004a2e:	3744      	adds	r7, #68	@ 0x44
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bc80      	pop	{r7}
 8004a34:	4770      	bx	lr

08004a36 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b084      	sub	sp, #16
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a44:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d02b      	beq.n	8004aa8 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a54:	781a      	ldrb	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d114      	bne.n	8004aa8 <I2C_SlaveTransmit_TXE+0x72>
 8004a7e:	7bfb      	ldrb	r3, [r7, #15]
 8004a80:	2b29      	cmp	r3, #41	@ 0x29
 8004a82:	d111      	bne.n	8004aa8 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	685a      	ldr	r2, [r3, #4]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a92:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2221      	movs	r2, #33	@ 0x21
 8004a98:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2228      	movs	r2, #40	@ 0x28
 8004a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7ff f9d8 	bl	8003e58 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004aa8:	bf00      	nop
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d011      	beq.n	8004ae6 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac6:	781a      	ldrb	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bc80      	pop	{r7}
 8004aee:	4770      	bx	lr

08004af0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004afe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d02c      	beq.n	8004b64 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	691a      	ldr	r2, [r3, #16]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1c:	1c5a      	adds	r2, r3, #1
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d114      	bne.n	8004b64 <I2C_SlaveReceive_RXNE+0x74>
 8004b3a:	7bfb      	ldrb	r3, [r7, #15]
 8004b3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b3e:	d111      	bne.n	8004b64 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b4e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2222      	movs	r2, #34	@ 0x22
 8004b54:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2228      	movs	r2, #40	@ 0x28
 8004b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f7ff f983 	bl	8003e6a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004b64:	bf00      	nop
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d012      	beq.n	8004ba4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	691a      	ldr	r2, [r3, #16]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b88:	b2d2      	uxtb	r2, r2
 8004b8a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b90:	1c5a      	adds	r2, r3, #1
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc80      	pop	{r7}
 8004bac:	4770      	bx	lr

08004bae <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b084      	sub	sp, #16
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004bc8:	2b28      	cmp	r3, #40	@ 0x28
 8004bca:	d127      	bne.n	8004c1c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685a      	ldr	r2, [r3, #4]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bda:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	089b      	lsrs	r3, r3, #2
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d101      	bne.n	8004bec <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004be8:	2301      	movs	r3, #1
 8004bea:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	09db      	lsrs	r3, r3, #7
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d103      	bne.n	8004c00 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	81bb      	strh	r3, [r7, #12]
 8004bfe:	e002      	b.n	8004c06 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004c0e:	89ba      	ldrh	r2, [r7, #12]
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
 8004c12:	4619      	mov	r1, r3
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f7ff f931 	bl	8003e7c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004c1a:	e00e      	b.n	8004c3a <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	60bb      	str	r3, [r7, #8]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	60bb      	str	r3, [r7, #8]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	60bb      	str	r3, [r7, #8]
 8004c30:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004c3a:	bf00      	nop
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
	...

08004c44 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c52:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	685a      	ldr	r2, [r3, #4]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c62:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004c64:	2300      	movs	r3, #0
 8004c66:	60bb      	str	r3, [r7, #8]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	60bb      	str	r3, [r7, #8]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f042 0201 	orr.w	r2, r2, #1
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c90:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ca0:	d172      	bne.n	8004d88 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004ca2:	7bfb      	ldrb	r3, [r7, #15]
 8004ca4:	2b22      	cmp	r3, #34	@ 0x22
 8004ca6:	d002      	beq.n	8004cae <I2C_Slave_STOPF+0x6a>
 8004ca8:	7bfb      	ldrb	r3, [r7, #15]
 8004caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cac:	d135      	bne.n	8004d1a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d005      	beq.n	8004cd2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cca:	f043 0204 	orr.w	r2, r3, #4
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	685a      	ldr	r2, [r3, #4]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ce0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f7fe f88a 	bl	8002e00 <HAL_DMA_GetState>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d049      	beq.n	8004d86 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf6:	4a69      	ldr	r2, [pc, #420]	@ (8004e9c <I2C_Slave_STOPF+0x258>)
 8004cf8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7fd ff00 	bl	8002b04 <HAL_DMA_Abort_IT>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d03d      	beq.n	8004d86 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d14:	4610      	mov	r0, r2
 8004d16:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d18:	e035      	b.n	8004d86 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	b29a      	uxth	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d005      	beq.n	8004d3e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d36:	f043 0204 	orr.w	r2, r3, #4
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685a      	ldr	r2, [r3, #4]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d4c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fe f854 	bl	8002e00 <HAL_DMA_GetState>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d014      	beq.n	8004d88 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d62:	4a4e      	ldr	r2, [pc, #312]	@ (8004e9c <I2C_Slave_STOPF+0x258>)
 8004d64:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fd feca 	bl	8002b04 <HAL_DMA_Abort_IT>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d008      	beq.n	8004d88 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d80:	4610      	mov	r0, r2
 8004d82:	4798      	blx	r3
 8004d84:	e000      	b.n	8004d88 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d86:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d03e      	beq.n	8004e10 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	d112      	bne.n	8004dc6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	691a      	ldr	r2, [r3, #16]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004daa:	b2d2      	uxtb	r2, r2
 8004dac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db2:	1c5a      	adds	r2, r3, #1
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd0:	2b40      	cmp	r3, #64	@ 0x40
 8004dd2:	d112      	bne.n	8004dfa <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	691a      	ldr	r2, [r3, #16]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dde:	b2d2      	uxtb	r2, r2
 8004de0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d005      	beq.n	8004e10 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e08:	f043 0204 	orr.w	r2, r3, #4
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d003      	beq.n	8004e20 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 f8b7 	bl	8004f8c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004e1e:	e039      	b.n	8004e94 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e24:	d109      	bne.n	8004e3a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2228      	movs	r2, #40	@ 0x28
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f7ff f818 	bl	8003e6a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b28      	cmp	r3, #40	@ 0x28
 8004e44:	d111      	bne.n	8004e6a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a15      	ldr	r2, [pc, #84]	@ (8004ea0 <I2C_Slave_STOPF+0x25c>)
 8004e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2220      	movs	r2, #32
 8004e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f7ff f817 	bl	8003e96 <HAL_I2C_ListenCpltCallback>
}
 8004e68:	e014      	b.n	8004e94 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6e:	2b22      	cmp	r3, #34	@ 0x22
 8004e70:	d002      	beq.n	8004e78 <I2C_Slave_STOPF+0x234>
 8004e72:	7bfb      	ldrb	r3, [r7, #15]
 8004e74:	2b22      	cmp	r3, #34	@ 0x22
 8004e76:	d10d      	bne.n	8004e94 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2220      	movs	r2, #32
 8004e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f7fe ffeb 	bl	8003e6a <HAL_I2C_SlaveRxCpltCallback>
}
 8004e94:	bf00      	nop
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	080055ed 	.word	0x080055ed
 8004ea0:	ffff0000 	.word	0xffff0000

08004ea4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	2b08      	cmp	r3, #8
 8004ebe:	d002      	beq.n	8004ec6 <I2C_Slave_AF+0x22>
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	2b20      	cmp	r3, #32
 8004ec4:	d129      	bne.n	8004f1a <I2C_Slave_AF+0x76>
 8004ec6:	7bfb      	ldrb	r3, [r7, #15]
 8004ec8:	2b28      	cmp	r3, #40	@ 0x28
 8004eca:	d126      	bne.n	8004f1a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a2e      	ldr	r2, [pc, #184]	@ (8004f88 <I2C_Slave_AF+0xe4>)
 8004ed0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685a      	ldr	r2, [r3, #4]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ee0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004eea:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004efa:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2220      	movs	r2, #32
 8004f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f7fe ffbf 	bl	8003e96 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004f18:	e031      	b.n	8004f7e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004f1a:	7bfb      	ldrb	r3, [r7, #15]
 8004f1c:	2b21      	cmp	r3, #33	@ 0x21
 8004f1e:	d129      	bne.n	8004f74 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a19      	ldr	r2, [pc, #100]	@ (8004f88 <I2C_Slave_AF+0xe4>)
 8004f24:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2221      	movs	r2, #33	@ 0x21
 8004f2a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685a      	ldr	r2, [r3, #4]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f4a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f54:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f64:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fe fa7c 	bl	8003464 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f7fe ff73 	bl	8003e58 <HAL_I2C_SlaveTxCpltCallback>
}
 8004f72:	e004      	b.n	8004f7e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f7c:	615a      	str	r2, [r3, #20]
}
 8004f7e:	bf00      	nop
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	ffff0000 	.word	0xffff0000

08004f8c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f9a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fa2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004fa4:	7bbb      	ldrb	r3, [r7, #14]
 8004fa6:	2b10      	cmp	r3, #16
 8004fa8:	d002      	beq.n	8004fb0 <I2C_ITError+0x24>
 8004faa:	7bbb      	ldrb	r3, [r7, #14]
 8004fac:	2b40      	cmp	r3, #64	@ 0x40
 8004fae:	d10a      	bne.n	8004fc6 <I2C_ITError+0x3a>
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
 8004fb2:	2b22      	cmp	r3, #34	@ 0x22
 8004fb4:	d107      	bne.n	8004fc6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fc4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
 8004fc8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004fcc:	2b28      	cmp	r3, #40	@ 0x28
 8004fce:	d107      	bne.n	8004fe0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2228      	movs	r2, #40	@ 0x28
 8004fda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004fde:	e015      	b.n	800500c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fee:	d00a      	beq.n	8005006 <I2C_ITError+0x7a>
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
 8004ff2:	2b60      	cmp	r3, #96	@ 0x60
 8004ff4:	d007      	beq.n	8005006 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2220      	movs	r2, #32
 8004ffa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005016:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800501a:	d162      	bne.n	80050e2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800502a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005030:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b01      	cmp	r3, #1
 8005038:	d020      	beq.n	800507c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800503e:	4a6a      	ldr	r2, [pc, #424]	@ (80051e8 <I2C_ITError+0x25c>)
 8005040:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005046:	4618      	mov	r0, r3
 8005048:	f7fd fd5c 	bl	8002b04 <HAL_DMA_Abort_IT>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 8089 	beq.w	8005166 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0201 	bic.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005076:	4610      	mov	r0, r2
 8005078:	4798      	blx	r3
 800507a:	e074      	b.n	8005166 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005080:	4a59      	ldr	r2, [pc, #356]	@ (80051e8 <I2C_ITError+0x25c>)
 8005082:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005088:	4618      	mov	r0, r3
 800508a:	f7fd fd3b 	bl	8002b04 <HAL_DMA_Abort_IT>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d068      	beq.n	8005166 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800509e:	2b40      	cmp	r3, #64	@ 0x40
 80050a0:	d10b      	bne.n	80050ba <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	691a      	ldr	r2, [r3, #16]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ac:	b2d2      	uxtb	r2, r2
 80050ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f022 0201 	bic.w	r2, r2, #1
 80050c8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2220      	movs	r2, #32
 80050ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80050dc:	4610      	mov	r0, r2
 80050de:	4798      	blx	r3
 80050e0:	e041      	b.n	8005166 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b60      	cmp	r3, #96	@ 0x60
 80050ec:	d125      	bne.n	800513a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2220      	movs	r2, #32
 80050f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	695b      	ldr	r3, [r3, #20]
 8005102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005106:	2b40      	cmp	r3, #64	@ 0x40
 8005108:	d10b      	bne.n	8005122 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	691a      	ldr	r2, [r3, #16]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005114:	b2d2      	uxtb	r2, r2
 8005116:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511c:	1c5a      	adds	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0201 	bic.w	r2, r2, #1
 8005130:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f7fe feca 	bl	8003ecc <HAL_I2C_AbortCpltCallback>
 8005138:	e015      	b.n	8005166 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005144:	2b40      	cmp	r3, #64	@ 0x40
 8005146:	d10b      	bne.n	8005160 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	691a      	ldr	r2, [r3, #16]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005152:	b2d2      	uxtb	r2, r2
 8005154:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515a:	1c5a      	adds	r2, r3, #1
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f7fe feaa 	bl	8003eba <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10e      	bne.n	8005194 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800517c:	2b00      	cmp	r3, #0
 800517e:	d109      	bne.n	8005194 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005186:	2b00      	cmp	r3, #0
 8005188:	d104      	bne.n	8005194 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005190:	2b00      	cmp	r3, #0
 8005192:	d007      	beq.n	80051a4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80051a2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051aa:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b0:	f003 0304 	and.w	r3, r3, #4
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	d113      	bne.n	80051e0 <I2C_ITError+0x254>
 80051b8:	7bfb      	ldrb	r3, [r7, #15]
 80051ba:	2b28      	cmp	r3, #40	@ 0x28
 80051bc:	d110      	bne.n	80051e0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a0a      	ldr	r2, [pc, #40]	@ (80051ec <I2C_ITError+0x260>)
 80051c2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2220      	movs	r2, #32
 80051ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f7fe fe5b 	bl	8003e96 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80051e0:	bf00      	nop
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	080055ed 	.word	0x080055ed
 80051ec:	ffff0000 	.word	0xffff0000

080051f0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b088      	sub	sp, #32
 80051f4:	af02      	add	r7, sp, #8
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	4608      	mov	r0, r1
 80051fa:	4611      	mov	r1, r2
 80051fc:	461a      	mov	r2, r3
 80051fe:	4603      	mov	r3, r0
 8005200:	817b      	strh	r3, [r7, #10]
 8005202:	460b      	mov	r3, r1
 8005204:	813b      	strh	r3, [r7, #8]
 8005206:	4613      	mov	r3, r2
 8005208:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005218:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005228:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	2200      	movs	r2, #0
 8005232:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 fa80 	bl	800573c <I2C_WaitOnFlagUntilTimeout>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00d      	beq.n	800525e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800524c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005250:	d103      	bne.n	800525a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005258:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e0aa      	b.n	80053b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800525e:	897b      	ldrh	r3, [r7, #10]
 8005260:	b2db      	uxtb	r3, r3
 8005262:	461a      	mov	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800526c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800526e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005270:	6a3a      	ldr	r2, [r7, #32]
 8005272:	4952      	ldr	r1, [pc, #328]	@ (80053bc <I2C_RequestMemoryRead+0x1cc>)
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 fadb 	bl	8005830 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e097      	b.n	80053b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005284:	2300      	movs	r3, #0
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	617b      	str	r3, [r7, #20]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	617b      	str	r3, [r7, #20]
 8005298:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800529a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800529c:	6a39      	ldr	r1, [r7, #32]
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f000 fb66 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d00d      	beq.n	80052c6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ae:	2b04      	cmp	r3, #4
 80052b0:	d107      	bne.n	80052c2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e076      	b.n	80053b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052c6:	88fb      	ldrh	r3, [r7, #6]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d105      	bne.n	80052d8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052cc:	893b      	ldrh	r3, [r7, #8]
 80052ce:	b2da      	uxtb	r2, r3
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	611a      	str	r2, [r3, #16]
 80052d6:	e021      	b.n	800531c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80052d8:	893b      	ldrh	r3, [r7, #8]
 80052da:	0a1b      	lsrs	r3, r3, #8
 80052dc:	b29b      	uxth	r3, r3
 80052de:	b2da      	uxtb	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052e8:	6a39      	ldr	r1, [r7, #32]
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 fb40 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00d      	beq.n	8005312 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d107      	bne.n	800530e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800530c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e050      	b.n	80053b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005312:	893b      	ldrh	r3, [r7, #8]
 8005314:	b2da      	uxtb	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800531c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800531e:	6a39      	ldr	r1, [r7, #32]
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 fb25 	bl	8005970 <I2C_WaitOnTXEFlagUntilTimeout>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00d      	beq.n	8005348 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005330:	2b04      	cmp	r3, #4
 8005332:	d107      	bne.n	8005344 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005342:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e035      	b.n	80053b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005356:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	2200      	movs	r2, #0
 8005360:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f000 f9e9 	bl	800573c <I2C_WaitOnFlagUntilTimeout>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00d      	beq.n	800538c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800537a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800537e:	d103      	bne.n	8005388 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005386:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e013      	b.n	80053b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800538c:	897b      	ldrh	r3, [r7, #10]
 800538e:	b2db      	uxtb	r3, r3
 8005390:	f043 0301 	orr.w	r3, r3, #1
 8005394:	b2da      	uxtb	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800539c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539e:	6a3a      	ldr	r2, [r7, #32]
 80053a0:	4906      	ldr	r1, [pc, #24]	@ (80053bc <I2C_RequestMemoryRead+0x1cc>)
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f000 fa44 	bl	8005830 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d001      	beq.n	80053b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e000      	b.n	80053b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3718      	adds	r7, #24
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}
 80053bc:	00010002 	.word	0x00010002

080053c0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053cc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053d4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053dc:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80053f2:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d003      	beq.n	8005404 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005400:	2200      	movs	r2, #0
 8005402:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005408:	2b00      	cmp	r3, #0
 800540a:	d003      	beq.n	8005414 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005410:	2200      	movs	r2, #0
 8005412:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005414:	7cfb      	ldrb	r3, [r7, #19]
 8005416:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800541a:	2b21      	cmp	r3, #33	@ 0x21
 800541c:	d007      	beq.n	800542e <I2C_DMAXferCplt+0x6e>
 800541e:	7cfb      	ldrb	r3, [r7, #19]
 8005420:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8005424:	2b22      	cmp	r3, #34	@ 0x22
 8005426:	d131      	bne.n	800548c <I2C_DMAXferCplt+0xcc>
 8005428:	7cbb      	ldrb	r3, [r7, #18]
 800542a:	2b20      	cmp	r3, #32
 800542c:	d12e      	bne.n	800548c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800543c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2200      	movs	r2, #0
 8005442:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005444:	7cfb      	ldrb	r3, [r7, #19]
 8005446:	2b29      	cmp	r3, #41	@ 0x29
 8005448:	d10a      	bne.n	8005460 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	2221      	movs	r2, #33	@ 0x21
 800544e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	2228      	movs	r2, #40	@ 0x28
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005458:	6978      	ldr	r0, [r7, #20]
 800545a:	f7fe fcfd 	bl	8003e58 <HAL_I2C_SlaveTxCpltCallback>
 800545e:	e00c      	b.n	800547a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005460:	7cfb      	ldrb	r3, [r7, #19]
 8005462:	2b2a      	cmp	r3, #42	@ 0x2a
 8005464:	d109      	bne.n	800547a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	2222      	movs	r2, #34	@ 0x22
 800546a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	2228      	movs	r2, #40	@ 0x28
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005474:	6978      	ldr	r0, [r7, #20]
 8005476:	f7fe fcf8 	bl	8003e6a <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005488:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800548a:	e074      	b.n	8005576 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d06e      	beq.n	8005576 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800549c:	b29b      	uxth	r3, r3
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d107      	bne.n	80054b2 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054b0:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80054c0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80054c8:	d009      	beq.n	80054de <I2C_DMAXferCplt+0x11e>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d006      	beq.n	80054de <I2C_DMAXferCplt+0x11e>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80054d6:	d002      	beq.n	80054de <I2C_DMAXferCplt+0x11e>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2b20      	cmp	r3, #32
 80054dc:	d107      	bne.n	80054ee <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054ec:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80054fc:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	685a      	ldr	r2, [r3, #4]
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800550c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2200      	movs	r2, #0
 8005512:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800551c:	6978      	ldr	r0, [r7, #20]
 800551e:	f7fe fccc 	bl	8003eba <HAL_I2C_ErrorCallback>
}
 8005522:	e028      	b.n	8005576 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	2220      	movs	r2, #32
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b40      	cmp	r3, #64	@ 0x40
 8005536:	d10a      	bne.n	800554e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	2200      	movs	r2, #0
 8005544:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005546:	6978      	ldr	r0, [r7, #20]
 8005548:	f002 fd5a 	bl	8008000 <HAL_I2C_MemRxCpltCallback>
}
 800554c:	e013      	b.n	8005576 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2b08      	cmp	r3, #8
 800555a:	d002      	beq.n	8005562 <I2C_DMAXferCplt+0x1a2>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2b20      	cmp	r3, #32
 8005560:	d103      	bne.n	800556a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2200      	movs	r2, #0
 8005566:	631a      	str	r2, [r3, #48]	@ 0x30
 8005568:	e002      	b.n	8005570 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	2212      	movs	r2, #18
 800556e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005570:	6978      	ldr	r0, [r7, #20]
 8005572:	f7fe fc68 	bl	8003e46 <HAL_I2C_MasterRxCpltCallback>
}
 8005576:	bf00      	nop
 8005578:	3718      	adds	r7, #24
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800557e:	b580      	push	{r7, lr}
 8005580:	b084      	sub	sp, #16
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005590:	2b00      	cmp	r3, #0
 8005592:	d003      	beq.n	800559c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005598:	2200      	movs	r2, #0
 800559a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d003      	beq.n	80055ac <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a8:	2200      	movs	r2, #0
 80055aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055ba:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2200      	movs	r2, #0
 80055c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d6:	f043 0210 	orr.w	r2, r3, #16
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f7fe fc6b 	bl	8003eba <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80055e4:	bf00      	nop
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005604:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005606:	4b4b      	ldr	r3, [pc, #300]	@ (8005734 <I2C_DMAAbort+0x148>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	08db      	lsrs	r3, r3, #3
 800560c:	4a4a      	ldr	r2, [pc, #296]	@ (8005738 <I2C_DMAAbort+0x14c>)
 800560e:	fba2 2303 	umull	r2, r3, r2, r3
 8005612:	0a1a      	lsrs	r2, r3, #8
 8005614:	4613      	mov	r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	4413      	add	r3, r2
 800561a:	00da      	lsls	r2, r3, #3
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d106      	bne.n	8005634 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562a:	f043 0220 	orr.w	r2, r3, #32
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005632:	e00a      	b.n	800564a <I2C_DMAAbort+0x5e>
    }
    count--;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	3b01      	subs	r3, #1
 8005638:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005644:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005648:	d0ea      	beq.n	8005620 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800564e:	2b00      	cmp	r3, #0
 8005650:	d003      	beq.n	800565a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005656:	2200      	movs	r2, #0
 8005658:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005666:	2200      	movs	r2, #0
 8005668:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005678:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	2200      	movs	r2, #0
 800567e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005684:	2b00      	cmp	r3, #0
 8005686:	d003      	beq.n	8005690 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800568c:	2200      	movs	r2, #0
 800568e:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569c:	2200      	movs	r2, #0
 800569e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0201 	bic.w	r2, r2, #1
 80056ae:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b60      	cmp	r3, #96	@ 0x60
 80056ba:	d10e      	bne.n	80056da <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2200      	movs	r2, #0
 80056d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80056d2:	6978      	ldr	r0, [r7, #20]
 80056d4:	f7fe fbfa 	bl	8003ecc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80056d8:	e027      	b.n	800572a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80056da:	7cfb      	ldrb	r3, [r7, #19]
 80056dc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80056e0:	2b28      	cmp	r3, #40	@ 0x28
 80056e2:	d117      	bne.n	8005714 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f042 0201 	orr.w	r2, r2, #1
 80056f2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005702:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	2200      	movs	r2, #0
 8005708:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	2228      	movs	r2, #40	@ 0x28
 800570e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005712:	e007      	b.n	8005724 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005724:	6978      	ldr	r0, [r7, #20]
 8005726:	f7fe fbc8 	bl	8003eba <HAL_I2C_ErrorCallback>
}
 800572a:	bf00      	nop
 800572c:	3718      	adds	r7, #24
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	20000000 	.word	0x20000000
 8005738:	14f8b589 	.word	0x14f8b589

0800573c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	603b      	str	r3, [r7, #0]
 8005748:	4613      	mov	r3, r2
 800574a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800574c:	e048      	b.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005754:	d044      	beq.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005756:	f7fc f963 	bl	8001a20 <HAL_GetTick>
 800575a:	4602      	mov	r2, r0
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	683a      	ldr	r2, [r7, #0]
 8005762:	429a      	cmp	r2, r3
 8005764:	d302      	bcc.n	800576c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d139      	bne.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	0c1b      	lsrs	r3, r3, #16
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b01      	cmp	r3, #1
 8005774:	d10d      	bne.n	8005792 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	43da      	mvns	r2, r3
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	4013      	ands	r3, r2
 8005782:	b29b      	uxth	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	bf0c      	ite	eq
 8005788:	2301      	moveq	r3, #1
 800578a:	2300      	movne	r3, #0
 800578c:	b2db      	uxtb	r3, r3
 800578e:	461a      	mov	r2, r3
 8005790:	e00c      	b.n	80057ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	699b      	ldr	r3, [r3, #24]
 8005798:	43da      	mvns	r2, r3
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	4013      	ands	r3, r2
 800579e:	b29b      	uxth	r3, r3
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	bf0c      	ite	eq
 80057a4:	2301      	moveq	r3, #1
 80057a6:	2300      	movne	r3, #0
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	461a      	mov	r2, r3
 80057ac:	79fb      	ldrb	r3, [r7, #7]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d116      	bne.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2220      	movs	r2, #32
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057cc:	f043 0220 	orr.w	r2, r3, #32
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e023      	b.n	8005828 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	0c1b      	lsrs	r3, r3, #16
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d10d      	bne.n	8005806 <I2C_WaitOnFlagUntilTimeout+0xca>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	43da      	mvns	r2, r3
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	4013      	ands	r3, r2
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	bf0c      	ite	eq
 80057fc:	2301      	moveq	r3, #1
 80057fe:	2300      	movne	r3, #0
 8005800:	b2db      	uxtb	r3, r3
 8005802:	461a      	mov	r2, r3
 8005804:	e00c      	b.n	8005820 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	43da      	mvns	r2, r3
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	4013      	ands	r3, r2
 8005812:	b29b      	uxth	r3, r3
 8005814:	2b00      	cmp	r3, #0
 8005816:	bf0c      	ite	eq
 8005818:	2301      	moveq	r3, #1
 800581a:	2300      	movne	r3, #0
 800581c:	b2db      	uxtb	r3, r3
 800581e:	461a      	mov	r2, r3
 8005820:	79fb      	ldrb	r3, [r7, #7]
 8005822:	429a      	cmp	r2, r3
 8005824:	d093      	beq.n	800574e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005826:	2300      	movs	r3, #0
}
 8005828:	4618      	mov	r0, r3
 800582a:	3710      	adds	r7, #16
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	607a      	str	r2, [r7, #4]
 800583c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800583e:	e071      	b.n	8005924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800584a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800584e:	d123      	bne.n	8005898 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800585e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005868:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2220      	movs	r2, #32
 8005874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005884:	f043 0204 	orr.w	r2, r3, #4
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e067      	b.n	8005968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800589e:	d041      	beq.n	8005924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a0:	f7fc f8be 	bl	8001a20 <HAL_GetTick>
 80058a4:	4602      	mov	r2, r0
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d302      	bcc.n	80058b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d136      	bne.n	8005924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	0c1b      	lsrs	r3, r3, #16
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d10c      	bne.n	80058da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	43da      	mvns	r2, r3
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	4013      	ands	r3, r2
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	bf14      	ite	ne
 80058d2:	2301      	movne	r3, #1
 80058d4:	2300      	moveq	r3, #0
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	e00b      	b.n	80058f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	43da      	mvns	r2, r3
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	4013      	ands	r3, r2
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	bf14      	ite	ne
 80058ec:	2301      	movne	r3, #1
 80058ee:	2300      	moveq	r3, #0
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d016      	beq.n	8005924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005910:	f043 0220 	orr.w	r2, r3, #32
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e021      	b.n	8005968 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	0c1b      	lsrs	r3, r3, #16
 8005928:	b2db      	uxtb	r3, r3
 800592a:	2b01      	cmp	r3, #1
 800592c:	d10c      	bne.n	8005948 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	43da      	mvns	r2, r3
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	4013      	ands	r3, r2
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	bf14      	ite	ne
 8005940:	2301      	movne	r3, #1
 8005942:	2300      	moveq	r3, #0
 8005944:	b2db      	uxtb	r3, r3
 8005946:	e00b      	b.n	8005960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	43da      	mvns	r2, r3
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	4013      	ands	r3, r2
 8005954:	b29b      	uxth	r3, r3
 8005956:	2b00      	cmp	r3, #0
 8005958:	bf14      	ite	ne
 800595a:	2301      	movne	r3, #1
 800595c:	2300      	moveq	r3, #0
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	f47f af6d 	bne.w	8005840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800597c:	e034      	b.n	80059e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800597e:	68f8      	ldr	r0, [r7, #12]
 8005980:	f000 f870 	bl	8005a64 <I2C_IsAcknowledgeFailed>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e034      	b.n	80059f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005994:	d028      	beq.n	80059e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005996:	f7fc f843 	bl	8001a20 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	68ba      	ldr	r2, [r7, #8]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d302      	bcc.n	80059ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d11d      	bne.n	80059e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b6:	2b80      	cmp	r3, #128	@ 0x80
 80059b8:	d016      	beq.n	80059e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2220      	movs	r2, #32
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d4:	f043 0220 	orr.w	r2, r3, #32
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e007      	b.n	80059f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059f2:	2b80      	cmp	r3, #128	@ 0x80
 80059f4:	d1c3      	bne.n	800597e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005a0c:	4b13      	ldr	r3, [pc, #76]	@ (8005a5c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	08db      	lsrs	r3, r3, #3
 8005a12:	4a13      	ldr	r2, [pc, #76]	@ (8005a60 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005a14:	fba2 2303 	umull	r2, r3, r2, r3
 8005a18:	0a1a      	lsrs	r2, r3, #8
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	4413      	add	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	3b01      	subs	r3, #1
 8005a26:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d107      	bne.n	8005a3e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a32:	f043 0220 	orr.w	r2, r3, #32
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e008      	b.n	8005a50 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a4c:	d0e9      	beq.n	8005a22 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bc80      	pop	{r7}
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	20000000 	.word	0x20000000
 8005a60:	14f8b589 	.word	0x14f8b589

08005a64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a7a:	d11b      	bne.n	8005ab4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005a84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2220      	movs	r2, #32
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa0:	f043 0204 	orr.w	r2, r3, #4
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e000      	b.n	8005ab6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	370c      	adds	r7, #12
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bc80      	pop	{r7}
 8005abe:	4770      	bx	lr

08005ac0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005acc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005ad0:	d103      	bne.n	8005ada <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005ad8:	e007      	b.n	8005aea <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ade:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005ae2:	d102      	bne.n	8005aea <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2208      	movs	r2, #8
 8005ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005aea:	bf00      	nop
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bc80      	pop	{r7}
 8005af2:	4770      	bx	lr

08005af4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d101      	bne.n	8005b06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e272      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	f000 8087 	beq.w	8005c22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b14:	4b92      	ldr	r3, [pc, #584]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f003 030c 	and.w	r3, r3, #12
 8005b1c:	2b04      	cmp	r3, #4
 8005b1e:	d00c      	beq.n	8005b3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005b20:	4b8f      	ldr	r3, [pc, #572]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	f003 030c 	and.w	r3, r3, #12
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	d112      	bne.n	8005b52 <HAL_RCC_OscConfig+0x5e>
 8005b2c:	4b8c      	ldr	r3, [pc, #560]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b38:	d10b      	bne.n	8005b52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b3a:	4b89      	ldr	r3, [pc, #548]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d06c      	beq.n	8005c20 <HAL_RCC_OscConfig+0x12c>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d168      	bne.n	8005c20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e24c      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b5a:	d106      	bne.n	8005b6a <HAL_RCC_OscConfig+0x76>
 8005b5c:	4b80      	ldr	r3, [pc, #512]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a7f      	ldr	r2, [pc, #508]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b66:	6013      	str	r3, [r2, #0]
 8005b68:	e02e      	b.n	8005bc8 <HAL_RCC_OscConfig+0xd4>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d10c      	bne.n	8005b8c <HAL_RCC_OscConfig+0x98>
 8005b72:	4b7b      	ldr	r3, [pc, #492]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a7a      	ldr	r2, [pc, #488]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b7c:	6013      	str	r3, [r2, #0]
 8005b7e:	4b78      	ldr	r3, [pc, #480]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a77      	ldr	r2, [pc, #476]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b88:	6013      	str	r3, [r2, #0]
 8005b8a:	e01d      	b.n	8005bc8 <HAL_RCC_OscConfig+0xd4>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b94:	d10c      	bne.n	8005bb0 <HAL_RCC_OscConfig+0xbc>
 8005b96:	4b72      	ldr	r3, [pc, #456]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a71      	ldr	r2, [pc, #452]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005b9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ba0:	6013      	str	r3, [r2, #0]
 8005ba2:	4b6f      	ldr	r3, [pc, #444]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a6e      	ldr	r2, [pc, #440]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bac:	6013      	str	r3, [r2, #0]
 8005bae:	e00b      	b.n	8005bc8 <HAL_RCC_OscConfig+0xd4>
 8005bb0:	4b6b      	ldr	r3, [pc, #428]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a6a      	ldr	r2, [pc, #424]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005bb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	4b68      	ldr	r3, [pc, #416]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a67      	ldr	r2, [pc, #412]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005bc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bc6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d013      	beq.n	8005bf8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd0:	f7fb ff26 	bl	8001a20 <HAL_GetTick>
 8005bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bd6:	e008      	b.n	8005bea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bd8:	f7fb ff22 	bl	8001a20 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b64      	cmp	r3, #100	@ 0x64
 8005be4:	d901      	bls.n	8005bea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e200      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bea:	4b5d      	ldr	r3, [pc, #372]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d0f0      	beq.n	8005bd8 <HAL_RCC_OscConfig+0xe4>
 8005bf6:	e014      	b.n	8005c22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf8:	f7fb ff12 	bl	8001a20 <HAL_GetTick>
 8005bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c00:	f7fb ff0e 	bl	8001a20 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b64      	cmp	r3, #100	@ 0x64
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e1ec      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c12:	4b53      	ldr	r3, [pc, #332]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1f0      	bne.n	8005c00 <HAL_RCC_OscConfig+0x10c>
 8005c1e:	e000      	b.n	8005c22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d063      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c2e:	4b4c      	ldr	r3, [pc, #304]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	f003 030c 	and.w	r3, r3, #12
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00b      	beq.n	8005c52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005c3a:	4b49      	ldr	r3, [pc, #292]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f003 030c 	and.w	r3, r3, #12
 8005c42:	2b08      	cmp	r3, #8
 8005c44:	d11c      	bne.n	8005c80 <HAL_RCC_OscConfig+0x18c>
 8005c46:	4b46      	ldr	r3, [pc, #280]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d116      	bne.n	8005c80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c52:	4b43      	ldr	r3, [pc, #268]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d005      	beq.n	8005c6a <HAL_RCC_OscConfig+0x176>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d001      	beq.n	8005c6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e1c0      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	00db      	lsls	r3, r3, #3
 8005c78:	4939      	ldr	r1, [pc, #228]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c7e:	e03a      	b.n	8005cf6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d020      	beq.n	8005cca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c88:	4b36      	ldr	r3, [pc, #216]	@ (8005d64 <HAL_RCC_OscConfig+0x270>)
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c8e:	f7fb fec7 	bl	8001a20 <HAL_GetTick>
 8005c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c94:	e008      	b.n	8005ca8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c96:	f7fb fec3 	bl	8001a20 <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d901      	bls.n	8005ca8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e1a1      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ca8:	4b2d      	ldr	r3, [pc, #180]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d0f0      	beq.n	8005c96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	00db      	lsls	r3, r3, #3
 8005cc2:	4927      	ldr	r1, [pc, #156]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	600b      	str	r3, [r1, #0]
 8005cc8:	e015      	b.n	8005cf6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cca:	4b26      	ldr	r3, [pc, #152]	@ (8005d64 <HAL_RCC_OscConfig+0x270>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cd0:	f7fb fea6 	bl	8001a20 <HAL_GetTick>
 8005cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cd8:	f7fb fea2 	bl	8001a20 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e180      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cea:	4b1d      	ldr	r3, [pc, #116]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0302 	and.w	r3, r3, #2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1f0      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 0308 	and.w	r3, r3, #8
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d03a      	beq.n	8005d78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d019      	beq.n	8005d3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d0a:	4b17      	ldr	r3, [pc, #92]	@ (8005d68 <HAL_RCC_OscConfig+0x274>)
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d10:	f7fb fe86 	bl	8001a20 <HAL_GetTick>
 8005d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d16:	e008      	b.n	8005d2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d18:	f7fb fe82 	bl	8001a20 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d901      	bls.n	8005d2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e160      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d60 <HAL_RCC_OscConfig+0x26c>)
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d0f0      	beq.n	8005d18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005d36:	2001      	movs	r0, #1
 8005d38:	f000 fb08 	bl	800634c <RCC_Delay>
 8005d3c:	e01c      	b.n	8005d78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d68 <HAL_RCC_OscConfig+0x274>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d44:	f7fb fe6c 	bl	8001a20 <HAL_GetTick>
 8005d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d4a:	e00f      	b.n	8005d6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d4c:	f7fb fe68 	bl	8001a20 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d908      	bls.n	8005d6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e146      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
 8005d5e:	bf00      	nop
 8005d60:	40021000 	.word	0x40021000
 8005d64:	42420000 	.word	0x42420000
 8005d68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d6c:	4b92      	ldr	r3, [pc, #584]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1e9      	bne.n	8005d4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 80a6 	beq.w	8005ed2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d86:	2300      	movs	r3, #0
 8005d88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d8a:	4b8b      	ldr	r3, [pc, #556]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10d      	bne.n	8005db2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d96:	4b88      	ldr	r3, [pc, #544]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005d98:	69db      	ldr	r3, [r3, #28]
 8005d9a:	4a87      	ldr	r2, [pc, #540]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005d9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005da0:	61d3      	str	r3, [r2, #28]
 8005da2:	4b85      	ldr	r3, [pc, #532]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005daa:	60bb      	str	r3, [r7, #8]
 8005dac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dae:	2301      	movs	r3, #1
 8005db0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005db2:	4b82      	ldr	r3, [pc, #520]	@ (8005fbc <HAL_RCC_OscConfig+0x4c8>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d118      	bne.n	8005df0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dbe:	4b7f      	ldr	r3, [pc, #508]	@ (8005fbc <HAL_RCC_OscConfig+0x4c8>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a7e      	ldr	r2, [pc, #504]	@ (8005fbc <HAL_RCC_OscConfig+0x4c8>)
 8005dc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dca:	f7fb fe29 	bl	8001a20 <HAL_GetTick>
 8005dce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dd0:	e008      	b.n	8005de4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dd2:	f7fb fe25 	bl	8001a20 <HAL_GetTick>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	1ad3      	subs	r3, r2, r3
 8005ddc:	2b64      	cmp	r3, #100	@ 0x64
 8005dde:	d901      	bls.n	8005de4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e103      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005de4:	4b75      	ldr	r3, [pc, #468]	@ (8005fbc <HAL_RCC_OscConfig+0x4c8>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0f0      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d106      	bne.n	8005e06 <HAL_RCC_OscConfig+0x312>
 8005df8:	4b6f      	ldr	r3, [pc, #444]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005dfa:	6a1b      	ldr	r3, [r3, #32]
 8005dfc:	4a6e      	ldr	r2, [pc, #440]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005dfe:	f043 0301 	orr.w	r3, r3, #1
 8005e02:	6213      	str	r3, [r2, #32]
 8005e04:	e02d      	b.n	8005e62 <HAL_RCC_OscConfig+0x36e>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10c      	bne.n	8005e28 <HAL_RCC_OscConfig+0x334>
 8005e0e:	4b6a      	ldr	r3, [pc, #424]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	4a69      	ldr	r2, [pc, #420]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e14:	f023 0301 	bic.w	r3, r3, #1
 8005e18:	6213      	str	r3, [r2, #32]
 8005e1a:	4b67      	ldr	r3, [pc, #412]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	4a66      	ldr	r2, [pc, #408]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e20:	f023 0304 	bic.w	r3, r3, #4
 8005e24:	6213      	str	r3, [r2, #32]
 8005e26:	e01c      	b.n	8005e62 <HAL_RCC_OscConfig+0x36e>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	2b05      	cmp	r3, #5
 8005e2e:	d10c      	bne.n	8005e4a <HAL_RCC_OscConfig+0x356>
 8005e30:	4b61      	ldr	r3, [pc, #388]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	4a60      	ldr	r2, [pc, #384]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e36:	f043 0304 	orr.w	r3, r3, #4
 8005e3a:	6213      	str	r3, [r2, #32]
 8005e3c:	4b5e      	ldr	r3, [pc, #376]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	4a5d      	ldr	r2, [pc, #372]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e42:	f043 0301 	orr.w	r3, r3, #1
 8005e46:	6213      	str	r3, [r2, #32]
 8005e48:	e00b      	b.n	8005e62 <HAL_RCC_OscConfig+0x36e>
 8005e4a:	4b5b      	ldr	r3, [pc, #364]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	4a5a      	ldr	r2, [pc, #360]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e50:	f023 0301 	bic.w	r3, r3, #1
 8005e54:	6213      	str	r3, [r2, #32]
 8005e56:	4b58      	ldr	r3, [pc, #352]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	4a57      	ldr	r2, [pc, #348]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e5c:	f023 0304 	bic.w	r3, r3, #4
 8005e60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d015      	beq.n	8005e96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e6a:	f7fb fdd9 	bl	8001a20 <HAL_GetTick>
 8005e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e70:	e00a      	b.n	8005e88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e72:	f7fb fdd5 	bl	8001a20 <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d901      	bls.n	8005e88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e0b1      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e88:	4b4b      	ldr	r3, [pc, #300]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	f003 0302 	and.w	r3, r3, #2
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d0ee      	beq.n	8005e72 <HAL_RCC_OscConfig+0x37e>
 8005e94:	e014      	b.n	8005ec0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e96:	f7fb fdc3 	bl	8001a20 <HAL_GetTick>
 8005e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e9c:	e00a      	b.n	8005eb4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e9e:	f7fb fdbf 	bl	8001a20 <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d901      	bls.n	8005eb4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e09b      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005eb4:	4b40      	ldr	r3, [pc, #256]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005eb6:	6a1b      	ldr	r3, [r3, #32]
 8005eb8:	f003 0302 	and.w	r3, r3, #2
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1ee      	bne.n	8005e9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005ec0:	7dfb      	ldrb	r3, [r7, #23]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d105      	bne.n	8005ed2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ec6:	4b3c      	ldr	r3, [pc, #240]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	4a3b      	ldr	r2, [pc, #236]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005ecc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ed0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f000 8087 	beq.w	8005fea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005edc:	4b36      	ldr	r3, [pc, #216]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f003 030c 	and.w	r3, r3, #12
 8005ee4:	2b08      	cmp	r3, #8
 8005ee6:	d061      	beq.n	8005fac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	69db      	ldr	r3, [r3, #28]
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d146      	bne.n	8005f7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ef0:	4b33      	ldr	r3, [pc, #204]	@ (8005fc0 <HAL_RCC_OscConfig+0x4cc>)
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ef6:	f7fb fd93 	bl	8001a20 <HAL_GetTick>
 8005efa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005efc:	e008      	b.n	8005f10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005efe:	f7fb fd8f 	bl	8001a20 <HAL_GetTick>
 8005f02:	4602      	mov	r2, r0
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	d901      	bls.n	8005f10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	e06d      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f10:	4b29      	ldr	r3, [pc, #164]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d1f0      	bne.n	8005efe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a1b      	ldr	r3, [r3, #32]
 8005f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f24:	d108      	bne.n	8005f38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005f26:	4b24      	ldr	r3, [pc, #144]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	4921      	ldr	r1, [pc, #132]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005f34:	4313      	orrs	r3, r2
 8005f36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f38:	4b1f      	ldr	r3, [pc, #124]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a19      	ldr	r1, [r3, #32]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f48:	430b      	orrs	r3, r1
 8005f4a:	491b      	ldr	r1, [pc, #108]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f50:	4b1b      	ldr	r3, [pc, #108]	@ (8005fc0 <HAL_RCC_OscConfig+0x4cc>)
 8005f52:	2201      	movs	r2, #1
 8005f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f56:	f7fb fd63 	bl	8001a20 <HAL_GetTick>
 8005f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f5c:	e008      	b.n	8005f70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f5e:	f7fb fd5f 	bl	8001a20 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d901      	bls.n	8005f70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e03d      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005f70:	4b11      	ldr	r3, [pc, #68]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d0f0      	beq.n	8005f5e <HAL_RCC_OscConfig+0x46a>
 8005f7c:	e035      	b.n	8005fea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f7e:	4b10      	ldr	r3, [pc, #64]	@ (8005fc0 <HAL_RCC_OscConfig+0x4cc>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f84:	f7fb fd4c 	bl	8001a20 <HAL_GetTick>
 8005f88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f8a:	e008      	b.n	8005f9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f8c:	f7fb fd48 	bl	8001a20 <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d901      	bls.n	8005f9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e026      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f9e:	4b06      	ldr	r3, [pc, #24]	@ (8005fb8 <HAL_RCC_OscConfig+0x4c4>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d1f0      	bne.n	8005f8c <HAL_RCC_OscConfig+0x498>
 8005faa:	e01e      	b.n	8005fea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	69db      	ldr	r3, [r3, #28]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d107      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e019      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
 8005fb8:	40021000 	.word	0x40021000
 8005fbc:	40007000 	.word	0x40007000
 8005fc0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff4 <HAL_RCC_OscConfig+0x500>)
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d106      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d001      	beq.n	8005fea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e000      	b.n	8005fec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005fea:	2300      	movs	r3, #0
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	3718      	adds	r7, #24
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	40021000 	.word	0x40021000

08005ff8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d101      	bne.n	800600c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e0d0      	b.n	80061ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800600c:	4b6a      	ldr	r3, [pc, #424]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c0>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0307 	and.w	r3, r3, #7
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	429a      	cmp	r2, r3
 8006018:	d910      	bls.n	800603c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800601a:	4b67      	ldr	r3, [pc, #412]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c0>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f023 0207 	bic.w	r2, r3, #7
 8006022:	4965      	ldr	r1, [pc, #404]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c0>)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	4313      	orrs	r3, r2
 8006028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800602a:	4b63      	ldr	r3, [pc, #396]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c0>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0307 	and.w	r3, r3, #7
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	429a      	cmp	r2, r3
 8006036:	d001      	beq.n	800603c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e0b8      	b.n	80061ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	2b00      	cmp	r3, #0
 8006046:	d020      	beq.n	800608a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b00      	cmp	r3, #0
 8006052:	d005      	beq.n	8006060 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006054:	4b59      	ldr	r3, [pc, #356]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	4a58      	ldr	r2, [pc, #352]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 800605a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800605e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0308 	and.w	r3, r3, #8
 8006068:	2b00      	cmp	r3, #0
 800606a:	d005      	beq.n	8006078 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800606c:	4b53      	ldr	r3, [pc, #332]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	4a52      	ldr	r2, [pc, #328]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 8006072:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8006076:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006078:	4b50      	ldr	r3, [pc, #320]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	494d      	ldr	r1, [pc, #308]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 8006086:	4313      	orrs	r3, r2
 8006088:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	2b00      	cmp	r3, #0
 8006094:	d040      	beq.n	8006118 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d107      	bne.n	80060ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800609e:	4b47      	ldr	r3, [pc, #284]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d115      	bne.n	80060d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e07f      	b.n	80061ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d107      	bne.n	80060c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060b6:	4b41      	ldr	r3, [pc, #260]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d109      	bne.n	80060d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e073      	b.n	80061ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060c6:	4b3d      	ldr	r3, [pc, #244]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0302 	and.w	r3, r3, #2
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e06b      	b.n	80061ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80060d6:	4b39      	ldr	r3, [pc, #228]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f023 0203 	bic.w	r2, r3, #3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	4936      	ldr	r1, [pc, #216]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80060e8:	f7fb fc9a 	bl	8001a20 <HAL_GetTick>
 80060ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060ee:	e00a      	b.n	8006106 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060f0:	f7fb fc96 	bl	8001a20 <HAL_GetTick>
 80060f4:	4602      	mov	r2, r0
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060fe:	4293      	cmp	r3, r2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e053      	b.n	80061ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006106:	4b2d      	ldr	r3, [pc, #180]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f003 020c 	and.w	r2, r3, #12
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	429a      	cmp	r2, r3
 8006116:	d1eb      	bne.n	80060f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006118:	4b27      	ldr	r3, [pc, #156]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c0>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0307 	and.w	r3, r3, #7
 8006120:	683a      	ldr	r2, [r7, #0]
 8006122:	429a      	cmp	r2, r3
 8006124:	d210      	bcs.n	8006148 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006126:	4b24      	ldr	r3, [pc, #144]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c0>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f023 0207 	bic.w	r2, r3, #7
 800612e:	4922      	ldr	r1, [pc, #136]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c0>)
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	4313      	orrs	r3, r2
 8006134:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006136:	4b20      	ldr	r3, [pc, #128]	@ (80061b8 <HAL_RCC_ClockConfig+0x1c0>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0307 	and.w	r3, r3, #7
 800613e:	683a      	ldr	r2, [r7, #0]
 8006140:	429a      	cmp	r2, r3
 8006142:	d001      	beq.n	8006148 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e032      	b.n	80061ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0304 	and.w	r3, r3, #4
 8006150:	2b00      	cmp	r3, #0
 8006152:	d008      	beq.n	8006166 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006154:	4b19      	ldr	r3, [pc, #100]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	4916      	ldr	r1, [pc, #88]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 8006162:	4313      	orrs	r3, r2
 8006164:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0308 	and.w	r3, r3, #8
 800616e:	2b00      	cmp	r3, #0
 8006170:	d009      	beq.n	8006186 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006172:	4b12      	ldr	r3, [pc, #72]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	00db      	lsls	r3, r3, #3
 8006180:	490e      	ldr	r1, [pc, #56]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 8006182:	4313      	orrs	r3, r2
 8006184:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006186:	f000 f859 	bl	800623c <HAL_RCC_GetSysClockFreq>
 800618a:	4602      	mov	r2, r0
 800618c:	4b0b      	ldr	r3, [pc, #44]	@ (80061bc <HAL_RCC_ClockConfig+0x1c4>)
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	091b      	lsrs	r3, r3, #4
 8006192:	f003 030f 	and.w	r3, r3, #15
 8006196:	490a      	ldr	r1, [pc, #40]	@ (80061c0 <HAL_RCC_ClockConfig+0x1c8>)
 8006198:	5ccb      	ldrb	r3, [r1, r3]
 800619a:	fa22 f303 	lsr.w	r3, r2, r3
 800619e:	4a09      	ldr	r2, [pc, #36]	@ (80061c4 <HAL_RCC_ClockConfig+0x1cc>)
 80061a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80061a2:	4b09      	ldr	r3, [pc, #36]	@ (80061c8 <HAL_RCC_ClockConfig+0x1d0>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fb fbf8 	bl	800199c <HAL_InitTick>

  return HAL_OK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	40022000 	.word	0x40022000
 80061bc:	40021000 	.word	0x40021000
 80061c0:	0800ae9c 	.word	0x0800ae9c
 80061c4:	20000000 	.word	0x20000000
 80061c8:	20000004 	.word	0x20000004

080061cc <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b08a      	sub	sp, #40	@ 0x28
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 80061d8:	f107 0318 	add.w	r3, r7, #24
 80061dc:	2200      	movs	r2, #0
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	605a      	str	r2, [r3, #4]
 80061e2:	609a      	str	r2, [r3, #8]
 80061e4:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80061e6:	2302      	movs	r3, #2
 80061e8:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80061ea:	2303      	movs	r3, #3
 80061ec:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio.Pull      = GPIO_NOPULL;
 80061ee:	2300      	movs	r3, #0
 80061f0:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 80061f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80061f6:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 80061f8:	4b0e      	ldr	r3, [pc, #56]	@ (8006234 <HAL_RCC_MCOConfig+0x68>)
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	4a0d      	ldr	r2, [pc, #52]	@ (8006234 <HAL_RCC_MCOConfig+0x68>)
 80061fe:	f043 0304 	orr.w	r3, r3, #4
 8006202:	6193      	str	r3, [r2, #24]
 8006204:	4b0b      	ldr	r3, [pc, #44]	@ (8006234 <HAL_RCC_MCOConfig+0x68>)
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	617b      	str	r3, [r7, #20]
 800620e:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8006210:	f107 0318 	add.w	r3, r7, #24
 8006214:	4619      	mov	r1, r3
 8006216:	4808      	ldr	r0, [pc, #32]	@ (8006238 <HAL_RCC_MCOConfig+0x6c>)
 8006218:	f7fc fe2c 	bl	8002e74 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 800621c:	4b05      	ldr	r3, [pc, #20]	@ (8006234 <HAL_RCC_MCOConfig+0x68>)
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8006224:	4903      	ldr	r1, [pc, #12]	@ (8006234 <HAL_RCC_MCOConfig+0x68>)
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	4313      	orrs	r3, r2
 800622a:	604b      	str	r3, [r1, #4]
}
 800622c:	bf00      	nop
 800622e:	3728      	adds	r7, #40	@ 0x28
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	40021000 	.word	0x40021000
 8006238:	40010800 	.word	0x40010800

0800623c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800623c:	b480      	push	{r7}
 800623e:	b087      	sub	sp, #28
 8006240:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006242:	2300      	movs	r3, #0
 8006244:	60fb      	str	r3, [r7, #12]
 8006246:	2300      	movs	r3, #0
 8006248:	60bb      	str	r3, [r7, #8]
 800624a:	2300      	movs	r3, #0
 800624c:	617b      	str	r3, [r7, #20]
 800624e:	2300      	movs	r3, #0
 8006250:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006252:	2300      	movs	r3, #0
 8006254:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006256:	4b1e      	ldr	r3, [pc, #120]	@ (80062d0 <HAL_RCC_GetSysClockFreq+0x94>)
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f003 030c 	and.w	r3, r3, #12
 8006262:	2b04      	cmp	r3, #4
 8006264:	d002      	beq.n	800626c <HAL_RCC_GetSysClockFreq+0x30>
 8006266:	2b08      	cmp	r3, #8
 8006268:	d003      	beq.n	8006272 <HAL_RCC_GetSysClockFreq+0x36>
 800626a:	e027      	b.n	80062bc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800626c:	4b19      	ldr	r3, [pc, #100]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800626e:	613b      	str	r3, [r7, #16]
      break;
 8006270:	e027      	b.n	80062c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	0c9b      	lsrs	r3, r3, #18
 8006276:	f003 030f 	and.w	r3, r3, #15
 800627a:	4a17      	ldr	r2, [pc, #92]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800627c:	5cd3      	ldrb	r3, [r2, r3]
 800627e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d010      	beq.n	80062ac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800628a:	4b11      	ldr	r3, [pc, #68]	@ (80062d0 <HAL_RCC_GetSysClockFreq+0x94>)
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	0c5b      	lsrs	r3, r3, #17
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	4a11      	ldr	r2, [pc, #68]	@ (80062dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8006296:	5cd3      	ldrb	r3, [r2, r3]
 8006298:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a0d      	ldr	r2, [pc, #52]	@ (80062d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800629e:	fb03 f202 	mul.w	r2, r3, r2
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a8:	617b      	str	r3, [r7, #20]
 80062aa:	e004      	b.n	80062b6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a0c      	ldr	r2, [pc, #48]	@ (80062e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80062b0:	fb02 f303 	mul.w	r3, r2, r3
 80062b4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	613b      	str	r3, [r7, #16]
      break;
 80062ba:	e002      	b.n	80062c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80062bc:	4b09      	ldr	r3, [pc, #36]	@ (80062e4 <HAL_RCC_GetSysClockFreq+0xa8>)
 80062be:	613b      	str	r3, [r7, #16]
      break;
 80062c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062c2:	693b      	ldr	r3, [r7, #16]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	371c      	adds	r7, #28
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bc80      	pop	{r7}
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40021000 	.word	0x40021000
 80062d4:	00f42400 	.word	0x00f42400
 80062d8:	0800aeb4 	.word	0x0800aeb4
 80062dc:	0800aec4 	.word	0x0800aec4
 80062e0:	003d0900 	.word	0x003d0900
 80062e4:	007a1200 	.word	0x007a1200

080062e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062e8:	b480      	push	{r7}
 80062ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062ec:	4b02      	ldr	r3, [pc, #8]	@ (80062f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80062ee:	681b      	ldr	r3, [r3, #0]
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bc80      	pop	{r7}
 80062f6:	4770      	bx	lr
 80062f8:	20000000 	.word	0x20000000

080062fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006300:	f7ff fff2 	bl	80062e8 <HAL_RCC_GetHCLKFreq>
 8006304:	4602      	mov	r2, r0
 8006306:	4b05      	ldr	r3, [pc, #20]	@ (800631c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	0a1b      	lsrs	r3, r3, #8
 800630c:	f003 0307 	and.w	r3, r3, #7
 8006310:	4903      	ldr	r1, [pc, #12]	@ (8006320 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006312:	5ccb      	ldrb	r3, [r1, r3]
 8006314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006318:	4618      	mov	r0, r3
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40021000 	.word	0x40021000
 8006320:	0800aeac 	.word	0x0800aeac

08006324 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006328:	f7ff ffde 	bl	80062e8 <HAL_RCC_GetHCLKFreq>
 800632c:	4602      	mov	r2, r0
 800632e:	4b05      	ldr	r3, [pc, #20]	@ (8006344 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	0adb      	lsrs	r3, r3, #11
 8006334:	f003 0307 	and.w	r3, r3, #7
 8006338:	4903      	ldr	r1, [pc, #12]	@ (8006348 <HAL_RCC_GetPCLK2Freq+0x24>)
 800633a:	5ccb      	ldrb	r3, [r1, r3]
 800633c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006340:	4618      	mov	r0, r3
 8006342:	bd80      	pop	{r7, pc}
 8006344:	40021000 	.word	0x40021000
 8006348:	0800aeac 	.word	0x0800aeac

0800634c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800634c:	b480      	push	{r7}
 800634e:	b085      	sub	sp, #20
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006354:	4b0a      	ldr	r3, [pc, #40]	@ (8006380 <RCC_Delay+0x34>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a0a      	ldr	r2, [pc, #40]	@ (8006384 <RCC_Delay+0x38>)
 800635a:	fba2 2303 	umull	r2, r3, r2, r3
 800635e:	0a5b      	lsrs	r3, r3, #9
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	fb02 f303 	mul.w	r3, r2, r3
 8006366:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006368:	bf00      	nop
  }
  while (Delay --);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	1e5a      	subs	r2, r3, #1
 800636e:	60fa      	str	r2, [r7, #12]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1f9      	bne.n	8006368 <RCC_Delay+0x1c>
}
 8006374:	bf00      	nop
 8006376:	bf00      	nop
 8006378:	3714      	adds	r7, #20
 800637a:	46bd      	mov	sp, r7
 800637c:	bc80      	pop	{r7}
 800637e:	4770      	bx	lr
 8006380:	20000000 	.word	0x20000000
 8006384:	10624dd3 	.word	0x10624dd3

08006388 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e041      	b.n	800641e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d106      	bne.n	80063b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7fb f840 	bl	8001434 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2202      	movs	r2, #2
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	3304      	adds	r3, #4
 80063c4:	4619      	mov	r1, r3
 80063c6:	4610      	mov	r0, r2
 80063c8:	f000 fad4 	bl	8006974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800641c:	2300      	movs	r3, #0
}
 800641e:	4618      	mov	r0, r3
 8006420:	3708      	adds	r7, #8
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
	...

08006428 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b01      	cmp	r3, #1
 800643a:	d001      	beq.n	8006440 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	e032      	b.n	80064a6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a18      	ldr	r2, [pc, #96]	@ (80064b0 <HAL_TIM_Base_Start+0x88>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d00e      	beq.n	8006470 <HAL_TIM_Base_Start+0x48>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800645a:	d009      	beq.n	8006470 <HAL_TIM_Base_Start+0x48>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a14      	ldr	r2, [pc, #80]	@ (80064b4 <HAL_TIM_Base_Start+0x8c>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d004      	beq.n	8006470 <HAL_TIM_Base_Start+0x48>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a13      	ldr	r2, [pc, #76]	@ (80064b8 <HAL_TIM_Base_Start+0x90>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d111      	bne.n	8006494 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	f003 0307 	and.w	r3, r3, #7
 800647a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2b06      	cmp	r3, #6
 8006480:	d010      	beq.n	80064a4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f042 0201 	orr.w	r2, r2, #1
 8006490:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006492:	e007      	b.n	80064a4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f042 0201 	orr.w	r2, r2, #1
 80064a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064a4:	2300      	movs	r3, #0
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bc80      	pop	{r7}
 80064ae:	4770      	bx	lr
 80064b0:	40012c00 	.word	0x40012c00
 80064b4:	40000400 	.word	0x40000400
 80064b8:	40000800 	.word	0x40000800

080064bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d001      	beq.n	80064d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e03a      	b.n	800654a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2202      	movs	r2, #2
 80064d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68da      	ldr	r2, [r3, #12]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f042 0201 	orr.w	r2, r2, #1
 80064ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a18      	ldr	r2, [pc, #96]	@ (8006554 <HAL_TIM_Base_Start_IT+0x98>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d00e      	beq.n	8006514 <HAL_TIM_Base_Start_IT+0x58>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064fe:	d009      	beq.n	8006514 <HAL_TIM_Base_Start_IT+0x58>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a14      	ldr	r2, [pc, #80]	@ (8006558 <HAL_TIM_Base_Start_IT+0x9c>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d004      	beq.n	8006514 <HAL_TIM_Base_Start_IT+0x58>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a13      	ldr	r2, [pc, #76]	@ (800655c <HAL_TIM_Base_Start_IT+0xa0>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d111      	bne.n	8006538 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f003 0307 	and.w	r3, r3, #7
 800651e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2b06      	cmp	r3, #6
 8006524:	d010      	beq.n	8006548 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f042 0201 	orr.w	r2, r2, #1
 8006534:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006536:	e007      	b.n	8006548 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0201 	orr.w	r2, r2, #1
 8006546:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	bc80      	pop	{r7}
 8006552:	4770      	bx	lr
 8006554:	40012c00 	.word	0x40012c00
 8006558:	40000400 	.word	0x40000400
 800655c:	40000800 	.word	0x40000800

08006560 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f022 0201 	bic.w	r2, r2, #1
 8006576:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	6a1a      	ldr	r2, [r3, #32]
 800657e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006582:	4013      	ands	r3, r2
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10f      	bne.n	80065a8 <HAL_TIM_Base_Stop_IT+0x48>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	6a1a      	ldr	r2, [r3, #32]
 800658e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006592:	4013      	ands	r3, r2
 8006594:	2b00      	cmp	r3, #0
 8006596:	d107      	bne.n	80065a8 <HAL_TIM_Base_Stop_IT+0x48>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0201 	bic.w	r2, r2, #1
 80065a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	370c      	adds	r7, #12
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bc80      	pop	{r7}
 80065ba:	4770      	bx	lr

080065bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d020      	beq.n	8006620 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d01b      	beq.n	8006620 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f06f 0202 	mvn.w	r2, #2
 80065f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2201      	movs	r2, #1
 80065f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	699b      	ldr	r3, [r3, #24]
 80065fe:	f003 0303 	and.w	r3, r3, #3
 8006602:	2b00      	cmp	r3, #0
 8006604:	d003      	beq.n	800660e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 f998 	bl	800693c <HAL_TIM_IC_CaptureCallback>
 800660c:	e005      	b.n	800661a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f98b 	bl	800692a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f99a 	bl	800694e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	f003 0304 	and.w	r3, r3, #4
 8006626:	2b00      	cmp	r3, #0
 8006628:	d020      	beq.n	800666c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f003 0304 	and.w	r3, r3, #4
 8006630:	2b00      	cmp	r3, #0
 8006632:	d01b      	beq.n	800666c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f06f 0204 	mvn.w	r2, #4
 800663c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2202      	movs	r2, #2
 8006642:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800664e:	2b00      	cmp	r3, #0
 8006650:	d003      	beq.n	800665a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f972 	bl	800693c <HAL_TIM_IC_CaptureCallback>
 8006658:	e005      	b.n	8006666 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f965 	bl	800692a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f974 	bl	800694e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	f003 0308 	and.w	r3, r3, #8
 8006672:	2b00      	cmp	r3, #0
 8006674:	d020      	beq.n	80066b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f003 0308 	and.w	r3, r3, #8
 800667c:	2b00      	cmp	r3, #0
 800667e:	d01b      	beq.n	80066b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f06f 0208 	mvn.w	r2, #8
 8006688:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2204      	movs	r2, #4
 800668e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	69db      	ldr	r3, [r3, #28]
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d003      	beq.n	80066a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f94c 	bl	800693c <HAL_TIM_IC_CaptureCallback>
 80066a4:	e005      	b.n	80066b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f93f 	bl	800692a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f000 f94e 	bl	800694e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	f003 0310 	and.w	r3, r3, #16
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d020      	beq.n	8006704 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f003 0310 	and.w	r3, r3, #16
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d01b      	beq.n	8006704 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f06f 0210 	mvn.w	r2, #16
 80066d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2208      	movs	r2, #8
 80066da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f926 	bl	800693c <HAL_TIM_IC_CaptureCallback>
 80066f0:	e005      	b.n	80066fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f919 	bl	800692a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f928 	bl	800694e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00c      	beq.n	8006728 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f003 0301 	and.w	r3, r3, #1
 8006714:	2b00      	cmp	r3, #0
 8006716:	d007      	beq.n	8006728 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f06f 0201 	mvn.w	r2, #1
 8006720:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7fa f9c6 	bl	8000ab4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00c      	beq.n	800674c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006738:	2b00      	cmp	r3, #0
 800673a:	d007      	beq.n	800674c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 fa7f 	bl	8006c4a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00c      	beq.n	8006770 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675c:	2b00      	cmp	r3, #0
 800675e:	d007      	beq.n	8006770 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 f8f8 	bl	8006960 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	f003 0320 	and.w	r3, r3, #32
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00c      	beq.n	8006794 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f003 0320 	and.w	r3, r3, #32
 8006780:	2b00      	cmp	r3, #0
 8006782:	d007      	beq.n	8006794 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f06f 0220 	mvn.w	r2, #32
 800678c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fa52 	bl	8006c38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006794:	bf00      	nop
 8006796:	3710      	adds	r7, #16
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <HAL_TIM_ConfigClockSource+0x1c>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e0b4      	b.n	8006922 <HAL_TIM_ConfigClockSource+0x186>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2202      	movs	r2, #2
 80067c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80067d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68ba      	ldr	r2, [r7, #8]
 80067e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067f0:	d03e      	beq.n	8006870 <HAL_TIM_ConfigClockSource+0xd4>
 80067f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067f6:	f200 8087 	bhi.w	8006908 <HAL_TIM_ConfigClockSource+0x16c>
 80067fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067fe:	f000 8086 	beq.w	800690e <HAL_TIM_ConfigClockSource+0x172>
 8006802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006806:	d87f      	bhi.n	8006908 <HAL_TIM_ConfigClockSource+0x16c>
 8006808:	2b70      	cmp	r3, #112	@ 0x70
 800680a:	d01a      	beq.n	8006842 <HAL_TIM_ConfigClockSource+0xa6>
 800680c:	2b70      	cmp	r3, #112	@ 0x70
 800680e:	d87b      	bhi.n	8006908 <HAL_TIM_ConfigClockSource+0x16c>
 8006810:	2b60      	cmp	r3, #96	@ 0x60
 8006812:	d050      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x11a>
 8006814:	2b60      	cmp	r3, #96	@ 0x60
 8006816:	d877      	bhi.n	8006908 <HAL_TIM_ConfigClockSource+0x16c>
 8006818:	2b50      	cmp	r3, #80	@ 0x50
 800681a:	d03c      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0xfa>
 800681c:	2b50      	cmp	r3, #80	@ 0x50
 800681e:	d873      	bhi.n	8006908 <HAL_TIM_ConfigClockSource+0x16c>
 8006820:	2b40      	cmp	r3, #64	@ 0x40
 8006822:	d058      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x13a>
 8006824:	2b40      	cmp	r3, #64	@ 0x40
 8006826:	d86f      	bhi.n	8006908 <HAL_TIM_ConfigClockSource+0x16c>
 8006828:	2b30      	cmp	r3, #48	@ 0x30
 800682a:	d064      	beq.n	80068f6 <HAL_TIM_ConfigClockSource+0x15a>
 800682c:	2b30      	cmp	r3, #48	@ 0x30
 800682e:	d86b      	bhi.n	8006908 <HAL_TIM_ConfigClockSource+0x16c>
 8006830:	2b20      	cmp	r3, #32
 8006832:	d060      	beq.n	80068f6 <HAL_TIM_ConfigClockSource+0x15a>
 8006834:	2b20      	cmp	r3, #32
 8006836:	d867      	bhi.n	8006908 <HAL_TIM_ConfigClockSource+0x16c>
 8006838:	2b00      	cmp	r3, #0
 800683a:	d05c      	beq.n	80068f6 <HAL_TIM_ConfigClockSource+0x15a>
 800683c:	2b10      	cmp	r3, #16
 800683e:	d05a      	beq.n	80068f6 <HAL_TIM_ConfigClockSource+0x15a>
 8006840:	e062      	b.n	8006908 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006852:	f000 f974 	bl	8006b3e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006864:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	609a      	str	r2, [r3, #8]
      break;
 800686e:	e04f      	b.n	8006910 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006880:	f000 f95d 	bl	8006b3e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689a      	ldr	r2, [r3, #8]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006892:	609a      	str	r2, [r3, #8]
      break;
 8006894:	e03c      	b.n	8006910 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068a2:	461a      	mov	r2, r3
 80068a4:	f000 f8d4 	bl	8006a50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2150      	movs	r1, #80	@ 0x50
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f92b 	bl	8006b0a <TIM_ITRx_SetConfig>
      break;
 80068b4:	e02c      	b.n	8006910 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068c2:	461a      	mov	r2, r3
 80068c4:	f000 f8f2 	bl	8006aac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	2160      	movs	r1, #96	@ 0x60
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 f91b 	bl	8006b0a <TIM_ITRx_SetConfig>
      break;
 80068d4:	e01c      	b.n	8006910 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068e2:	461a      	mov	r2, r3
 80068e4:	f000 f8b4 	bl	8006a50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2140      	movs	r1, #64	@ 0x40
 80068ee:	4618      	mov	r0, r3
 80068f0:	f000 f90b 	bl	8006b0a <TIM_ITRx_SetConfig>
      break;
 80068f4:	e00c      	b.n	8006910 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4619      	mov	r1, r3
 8006900:	4610      	mov	r0, r2
 8006902:	f000 f902 	bl	8006b0a <TIM_ITRx_SetConfig>
      break;
 8006906:	e003      	b.n	8006910 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	73fb      	strb	r3, [r7, #15]
      break;
 800690c:	e000      	b.n	8006910 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800690e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006920:	7bfb      	ldrb	r3, [r7, #15]
}
 8006922:	4618      	mov	r0, r3
 8006924:	3710      	adds	r7, #16
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006932:	bf00      	nop
 8006934:	370c      	adds	r7, #12
 8006936:	46bd      	mov	sp, r7
 8006938:	bc80      	pop	{r7}
 800693a:	4770      	bx	lr

0800693c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800693c:	b480      	push	{r7}
 800693e:	b083      	sub	sp, #12
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006944:	bf00      	nop
 8006946:	370c      	adds	r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	bc80      	pop	{r7}
 800694c:	4770      	bx	lr

0800694e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800694e:	b480      	push	{r7}
 8006950:	b083      	sub	sp, #12
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006956:	bf00      	nop
 8006958:	370c      	adds	r7, #12
 800695a:	46bd      	mov	sp, r7
 800695c:	bc80      	pop	{r7}
 800695e:	4770      	bx	lr

08006960 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006968:	bf00      	nop
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	bc80      	pop	{r7}
 8006970:	4770      	bx	lr
	...

08006974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a2f      	ldr	r2, [pc, #188]	@ (8006a44 <TIM_Base_SetConfig+0xd0>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d00b      	beq.n	80069a4 <TIM_Base_SetConfig+0x30>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006992:	d007      	beq.n	80069a4 <TIM_Base_SetConfig+0x30>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a2c      	ldr	r2, [pc, #176]	@ (8006a48 <TIM_Base_SetConfig+0xd4>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d003      	beq.n	80069a4 <TIM_Base_SetConfig+0x30>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a2b      	ldr	r2, [pc, #172]	@ (8006a4c <TIM_Base_SetConfig+0xd8>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d108      	bne.n	80069b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	4313      	orrs	r3, r2
 80069b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a22      	ldr	r2, [pc, #136]	@ (8006a44 <TIM_Base_SetConfig+0xd0>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d00b      	beq.n	80069d6 <TIM_Base_SetConfig+0x62>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069c4:	d007      	beq.n	80069d6 <TIM_Base_SetConfig+0x62>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a1f      	ldr	r2, [pc, #124]	@ (8006a48 <TIM_Base_SetConfig+0xd4>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d003      	beq.n	80069d6 <TIM_Base_SetConfig+0x62>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a1e      	ldr	r2, [pc, #120]	@ (8006a4c <TIM_Base_SetConfig+0xd8>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d108      	bne.n	80069e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	689a      	ldr	r2, [r3, #8]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a0d      	ldr	r2, [pc, #52]	@ (8006a44 <TIM_Base_SetConfig+0xd0>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d103      	bne.n	8006a1c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	691a      	ldr	r2, [r3, #16]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d005      	beq.n	8006a3a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	f023 0201 	bic.w	r2, r3, #1
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	611a      	str	r2, [r3, #16]
  }
}
 8006a3a:	bf00      	nop
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bc80      	pop	{r7}
 8006a42:	4770      	bx	lr
 8006a44:	40012c00 	.word	0x40012c00
 8006a48:	40000400 	.word	0x40000400
 8006a4c:	40000800 	.word	0x40000800

08006a50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b087      	sub	sp, #28
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6a1b      	ldr	r3, [r3, #32]
 8006a60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	f023 0201 	bic.w	r2, r3, #1
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	011b      	lsls	r3, r3, #4
 8006a80:	693a      	ldr	r2, [r7, #16]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f023 030a 	bic.w	r3, r3, #10
 8006a8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	621a      	str	r2, [r3, #32]
}
 8006aa2:	bf00      	nop
 8006aa4:	371c      	adds	r7, #28
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bc80      	pop	{r7}
 8006aaa:	4770      	bx	lr

08006aac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a1b      	ldr	r3, [r3, #32]
 8006abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
 8006ac2:	f023 0210 	bic.w	r2, r3, #16
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ad6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	031b      	lsls	r3, r3, #12
 8006adc:	693a      	ldr	r2, [r7, #16]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006ae8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	011b      	lsls	r3, r3, #4
 8006aee:	697a      	ldr	r2, [r7, #20]
 8006af0:	4313      	orrs	r3, r2
 8006af2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	693a      	ldr	r2, [r7, #16]
 8006af8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	621a      	str	r2, [r3, #32]
}
 8006b00:	bf00      	nop
 8006b02:	371c      	adds	r7, #28
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bc80      	pop	{r7}
 8006b08:	4770      	bx	lr

08006b0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b085      	sub	sp, #20
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
 8006b12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b22:	683a      	ldr	r2, [r7, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	f043 0307 	orr.w	r3, r3, #7
 8006b2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	609a      	str	r2, [r3, #8]
}
 8006b34:	bf00      	nop
 8006b36:	3714      	adds	r7, #20
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bc80      	pop	{r7}
 8006b3c:	4770      	bx	lr

08006b3e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b087      	sub	sp, #28
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	60f8      	str	r0, [r7, #12]
 8006b46:	60b9      	str	r1, [r7, #8]
 8006b48:	607a      	str	r2, [r7, #4]
 8006b4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b58:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	021a      	lsls	r2, r3, #8
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	431a      	orrs	r2, r3
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	697a      	ldr	r2, [r7, #20]
 8006b70:	609a      	str	r2, [r3, #8]
}
 8006b72:	bf00      	nop
 8006b74:	371c      	adds	r7, #28
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bc80      	pop	{r7}
 8006b7a:	4770      	bx	lr

08006b7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d101      	bne.n	8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b90:	2302      	movs	r3, #2
 8006b92:	e046      	b.n	8006c22 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2202      	movs	r2, #2
 8006ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a16      	ldr	r2, [pc, #88]	@ (8006c2c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d00e      	beq.n	8006bf6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006be0:	d009      	beq.n	8006bf6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a12      	ldr	r2, [pc, #72]	@ (8006c30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d004      	beq.n	8006bf6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a10      	ldr	r2, [pc, #64]	@ (8006c34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d10c      	bne.n	8006c10 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bfc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	68ba      	ldr	r2, [r7, #8]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68ba      	ldr	r2, [r7, #8]
 8006c0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3714      	adds	r7, #20
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bc80      	pop	{r7}
 8006c2a:	4770      	bx	lr
 8006c2c:	40012c00 	.word	0x40012c00
 8006c30:	40000400 	.word	0x40000400
 8006c34:	40000800 	.word	0x40000800

08006c38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bc80      	pop	{r7}
 8006c48:	4770      	bx	lr

08006c4a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c4a:	b480      	push	{r7}
 8006c4c:	b083      	sub	sp, #12
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c52:	bf00      	nop
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bc80      	pop	{r7}
 8006c5a:	4770      	bx	lr

08006c5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d101      	bne.n	8006c6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e042      	b.n	8006cf4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d106      	bne.n	8006c88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f7fa fc10 	bl	80014a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2224      	movs	r2, #36	@ 0x24
 8006c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68da      	ldr	r2, [r3, #12]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 ffa5 	bl	8007bf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	691a      	ldr	r2, [r3, #16]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006cb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	695a      	ldr	r2, [r3, #20]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006cc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68da      	ldr	r2, [r3, #12]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3708      	adds	r7, #8
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b08a      	sub	sp, #40	@ 0x28
 8006d00:	af02      	add	r7, sp, #8
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	603b      	str	r3, [r7, #0]
 8006d08:	4613      	mov	r3, r2
 8006d0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	2b20      	cmp	r3, #32
 8006d1a:	d175      	bne.n	8006e08 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d002      	beq.n	8006d28 <HAL_UART_Transmit+0x2c>
 8006d22:	88fb      	ldrh	r3, [r7, #6]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d101      	bne.n	8006d2c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e06e      	b.n	8006e0a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2221      	movs	r2, #33	@ 0x21
 8006d36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d3a:	f7fa fe71 	bl	8001a20 <HAL_GetTick>
 8006d3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	88fa      	ldrh	r2, [r7, #6]
 8006d44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	88fa      	ldrh	r2, [r7, #6]
 8006d4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d54:	d108      	bne.n	8006d68 <HAL_UART_Transmit+0x6c>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d104      	bne.n	8006d68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	61bb      	str	r3, [r7, #24]
 8006d66:	e003      	b.n	8006d70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d70:	e02e      	b.n	8006dd0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	9300      	str	r3, [sp, #0]
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	2180      	movs	r1, #128	@ 0x80
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f000 fc49 	bl	8007614 <UART_WaitOnFlagUntilTimeout>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d005      	beq.n	8006d94 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2220      	movs	r2, #32
 8006d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e03a      	b.n	8006e0a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d10b      	bne.n	8006db2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	881b      	ldrh	r3, [r3, #0]
 8006d9e:	461a      	mov	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006da8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	3302      	adds	r3, #2
 8006dae:	61bb      	str	r3, [r7, #24]
 8006db0:	e007      	b.n	8006dc2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	781a      	ldrb	r2, [r3, #0]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1cb      	bne.n	8006d72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2200      	movs	r2, #0
 8006de2:	2140      	movs	r1, #64	@ 0x40
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f000 fc15 	bl	8007614 <UART_WaitOnFlagUntilTimeout>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d005      	beq.n	8006dfc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2220      	movs	r2, #32
 8006df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006df8:	2303      	movs	r3, #3
 8006dfa:	e006      	b.n	8006e0a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2220      	movs	r2, #32
 8006e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006e04:	2300      	movs	r3, #0
 8006e06:	e000      	b.n	8006e0a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006e08:	2302      	movs	r3, #2
  }
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3720      	adds	r7, #32
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}

08006e12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b084      	sub	sp, #16
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	60f8      	str	r0, [r7, #12]
 8006e1a:	60b9      	str	r1, [r7, #8]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b20      	cmp	r3, #32
 8006e2a:	d112      	bne.n	8006e52 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d002      	beq.n	8006e38 <HAL_UART_Receive_IT+0x26>
 8006e32:	88fb      	ldrh	r3, [r7, #6]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e00b      	b.n	8006e54 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e42:	88fb      	ldrh	r3, [r7, #6]
 8006e44:	461a      	mov	r2, r3
 8006e46:	68b9      	ldr	r1, [r7, #8]
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f000 fc3c 	bl	80076c6 <UART_Start_Receive_IT>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	e000      	b.n	8006e54 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e52:	2302      	movs	r3, #2
  }
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3710      	adds	r7, #16
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	4613      	mov	r3, r2
 8006e68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b20      	cmp	r3, #32
 8006e74:	d112      	bne.n	8006e9c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d002      	beq.n	8006e82 <HAL_UART_Receive_DMA+0x26>
 8006e7c:	88fb      	ldrh	r3, [r7, #6]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d101      	bne.n	8006e86 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e00b      	b.n	8006e9e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006e8c:	88fb      	ldrh	r3, [r7, #6]
 8006e8e:	461a      	mov	r2, r3
 8006e90:	68b9      	ldr	r1, [r7, #8]
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f000 fc50 	bl	8007738 <UART_Start_Receive_DMA>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	e000      	b.n	8006e9e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e9c:	2302      	movs	r3, #2
  }
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
	...

08006ea8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b0ba      	sub	sp, #232	@ 0xe8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ede:	f003 030f 	and.w	r3, r3, #15
 8006ee2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006ee6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d10f      	bne.n	8006f0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef2:	f003 0320 	and.w	r3, r3, #32
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d009      	beq.n	8006f0e <HAL_UART_IRQHandler+0x66>
 8006efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006efe:	f003 0320 	and.w	r3, r3, #32
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d003      	beq.n	8006f0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fdb4 	bl	8007a74 <UART_Receive_IT>
      return;
 8006f0c:	e25b      	b.n	80073c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006f0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f000 80de 	beq.w	80070d4 <HAL_UART_IRQHandler+0x22c>
 8006f18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f1c:	f003 0301 	and.w	r3, r3, #1
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d106      	bne.n	8006f32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f28:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 80d1 	beq.w	80070d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00b      	beq.n	8006f56 <HAL_UART_IRQHandler+0xae>
 8006f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d005      	beq.n	8006f56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f4e:	f043 0201 	orr.w	r2, r3, #1
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f5a:	f003 0304 	and.w	r3, r3, #4
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00b      	beq.n	8006f7a <HAL_UART_IRQHandler+0xd2>
 8006f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f66:	f003 0301 	and.w	r3, r3, #1
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d005      	beq.n	8006f7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f72:	f043 0202 	orr.w	r2, r3, #2
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f7e:	f003 0302 	and.w	r3, r3, #2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00b      	beq.n	8006f9e <HAL_UART_IRQHandler+0xf6>
 8006f86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d005      	beq.n	8006f9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f96:	f043 0204 	orr.w	r2, r3, #4
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fa2:	f003 0308 	and.w	r3, r3, #8
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d011      	beq.n	8006fce <HAL_UART_IRQHandler+0x126>
 8006faa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fae:	f003 0320 	and.w	r3, r3, #32
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d105      	bne.n	8006fc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006fb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fba:	f003 0301 	and.w	r3, r3, #1
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d005      	beq.n	8006fce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc6:	f043 0208 	orr.w	r2, r3, #8
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 81f2 	beq.w	80073bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fdc:	f003 0320 	and.w	r3, r3, #32
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d008      	beq.n	8006ff6 <HAL_UART_IRQHandler+0x14e>
 8006fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fe8:	f003 0320 	and.w	r3, r3, #32
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d002      	beq.n	8006ff6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 fd3f 	bl	8007a74 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	695b      	ldr	r3, [r3, #20]
 8006ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007000:	2b00      	cmp	r3, #0
 8007002:	bf14      	ite	ne
 8007004:	2301      	movne	r3, #1
 8007006:	2300      	moveq	r3, #0
 8007008:	b2db      	uxtb	r3, r3
 800700a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007012:	f003 0308 	and.w	r3, r3, #8
 8007016:	2b00      	cmp	r3, #0
 8007018:	d103      	bne.n	8007022 <HAL_UART_IRQHandler+0x17a>
 800701a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800701e:	2b00      	cmp	r3, #0
 8007020:	d04f      	beq.n	80070c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f000 fc49 	bl	80078ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	695b      	ldr	r3, [r3, #20]
 800702e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007032:	2b00      	cmp	r3, #0
 8007034:	d041      	beq.n	80070ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	3314      	adds	r3, #20
 800703c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007040:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007044:	e853 3f00 	ldrex	r3, [r3]
 8007048:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800704c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007054:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	3314      	adds	r3, #20
 800705e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007062:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007066:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800706e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007072:	e841 2300 	strex	r3, r2, [r1]
 8007076:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800707a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1d9      	bne.n	8007036 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007086:	2b00      	cmp	r3, #0
 8007088:	d013      	beq.n	80070b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800708e:	4a7e      	ldr	r2, [pc, #504]	@ (8007288 <HAL_UART_IRQHandler+0x3e0>)
 8007090:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007096:	4618      	mov	r0, r3
 8007098:	f7fb fd34 	bl	8002b04 <HAL_DMA_Abort_IT>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d016      	beq.n	80070d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80070ac:	4610      	mov	r0, r2
 80070ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b0:	e00e      	b.n	80070d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f000 f99c 	bl	80073f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070b8:	e00a      	b.n	80070d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f998 	bl	80073f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070c0:	e006      	b.n	80070d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 f994 	bl	80073f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80070ce:	e175      	b.n	80073bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070d0:	bf00      	nop
    return;
 80070d2:	e173      	b.n	80073bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070d8:	2b01      	cmp	r3, #1
 80070da:	f040 814f 	bne.w	800737c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80070de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070e2:	f003 0310 	and.w	r3, r3, #16
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 8148 	beq.w	800737c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80070ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070f0:	f003 0310 	and.w	r3, r3, #16
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	f000 8141 	beq.w	800737c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070fa:	2300      	movs	r3, #0
 80070fc:	60bb      	str	r3, [r7, #8]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	60bb      	str	r3, [r7, #8]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	60bb      	str	r3, [r7, #8]
 800710e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	695b      	ldr	r3, [r3, #20]
 8007116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800711a:	2b00      	cmp	r3, #0
 800711c:	f000 80b6 	beq.w	800728c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800712c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 8145 	beq.w	80073c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800713a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800713e:	429a      	cmp	r2, r3
 8007140:	f080 813e 	bcs.w	80073c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800714a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	2b20      	cmp	r3, #32
 8007154:	f000 8088 	beq.w	8007268 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	330c      	adds	r3, #12
 800715e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007162:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007166:	e853 3f00 	ldrex	r3, [r3]
 800716a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800716e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007172:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007176:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	330c      	adds	r3, #12
 8007180:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007184:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007188:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007190:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007194:	e841 2300 	strex	r3, r2, [r1]
 8007198:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800719c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1d9      	bne.n	8007158 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	3314      	adds	r3, #20
 80071aa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071ae:	e853 3f00 	ldrex	r3, [r3]
 80071b2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80071b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071b6:	f023 0301 	bic.w	r3, r3, #1
 80071ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	3314      	adds	r3, #20
 80071c4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80071c8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80071cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80071d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80071d4:	e841 2300 	strex	r3, r2, [r1]
 80071d8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80071da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1e1      	bne.n	80071a4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	3314      	adds	r3, #20
 80071e6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071ea:	e853 3f00 	ldrex	r3, [r3]
 80071ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	3314      	adds	r3, #20
 8007200:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007204:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007206:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007208:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800720a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800720c:	e841 2300 	strex	r3, r2, [r1]
 8007210:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007212:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007214:	2b00      	cmp	r3, #0
 8007216:	d1e3      	bne.n	80071e0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2220      	movs	r2, #32
 800721c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	330c      	adds	r3, #12
 800722c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007230:	e853 3f00 	ldrex	r3, [r3]
 8007234:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007236:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007238:	f023 0310 	bic.w	r3, r3, #16
 800723c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	330c      	adds	r3, #12
 8007246:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800724a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800724c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800724e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007250:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007252:	e841 2300 	strex	r3, r2, [r1]
 8007256:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007258:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800725a:	2b00      	cmp	r3, #0
 800725c:	d1e3      	bne.n	8007226 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007262:	4618      	mov	r0, r3
 8007264:	f7fb fc12 	bl	8002a8c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2202      	movs	r2, #2
 800726c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007276:	b29b      	uxth	r3, r3
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	b29b      	uxth	r3, r3
 800727c:	4619      	mov	r1, r3
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f8bf 	bl	8007402 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007284:	e09c      	b.n	80073c0 <HAL_UART_IRQHandler+0x518>
 8007286:	bf00      	nop
 8007288:	0800797f 	.word	0x0800797f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007294:	b29b      	uxth	r3, r3
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f000 808e 	beq.w	80073c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80072a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 8089 	beq.w	80073c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	330c      	adds	r3, #12
 80072b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072bc:	e853 3f00 	ldrex	r3, [r3]
 80072c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	330c      	adds	r3, #12
 80072d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80072d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80072d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072de:	e841 2300 	strex	r3, r2, [r1]
 80072e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1e3      	bne.n	80072b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	3314      	adds	r3, #20
 80072f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f4:	e853 3f00 	ldrex	r3, [r3]
 80072f8:	623b      	str	r3, [r7, #32]
   return(result);
 80072fa:	6a3b      	ldr	r3, [r7, #32]
 80072fc:	f023 0301 	bic.w	r3, r3, #1
 8007300:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	3314      	adds	r3, #20
 800730a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800730e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007310:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007316:	e841 2300 	strex	r3, r2, [r1]
 800731a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800731c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1e3      	bne.n	80072ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2220      	movs	r2, #32
 8007326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	330c      	adds	r3, #12
 8007336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	e853 3f00 	ldrex	r3, [r3]
 800733e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 0310 	bic.w	r3, r3, #16
 8007346:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	330c      	adds	r3, #12
 8007350:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007354:	61fa      	str	r2, [r7, #28]
 8007356:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007358:	69b9      	ldr	r1, [r7, #24]
 800735a:	69fa      	ldr	r2, [r7, #28]
 800735c:	e841 2300 	strex	r3, r2, [r1]
 8007360:	617b      	str	r3, [r7, #20]
   return(result);
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d1e3      	bne.n	8007330 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2202      	movs	r2, #2
 800736c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800736e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007372:	4619      	mov	r1, r3
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 f844 	bl	8007402 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800737a:	e023      	b.n	80073c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800737c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007384:	2b00      	cmp	r3, #0
 8007386:	d009      	beq.n	800739c <HAL_UART_IRQHandler+0x4f4>
 8007388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800738c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007390:	2b00      	cmp	r3, #0
 8007392:	d003      	beq.n	800739c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 fb06 	bl	80079a6 <UART_Transmit_IT>
    return;
 800739a:	e014      	b.n	80073c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800739c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d00e      	beq.n	80073c6 <HAL_UART_IRQHandler+0x51e>
 80073a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d008      	beq.n	80073c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 fb45 	bl	8007a44 <UART_EndTransmit_IT>
    return;
 80073ba:	e004      	b.n	80073c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80073bc:	bf00      	nop
 80073be:	e002      	b.n	80073c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80073c0:	bf00      	nop
 80073c2:	e000      	b.n	80073c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80073c4:	bf00      	nop
  }
}
 80073c6:	37e8      	adds	r7, #232	@ 0xe8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	bc80      	pop	{r7}
 80073dc:	4770      	bx	lr

080073de <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073de:	b480      	push	{r7}
 80073e0:	b083      	sub	sp, #12
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80073e6:	bf00      	nop
 80073e8:	370c      	adds	r7, #12
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bc80      	pop	{r7}
 80073ee:	4770      	bx	lr

080073f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bc80      	pop	{r7}
 8007400:	4770      	bx	lr

08007402 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007402:	b480      	push	{r7}
 8007404:	b083      	sub	sp, #12
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
 800740a:	460b      	mov	r3, r1
 800740c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800740e:	bf00      	nop
 8007410:	370c      	adds	r7, #12
 8007412:	46bd      	mov	sp, r7
 8007414:	bc80      	pop	{r7}
 8007416:	4770      	bx	lr

08007418 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b09c      	sub	sp, #112	@ 0x70
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007424:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 0320 	and.w	r3, r3, #32
 8007430:	2b00      	cmp	r3, #0
 8007432:	d172      	bne.n	800751a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007434:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007436:	2200      	movs	r2, #0
 8007438:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800743a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	330c      	adds	r3, #12
 8007440:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007444:	e853 3f00 	ldrex	r3, [r3]
 8007448:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800744a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800744c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007450:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007452:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	330c      	adds	r3, #12
 8007458:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800745a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800745c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007460:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007462:	e841 2300 	strex	r3, r2, [r1]
 8007466:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007468:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800746a:	2b00      	cmp	r3, #0
 800746c:	d1e5      	bne.n	800743a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800746e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3314      	adds	r3, #20
 8007474:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007478:	e853 3f00 	ldrex	r3, [r3]
 800747c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800747e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007480:	f023 0301 	bic.w	r3, r3, #1
 8007484:	667b      	str	r3, [r7, #100]	@ 0x64
 8007486:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	3314      	adds	r3, #20
 800748c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800748e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007490:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007492:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007494:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007496:	e841 2300 	strex	r3, r2, [r1]
 800749a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800749c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d1e5      	bne.n	800746e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	3314      	adds	r3, #20
 80074a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ac:	e853 3f00 	ldrex	r3, [r3]
 80074b0:	623b      	str	r3, [r7, #32]
   return(result);
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80074ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	3314      	adds	r3, #20
 80074c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80074c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80074c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074ca:	e841 2300 	strex	r3, r2, [r1]
 80074ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d1e5      	bne.n	80074a2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80074d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074d8:	2220      	movs	r2, #32
 80074da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d119      	bne.n	800751a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	330c      	adds	r3, #12
 80074ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	e853 3f00 	ldrex	r3, [r3]
 80074f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f023 0310 	bic.w	r3, r3, #16
 80074fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	330c      	adds	r3, #12
 8007504:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007506:	61fa      	str	r2, [r7, #28]
 8007508:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750a:	69b9      	ldr	r1, [r7, #24]
 800750c:	69fa      	ldr	r2, [r7, #28]
 800750e:	e841 2300 	strex	r3, r2, [r1]
 8007512:	617b      	str	r3, [r7, #20]
   return(result);
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1e5      	bne.n	80074e6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800751a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800751c:	2200      	movs	r2, #0
 800751e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007524:	2b01      	cmp	r3, #1
 8007526:	d106      	bne.n	8007536 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007528:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800752a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800752c:	4619      	mov	r1, r3
 800752e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007530:	f7ff ff67 	bl	8007402 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007534:	e002      	b.n	800753c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007536:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007538:	f7f9 fafa 	bl	8000b30 <HAL_UART_RxCpltCallback>
}
 800753c:	bf00      	nop
 800753e:	3770      	adds	r7, #112	@ 0x70
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007550:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2201      	movs	r2, #1
 8007556:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755c:	2b01      	cmp	r3, #1
 800755e:	d108      	bne.n	8007572 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007564:	085b      	lsrs	r3, r3, #1
 8007566:	b29b      	uxth	r3, r3
 8007568:	4619      	mov	r1, r3
 800756a:	68f8      	ldr	r0, [r7, #12]
 800756c:	f7ff ff49 	bl	8007402 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007570:	e002      	b.n	8007578 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f7ff ff33 	bl	80073de <HAL_UART_RxHalfCpltCallback>
}
 8007578:	bf00      	nop
 800757a:	3710      	adds	r7, #16
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007588:	2300      	movs	r3, #0
 800758a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007590:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	695b      	ldr	r3, [r3, #20]
 8007598:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800759c:	2b00      	cmp	r3, #0
 800759e:	bf14      	ite	ne
 80075a0:	2301      	movne	r3, #1
 80075a2:	2300      	moveq	r3, #0
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b21      	cmp	r3, #33	@ 0x21
 80075b2:	d108      	bne.n	80075c6 <UART_DMAError+0x46>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d005      	beq.n	80075c6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	2200      	movs	r2, #0
 80075be:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80075c0:	68b8      	ldr	r0, [r7, #8]
 80075c2:	f000 f953 	bl	800786c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	695b      	ldr	r3, [r3, #20]
 80075cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	bf14      	ite	ne
 80075d4:	2301      	movne	r3, #1
 80075d6:	2300      	moveq	r3, #0
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	2b22      	cmp	r3, #34	@ 0x22
 80075e6:	d108      	bne.n	80075fa <UART_DMAError+0x7a>
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d005      	beq.n	80075fa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	2200      	movs	r2, #0
 80075f2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80075f4:	68b8      	ldr	r0, [r7, #8]
 80075f6:	f000 f960 	bl	80078ba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075fe:	f043 0210 	orr.w	r2, r3, #16
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007606:	68b8      	ldr	r0, [r7, #8]
 8007608:	f7ff fef2 	bl	80073f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800760c:	bf00      	nop
 800760e:	3710      	adds	r7, #16
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b086      	sub	sp, #24
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	603b      	str	r3, [r7, #0]
 8007620:	4613      	mov	r3, r2
 8007622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007624:	e03b      	b.n	800769e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007626:	6a3b      	ldr	r3, [r7, #32]
 8007628:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800762c:	d037      	beq.n	800769e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800762e:	f7fa f9f7 	bl	8001a20 <HAL_GetTick>
 8007632:	4602      	mov	r2, r0
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	6a3a      	ldr	r2, [r7, #32]
 800763a:	429a      	cmp	r2, r3
 800763c:	d302      	bcc.n	8007644 <UART_WaitOnFlagUntilTimeout+0x30>
 800763e:	6a3b      	ldr	r3, [r7, #32]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d101      	bne.n	8007648 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007644:	2303      	movs	r3, #3
 8007646:	e03a      	b.n	80076be <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	f003 0304 	and.w	r3, r3, #4
 8007652:	2b00      	cmp	r3, #0
 8007654:	d023      	beq.n	800769e <UART_WaitOnFlagUntilTimeout+0x8a>
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	2b80      	cmp	r3, #128	@ 0x80
 800765a:	d020      	beq.n	800769e <UART_WaitOnFlagUntilTimeout+0x8a>
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	2b40      	cmp	r3, #64	@ 0x40
 8007660:	d01d      	beq.n	800769e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0308 	and.w	r3, r3, #8
 800766c:	2b08      	cmp	r3, #8
 800766e:	d116      	bne.n	800769e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007670:	2300      	movs	r3, #0
 8007672:	617b      	str	r3, [r7, #20]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	617b      	str	r3, [r7, #20]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	617b      	str	r3, [r7, #20]
 8007684:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007686:	68f8      	ldr	r0, [r7, #12]
 8007688:	f000 f917 	bl	80078ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2208      	movs	r2, #8
 8007690:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	e00f      	b.n	80076be <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	4013      	ands	r3, r2
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	bf0c      	ite	eq
 80076ae:	2301      	moveq	r3, #1
 80076b0:	2300      	movne	r3, #0
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	461a      	mov	r2, r3
 80076b6:	79fb      	ldrb	r3, [r7, #7]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d0b4      	beq.n	8007626 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076bc:	2300      	movs	r3, #0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3718      	adds	r7, #24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b085      	sub	sp, #20
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	60f8      	str	r0, [r7, #12]
 80076ce:	60b9      	str	r1, [r7, #8]
 80076d0:	4613      	mov	r3, r2
 80076d2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	88fa      	ldrh	r2, [r7, #6]
 80076de:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2200      	movs	r2, #0
 80076ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2222      	movs	r2, #34	@ 0x22
 80076f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	691b      	ldr	r3, [r3, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d007      	beq.n	800770c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68da      	ldr	r2, [r3, #12]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800770a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	695a      	ldr	r2, [r3, #20]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f042 0201 	orr.w	r2, r2, #1
 800771a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	68da      	ldr	r2, [r3, #12]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f042 0220 	orr.w	r2, r2, #32
 800772a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3714      	adds	r7, #20
 8007732:	46bd      	mov	sp, r7
 8007734:	bc80      	pop	{r7}
 8007736:	4770      	bx	lr

08007738 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b098      	sub	sp, #96	@ 0x60
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	4613      	mov	r3, r2
 8007744:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	88fa      	ldrh	r2, [r7, #6]
 8007750:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2200      	movs	r2, #0
 8007756:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2222      	movs	r2, #34	@ 0x22
 800775c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007764:	4a3e      	ldr	r2, [pc, #248]	@ (8007860 <UART_Start_Receive_DMA+0x128>)
 8007766:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800776c:	4a3d      	ldr	r2, [pc, #244]	@ (8007864 <UART_Start_Receive_DMA+0x12c>)
 800776e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007774:	4a3c      	ldr	r2, [pc, #240]	@ (8007868 <UART_Start_Receive_DMA+0x130>)
 8007776:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800777c:	2200      	movs	r2, #0
 800777e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007780:	f107 0308 	add.w	r3, r7, #8
 8007784:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	3304      	adds	r3, #4
 8007790:	4619      	mov	r1, r3
 8007792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	88fb      	ldrh	r3, [r7, #6]
 8007798:	f7fb f918 	bl	80029cc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800779c:	2300      	movs	r3, #0
 800779e:	613b      	str	r3, [r7, #16]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	613b      	str	r3, [r7, #16]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	613b      	str	r3, [r7, #16]
 80077b0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d019      	beq.n	80077ee <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	330c      	adds	r3, #12
 80077c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077c4:	e853 3f00 	ldrex	r3, [r3]
 80077c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	330c      	adds	r3, #12
 80077d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077da:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80077dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077de:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80077e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80077e2:	e841 2300 	strex	r3, r2, [r1]
 80077e6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80077e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1e5      	bne.n	80077ba <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	3314      	adds	r3, #20
 80077f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f8:	e853 3f00 	ldrex	r3, [r3]
 80077fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007800:	f043 0301 	orr.w	r3, r3, #1
 8007804:	657b      	str	r3, [r7, #84]	@ 0x54
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	3314      	adds	r3, #20
 800780c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800780e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007810:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007812:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007814:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007816:	e841 2300 	strex	r3, r2, [r1]
 800781a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800781c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781e:	2b00      	cmp	r3, #0
 8007820:	d1e5      	bne.n	80077ee <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	3314      	adds	r3, #20
 8007828:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	e853 3f00 	ldrex	r3, [r3]
 8007830:	617b      	str	r3, [r7, #20]
   return(result);
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007838:	653b      	str	r3, [r7, #80]	@ 0x50
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	3314      	adds	r3, #20
 8007840:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007842:	627a      	str	r2, [r7, #36]	@ 0x24
 8007844:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007846:	6a39      	ldr	r1, [r7, #32]
 8007848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800784a:	e841 2300 	strex	r3, r2, [r1]
 800784e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d1e5      	bne.n	8007822 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007856:	2300      	movs	r3, #0
}
 8007858:	4618      	mov	r0, r3
 800785a:	3760      	adds	r7, #96	@ 0x60
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	08007419 	.word	0x08007419
 8007864:	08007545 	.word	0x08007545
 8007868:	08007581 	.word	0x08007581

0800786c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800786c:	b480      	push	{r7}
 800786e:	b089      	sub	sp, #36	@ 0x24
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	330c      	adds	r3, #12
 800787a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	e853 3f00 	ldrex	r3, [r3]
 8007882:	60bb      	str	r3, [r7, #8]
   return(result);
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800788a:	61fb      	str	r3, [r7, #28]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	330c      	adds	r3, #12
 8007892:	69fa      	ldr	r2, [r7, #28]
 8007894:	61ba      	str	r2, [r7, #24]
 8007896:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007898:	6979      	ldr	r1, [r7, #20]
 800789a:	69ba      	ldr	r2, [r7, #24]
 800789c:	e841 2300 	strex	r3, r2, [r1]
 80078a0:	613b      	str	r3, [r7, #16]
   return(result);
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1e5      	bne.n	8007874 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2220      	movs	r2, #32
 80078ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80078b0:	bf00      	nop
 80078b2:	3724      	adds	r7, #36	@ 0x24
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bc80      	pop	{r7}
 80078b8:	4770      	bx	lr

080078ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078ba:	b480      	push	{r7}
 80078bc:	b095      	sub	sp, #84	@ 0x54
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	330c      	adds	r3, #12
 80078c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	330c      	adds	r3, #12
 80078e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80078e2:	643a      	str	r2, [r7, #64]	@ 0x40
 80078e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078ea:	e841 2300 	strex	r3, r2, [r1]
 80078ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1e5      	bne.n	80078c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3314      	adds	r3, #20
 80078fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	6a3b      	ldr	r3, [r7, #32]
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	61fb      	str	r3, [r7, #28]
   return(result);
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	f023 0301 	bic.w	r3, r3, #1
 800790c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	3314      	adds	r3, #20
 8007914:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007916:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007918:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800791c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800791e:	e841 2300 	strex	r3, r2, [r1]
 8007922:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1e5      	bne.n	80078f6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800792e:	2b01      	cmp	r3, #1
 8007930:	d119      	bne.n	8007966 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	330c      	adds	r3, #12
 8007938:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	e853 3f00 	ldrex	r3, [r3]
 8007940:	60bb      	str	r3, [r7, #8]
   return(result);
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	f023 0310 	bic.w	r3, r3, #16
 8007948:	647b      	str	r3, [r7, #68]	@ 0x44
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	330c      	adds	r3, #12
 8007950:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007952:	61ba      	str	r2, [r7, #24]
 8007954:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007956:	6979      	ldr	r1, [r7, #20]
 8007958:	69ba      	ldr	r2, [r7, #24]
 800795a:	e841 2300 	strex	r3, r2, [r1]
 800795e:	613b      	str	r3, [r7, #16]
   return(result);
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1e5      	bne.n	8007932 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007974:	bf00      	nop
 8007976:	3754      	adds	r7, #84	@ 0x54
 8007978:	46bd      	mov	sp, r7
 800797a:	bc80      	pop	{r7}
 800797c:	4770      	bx	lr

0800797e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800797e:	b580      	push	{r7, lr}
 8007980:	b084      	sub	sp, #16
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800798a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2200      	movs	r2, #0
 8007996:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f7ff fd29 	bl	80073f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800799e:	bf00      	nop
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}

080079a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80079a6:	b480      	push	{r7}
 80079a8:	b085      	sub	sp, #20
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	2b21      	cmp	r3, #33	@ 0x21
 80079b8:	d13e      	bne.n	8007a38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079c2:	d114      	bne.n	80079ee <UART_Transmit_IT+0x48>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d110      	bne.n	80079ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a1b      	ldr	r3, [r3, #32]
 80079d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	881b      	ldrh	r3, [r3, #0]
 80079d6:	461a      	mov	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	1c9a      	adds	r2, r3, #2
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	621a      	str	r2, [r3, #32]
 80079ec:	e008      	b.n	8007a00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	1c59      	adds	r1, r3, #1
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	6211      	str	r1, [r2, #32]
 80079f8:	781a      	ldrb	r2, [r3, #0]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	3b01      	subs	r3, #1
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d10f      	bne.n	8007a34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68da      	ldr	r2, [r3, #12]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68da      	ldr	r2, [r3, #12]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a34:	2300      	movs	r3, #0
 8007a36:	e000      	b.n	8007a3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a38:	2302      	movs	r3, #2
  }
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3714      	adds	r7, #20
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bc80      	pop	{r7}
 8007a42:	4770      	bx	lr

08007a44 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b082      	sub	sp, #8
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	68da      	ldr	r2, [r3, #12]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a5a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2220      	movs	r2, #32
 8007a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f7ff fcb1 	bl	80073cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a6a:	2300      	movs	r3, #0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3708      	adds	r7, #8
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b08c      	sub	sp, #48	@ 0x30
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	2b22      	cmp	r3, #34	@ 0x22
 8007a86:	f040 80ae 	bne.w	8007be6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a92:	d117      	bne.n	8007ac4 <UART_Receive_IT+0x50>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	691b      	ldr	r3, [r3, #16]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d113      	bne.n	8007ac4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ab2:	b29a      	uxth	r2, r3
 8007ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abc:	1c9a      	adds	r2, r3, #2
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	629a      	str	r2, [r3, #40]	@ 0x28
 8007ac2:	e026      	b.n	8007b12 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007aca:	2300      	movs	r3, #0
 8007acc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ad6:	d007      	beq.n	8007ae8 <UART_Receive_IT+0x74>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d10a      	bne.n	8007af6 <UART_Receive_IT+0x82>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d106      	bne.n	8007af6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	b2da      	uxtb	r2, r3
 8007af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007af2:	701a      	strb	r2, [r3, #0]
 8007af4:	e008      	b.n	8007b08 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b02:	b2da      	uxtb	r2, r3
 8007b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b06:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b0c:	1c5a      	adds	r2, r3, #1
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	4619      	mov	r1, r3
 8007b20:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d15d      	bne.n	8007be2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	68da      	ldr	r2, [r3, #12]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f022 0220 	bic.w	r2, r2, #32
 8007b34:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	68da      	ldr	r2, [r3, #12]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	695a      	ldr	r2, [r3, #20]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f022 0201 	bic.w	r2, r2, #1
 8007b54:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2220      	movs	r2, #32
 8007b5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d135      	bne.n	8007bd8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	330c      	adds	r3, #12
 8007b78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	e853 3f00 	ldrex	r3, [r3]
 8007b80:	613b      	str	r3, [r7, #16]
   return(result);
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	f023 0310 	bic.w	r3, r3, #16
 8007b88:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	330c      	adds	r3, #12
 8007b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b92:	623a      	str	r2, [r7, #32]
 8007b94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b96:	69f9      	ldr	r1, [r7, #28]
 8007b98:	6a3a      	ldr	r2, [r7, #32]
 8007b9a:	e841 2300 	strex	r3, r2, [r1]
 8007b9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1e5      	bne.n	8007b72 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 0310 	and.w	r3, r3, #16
 8007bb0:	2b10      	cmp	r3, #16
 8007bb2:	d10a      	bne.n	8007bca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	60fb      	str	r3, [r7, #12]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	60fb      	str	r3, [r7, #12]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	60fb      	str	r3, [r7, #12]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007bce:	4619      	mov	r1, r3
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f7ff fc16 	bl	8007402 <HAL_UARTEx_RxEventCallback>
 8007bd6:	e002      	b.n	8007bde <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f7f8 ffa9 	bl	8000b30 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007bde:	2300      	movs	r3, #0
 8007be0:	e002      	b.n	8007be8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007be2:	2300      	movs	r3, #0
 8007be4:	e000      	b.n	8007be8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007be6:	2302      	movs	r3, #2
  }
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3730      	adds	r7, #48	@ 0x30
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	691b      	ldr	r3, [r3, #16]
 8007bfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	68da      	ldr	r2, [r3, #12]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	689a      	ldr	r2, [r3, #8]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	691b      	ldr	r3, [r3, #16]
 8007c16:	431a      	orrs	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	695b      	ldr	r3, [r3, #20]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007c2a:	f023 030c 	bic.w	r3, r3, #12
 8007c2e:	687a      	ldr	r2, [r7, #4]
 8007c30:	6812      	ldr	r2, [r2, #0]
 8007c32:	68b9      	ldr	r1, [r7, #8]
 8007c34:	430b      	orrs	r3, r1
 8007c36:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	695b      	ldr	r3, [r3, #20]
 8007c3e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	699a      	ldr	r2, [r3, #24]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	430a      	orrs	r2, r1
 8007c4c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a2c      	ldr	r2, [pc, #176]	@ (8007d04 <UART_SetConfig+0x114>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d103      	bne.n	8007c60 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007c58:	f7fe fb64 	bl	8006324 <HAL_RCC_GetPCLK2Freq>
 8007c5c:	60f8      	str	r0, [r7, #12]
 8007c5e:	e002      	b.n	8007c66 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007c60:	f7fe fb4c 	bl	80062fc <HAL_RCC_GetPCLK1Freq>
 8007c64:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	4613      	mov	r3, r2
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	4413      	add	r3, r2
 8007c6e:	009a      	lsls	r2, r3, #2
 8007c70:	441a      	add	r2, r3
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c7c:	4a22      	ldr	r2, [pc, #136]	@ (8007d08 <UART_SetConfig+0x118>)
 8007c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c82:	095b      	lsrs	r3, r3, #5
 8007c84:	0119      	lsls	r1, r3, #4
 8007c86:	68fa      	ldr	r2, [r7, #12]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	4413      	add	r3, r2
 8007c8e:	009a      	lsls	r2, r3, #2
 8007c90:	441a      	add	r2, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8007d08 <UART_SetConfig+0x118>)
 8007c9e:	fba3 0302 	umull	r0, r3, r3, r2
 8007ca2:	095b      	lsrs	r3, r3, #5
 8007ca4:	2064      	movs	r0, #100	@ 0x64
 8007ca6:	fb00 f303 	mul.w	r3, r0, r3
 8007caa:	1ad3      	subs	r3, r2, r3
 8007cac:	011b      	lsls	r3, r3, #4
 8007cae:	3332      	adds	r3, #50	@ 0x32
 8007cb0:	4a15      	ldr	r2, [pc, #84]	@ (8007d08 <UART_SetConfig+0x118>)
 8007cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb6:	095b      	lsrs	r3, r3, #5
 8007cb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007cbc:	4419      	add	r1, r3
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	009a      	lsls	r2, r3, #2
 8007cc8:	441a      	add	r2, r3
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8007cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007d08 <UART_SetConfig+0x118>)
 8007cd6:	fba3 0302 	umull	r0, r3, r3, r2
 8007cda:	095b      	lsrs	r3, r3, #5
 8007cdc:	2064      	movs	r0, #100	@ 0x64
 8007cde:	fb00 f303 	mul.w	r3, r0, r3
 8007ce2:	1ad3      	subs	r3, r2, r3
 8007ce4:	011b      	lsls	r3, r3, #4
 8007ce6:	3332      	adds	r3, #50	@ 0x32
 8007ce8:	4a07      	ldr	r2, [pc, #28]	@ (8007d08 <UART_SetConfig+0x118>)
 8007cea:	fba2 2303 	umull	r2, r3, r2, r3
 8007cee:	095b      	lsrs	r3, r3, #5
 8007cf0:	f003 020f 	and.w	r2, r3, #15
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	440a      	add	r2, r1
 8007cfa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007cfc:	bf00      	nop
 8007cfe:	3710      	adds	r7, #16
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}
 8007d04:	40013800 	.word	0x40013800
 8007d08:	51eb851f 	.word	0x51eb851f

08007d0c <_Z8CAN_INITtt>:
}

CANHandler handlers[10];
const uint8_t handlers_length = sizeof(handlers) / 16;

void CAN_INIT(uint16_t device_id, uint16_t mask_id) {
 8007d0c:	b530      	push	{r4, r5, lr}
    filter.FilterIdHigh = device_id << 5;
    filter.FilterMaskIdHigh = mask_id << 5;        // 0x7FF -> exact match filter
//    filter.FilterIdLow = device_id << 5;
//    filter.FilterMaskIdLow= mask_id << 5;
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	2401      	movs	r4, #1
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
    filter.FilterBank = 0;
    filter.FilterActivation = ENABLE;

    HAL_CAN_ConfigFilter(&hcan, &filter);
 8007d12:	4d0e      	ldr	r5, [pc, #56]	@ (8007d4c <_Z8CAN_INITtt+0x40>)
void CAN_INIT(uint16_t device_id, uint16_t mask_id) {
 8007d14:	b08b      	sub	sp, #44	@ 0x2c
    filter.FilterIdHigh = device_id << 5;
 8007d16:	0140      	lsls	r0, r0, #5
    filter.FilterMaskIdHigh = mask_id << 5;        // 0x7FF -> exact match filter
 8007d18:	0149      	lsls	r1, r1, #5
    filter.FilterIdHigh = device_id << 5;
 8007d1a:	9000      	str	r0, [sp, #0]
    filter.FilterMaskIdHigh = mask_id << 5;        // 0x7FF -> exact match filter
 8007d1c:	9102      	str	r1, [sp, #8]
    HAL_CAN_ConfigFilter(&hcan, &filter);
 8007d1e:	4628      	mov	r0, r5
 8007d20:	4669      	mov	r1, sp
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8007d22:	e9cd 3406 	strd	r3, r4, [sp, #24]
    filter.FilterBank = 0;
 8007d26:	e9cd 3304 	strd	r3, r3, [sp, #16]
    filter.FilterActivation = ENABLE;
 8007d2a:	9408      	str	r4, [sp, #32]
    HAL_CAN_ConfigFilter(&hcan, &filter);
 8007d2c:	f7f9 ffa1 	bl	8001c72 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan);
 8007d30:	4628      	mov	r0, r5
 8007d32:	f7fa f867 	bl	8001e04 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8007d36:	2102      	movs	r1, #2
 8007d38:	4628      	mov	r0, r5
 8007d3a:	f7fa fa97 	bl	800226c <HAL_CAN_ActivateNotification>

    handlers[0].id = 0x0; handlers[0].handler = prompt;
    handlers[0].id = 0x1; handlers[0].handler = motor;
 8007d3e:	4b04      	ldr	r3, [pc, #16]	@ (8007d50 <_Z8CAN_INITtt+0x44>)
 8007d40:	4a04      	ldr	r2, [pc, #16]	@ (8007d54 <_Z8CAN_INITtt+0x48>)
 8007d42:	601c      	str	r4, [r3, #0]
 8007d44:	605a      	str	r2, [r3, #4]
}
 8007d46:	b00b      	add	sp, #44	@ 0x2c
 8007d48:	bd30      	pop	{r4, r5, pc}
 8007d4a:	bf00      	nop
 8007d4c:	2000055c 	.word	0x2000055c
 8007d50:	2000058c 	.word	0x2000058c
 8007d54:	08007dd5 	.word	0x08007dd5

08007d58 <_Z6CAN_TxPhht>:
void CAN_Tx(uint8_t *data, uint8_t len, uint16_t device_id) {
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;

    TxHeader.StdId = device_id;
    TxHeader.RTR = CAN_RTR_DATA;         // Normal data frame
 8007d58:	2300      	movs	r3, #0
void CAN_Tx(uint8_t *data, uint8_t len, uint16_t device_id) {
 8007d5a:	b500      	push	{lr}
 8007d5c:	b089      	sub	sp, #36	@ 0x24
    TxHeader.IDE = CAN_ID_STD;           // Standard ID
 8007d5e:	e9cd 3304 	strd	r3, r3, [sp, #16]
    TxHeader.StdId = device_id;
 8007d62:	9202      	str	r2, [sp, #8]
    TxHeader.DLC = len;                  // Data length
 8007d64:	9106      	str	r1, [sp, #24]
    TxHeader.TransmitGlobalTime = DISABLE;

    HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailbox);
 8007d66:	4602      	mov	r2, r0
    TxHeader.TransmitGlobalTime = DISABLE;
 8007d68:	f88d 301c 	strb.w	r3, [sp, #28]
    HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailbox);
 8007d6c:	a902      	add	r1, sp, #8
 8007d6e:	ab01      	add	r3, sp, #4
 8007d70:	4802      	ldr	r0, [pc, #8]	@ (8007d7c <_Z6CAN_TxPhht+0x24>)
 8007d72:	f7fa f88b 	bl	8001e8c <HAL_CAN_AddTxMessage>
}
 8007d76:	b009      	add	sp, #36	@ 0x24
 8007d78:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d7c:	2000055c 	.word	0x2000055c

08007d80 <HAL_CAN_RxFifo0MsgPendingCallback>:

// Receive callback
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1) {
 8007d80:	b530      	push	{r4, r5, lr}
 8007d82:	b08b      	sub	sp, #44	@ 0x2c
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t data[8];

    if(HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, data) == HAL_OK) {
 8007d84:	2100      	movs	r1, #0
 8007d86:	ab01      	add	r3, sp, #4
 8007d88:	aa03      	add	r2, sp, #12
 8007d8a:	f7fa f94e 	bl	800202a <HAL_CAN_GetRxMessage>
 8007d8e:	4604      	mov	r4, r0
 8007d90:	b980      	cbnz	r0, 8007db4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
 8007d92:	4d09      	ldr	r5, [pc, #36]	@ (8007db8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
//        if(RxHeader.StdId == CAN_DEVICE_ID_2) Process(data, RxHeader.DLC);

//    	Set_PWM_Duty(100);
    	for (int h = 0; h < handlers_length; h++) {
    		if (handlers[h].id == data[0] >> 4) handlers[h].handler(data, RxHeader.DLC);
 8007d94:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007d98:	682b      	ldr	r3, [r5, #0]
 8007d9a:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 8007d9e:	d104      	bne.n	8007daa <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
 8007da0:	686b      	ldr	r3, [r5, #4]
 8007da2:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8007da6:	a801      	add	r0, sp, #4
 8007da8:	4798      	blx	r3
    	for (int h = 0; h < handlers_length; h++) {
 8007daa:	3401      	adds	r4, #1
 8007dac:	2c05      	cmp	r4, #5
 8007dae:	f105 0508 	add.w	r5, r5, #8
 8007db2:	d1ef      	bne.n	8007d94 <HAL_CAN_RxFifo0MsgPendingCallback+0x14>
    	}
    }
}
 8007db4:	b00b      	add	sp, #44	@ 0x2c
 8007db6:	bd30      	pop	{r4, r5, pc}
 8007db8:	2000058c 	.word	0x2000058c

08007dbc <_Z10send_int32lPh>:

void send_int32(int32_t value, uint8_t *data) {
    data[0] = (value >> 24) & 0xFF;  // MSB
 8007dbc:	0e03      	lsrs	r3, r0, #24
 8007dbe:	700b      	strb	r3, [r1, #0]
    data[1] = (value >> 16) & 0xFF;
 8007dc0:	1403      	asrs	r3, r0, #16
 8007dc2:	704b      	strb	r3, [r1, #1]
    data[2] = (value >> 8) & 0xFF;
 8007dc4:	1203      	asrs	r3, r0, #8
 8007dc6:	708b      	strb	r3, [r1, #2]
    data[3] = value & 0xFF;          // LSB
 8007dc8:	70c8      	strb	r0, [r1, #3]
}
 8007dca:	4770      	bx	lr

08007dcc <_Z13receive_int32Ph>:
    data[0] = (value >> 8) & 0xFF;
    data[1] = value & 0xFF;          // LSB
}

int32_t receive_int32(uint8_t* data) {
    return ((int32_t)data[0] << 24) |
 8007dcc:	6800      	ldr	r0, [r0, #0]
           ((int32_t)data[1] << 16) |
           ((int32_t)data[2] << 8) |
            (int32_t)data[3];
}
 8007dce:	ba00      	rev	r0, r0
 8007dd0:	4770      	bx	lr
	...

08007dd4 <_Z5motorPhh>:
void motor(uint8_t* data, uint8_t len) {
 8007dd4:	b510      	push	{r4, lr}
	cmd = data[0] & 0xF;
 8007dd6:	7802      	ldrb	r2, [r0, #0]
void motor(uint8_t* data, uint8_t len) {
 8007dd8:	4603      	mov	r3, r0
 8007dda:	f002 020f 	and.w	r2, r2, #15
 8007dde:	2a06      	cmp	r2, #6
 8007de0:	d83d      	bhi.n	8007e5e <_Z5motorPhh+0x8a>
 8007de2:	e8df f002 	tbb	[pc, r2]
 8007de6:	0c04      	.short	0x0c04
 8007de8:	1e191510 	.word	0x1e191510
 8007dec:	2b          	.byte	0x2b
 8007ded:	00          	.byte	0x00
	if (cmd == 0) Stepper_Move(receive_int32(data + 1), data[5]);
 8007dee:	3001      	adds	r0, #1
 8007df0:	f7ff ffec 	bl	8007dcc <_Z13receive_int32Ph>
}
 8007df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (cmd == 0) Stepper_Move(receive_int32(data + 1), data[5]);
 8007df8:	7959      	ldrb	r1, [r3, #5]
 8007dfa:	f000 b857 	b.w	8007eac <_Z12Stepper_Movemh>
}
 8007dfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 1) Stepper_Stop();
 8007e02:	f000 b871 	b.w	8007ee8 <_Z12Stepper_Stopv>
	else if (cmd == 2) Stepper_Enable(data[1]);
 8007e06:	7840      	ldrb	r0, [r0, #1]
}
 8007e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 2) Stepper_Enable(data[1]);
 8007e0c:	f000 b89c 	b.w	8007f48 <_Z14Stepper_Enableh>
}
 8007e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 3) Stepper_Reset();
 8007e14:	f000 b8a2 	b.w	8007f5c <_Z13Stepper_Resetv>
	else if (cmd == 4) Stepper_SetSpeed(data[1]);
 8007e18:	7840      	ldrb	r0, [r0, #1]
}
 8007e1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 4) Stepper_SetSpeed(data[1]);
 8007e1e:	f000 b8b3 	b.w	8007f88 <_Z16Stepper_SetSpeedm>
		send[0] = cmd;
 8007e22:	2305      	movs	r3, #5
		CAN_Tx(send, 8, send[7]);
 8007e24:	2108      	movs	r1, #8
		send[0] = cmd;
 8007e26:	480e      	ldr	r0, [pc, #56]	@ (8007e60 <_Z5motorPhh+0x8c>)
 8007e28:	7003      	strb	r3, [r0, #0]
		send[1] = stepper.is_running;
 8007e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8007e64 <_Z5motorPhh+0x90>)
		CAN_Tx(send, 8, send[7]);
 8007e2c:	79c2      	ldrb	r2, [r0, #7]
		send[1] = stepper.is_running;
 8007e2e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8007e32:	7043      	strb	r3, [r0, #1]
}
 8007e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		CAN_Tx(send, 8, send[7]);
 8007e38:	f7ff bf8e 	b.w	8007d58 <_Z6CAN_TxPhht>
		send[0] = cmd;
 8007e3c:	2306      	movs	r3, #6
 8007e3e:	4c08      	ldr	r4, [pc, #32]	@ (8007e60 <_Z5motorPhh+0x8c>)
 8007e40:	7023      	strb	r3, [r4, #0]
		send[1] = stepper.location_steps < 0 ? -1 : 1;
 8007e42:	4b08      	ldr	r3, [pc, #32]	@ (8007e64 <_Z5motorPhh+0x90>)
		send_int32(stepper.location_steps, send + 2);
 8007e44:	1ca1      	adds	r1, r4, #2
		send[1] = stepper.location_steps < 0 ? -1 : 1;
 8007e46:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	bfac      	ite	ge
 8007e4c:	2301      	movge	r3, #1
 8007e4e:	23ff      	movlt	r3, #255	@ 0xff
 8007e50:	7063      	strb	r3, [r4, #1]
		send_int32(stepper.location_steps, send + 2);
 8007e52:	f7ff ffb3 	bl	8007dbc <_Z10send_int32lPh>
		CAN_Tx(send, 8, send[7]);
 8007e56:	2108      	movs	r1, #8
 8007e58:	4620      	mov	r0, r4
 8007e5a:	79e2      	ldrb	r2, [r4, #7]
 8007e5c:	e7ea      	b.n	8007e34 <_Z5motorPhh+0x60>
}
 8007e5e:	bd10      	pop	{r4, pc}
 8007e60:	200005dc 	.word	0x200005dc
 8007e64:	200005e4 	.word	0x200005e4

08007e68 <_Z12Stepper_InitP17TIM_HandleTypeDef>:
#include "stdio.h"

Stepper stepper;

void Stepper_Init(TIM_HandleTypeDef *htim) {
	stepper.htim_stepper = htim;
 8007e68:	4b0d      	ldr	r3, [pc, #52]	@ (8007ea0 <_Z12Stepper_InitP17TIM_HandleTypeDef+0x38>)

    stepper.STEP_PORT = GPIOB;
 8007e6a:	490e      	ldr	r1, [pc, #56]	@ (8007ea4 <_Z12Stepper_InitP17TIM_HandleTypeDef+0x3c>)
void Stepper_Init(TIM_HandleTypeDef *htim) {
 8007e6c:	b410      	push	{r4}
    stepper.STEP_PIN = GPIO_PIN_0;
    stepper.DIR_PORT = GPIOB;
 8007e6e:	60d9      	str	r1, [r3, #12]
    stepper.STEP_PORT = GPIOB;
 8007e70:	6059      	str	r1, [r3, #4]
    stepper.DIR_PIN = GPIO_PIN_1;
 8007e72:	2102      	movs	r1, #2
 8007e74:	8219      	strh	r1, [r3, #16]
    stepper.ENN_PORT = GPIOA;
 8007e76:	490c      	ldr	r1, [pc, #48]	@ (8007ea8 <_Z12Stepper_InitP17TIM_HandleTypeDef+0x40>)
    stepper.STEP_PIN = GPIO_PIN_0;
 8007e78:	2401      	movs	r4, #1
    stepper.ENN_PORT = GPIOA;
 8007e7a:	6159      	str	r1, [r3, #20]
    stepper.ENN_PIN = GPIO_PIN_6;
 8007e7c:	2140      	movs	r1, #64	@ 0x40
 8007e7e:	8319      	strh	r1, [r3, #24]

    stepper.steps_to_go = 0;
 8007e80:	2100      	movs	r1, #0
    stepper.current_steps = 0;
    stepper.location_steps = 0;

    stepper.dir = 0;
 8007e82:	8519      	strh	r1, [r3, #40]	@ 0x28
    stepper.current_steps = 0;
 8007e84:	e9c3 1107 	strd	r1, r1, [r3, #28]
    stepper.location_steps = 0;
 8007e88:	6259      	str	r1, [r3, #36]	@ 0x24
    stepper.is_running = 0;
    stepper.step_period = 70;  // Initial period
 8007e8a:	2146      	movs	r1, #70	@ 0x46
    stepper.STEP_PIN = GPIO_PIN_0;
 8007e8c:	811c      	strh	r4, [r3, #8]
    stepper.step_period = 70;  // Initial period
 8007e8e:	62d9      	str	r1, [r3, #44]	@ 0x2c
	stepper.htim_stepper = htim;
 8007e90:	6018      	str	r0, [r3, #0]

    // Timer setup example (modify based on your clock)
    htim -> Init.Period = stepper.step_period - 1;
 8007e92:	2345      	movs	r3, #69	@ 0x45
 8007e94:	60c3      	str	r3, [r0, #12]
    htim -> Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007e96:	2380      	movs	r3, #128	@ 0x80
    HAL_TIM_Base_Init(htim);
}
 8007e98:	bc10      	pop	{r4}
    htim -> Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007e9a:	6183      	str	r3, [r0, #24]
    HAL_TIM_Base_Init(htim);
 8007e9c:	f7fe ba74 	b.w	8006388 <HAL_TIM_Base_Init>
 8007ea0:	200005e4 	.word	0x200005e4
 8007ea4:	40010c00 	.word	0x40010c00
 8007ea8:	40010800 	.word	0x40010800

08007eac <_Z12Stepper_Movemh>:

void Stepper_Move(uint32_t steps, uint8_t dir) {
 8007eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!stepper.is_running) {
 8007eae:	4c0d      	ldr	r4, [pc, #52]	@ (8007ee4 <_Z12Stepper_Movemh+0x38>)
void Stepper_Move(uint32_t steps, uint8_t dir) {
 8007eb0:	4606      	mov	r6, r0
	if (!stepper.is_running) {
 8007eb2:	f894 7029 	ldrb.w	r7, [r4, #41]	@ 0x29
 8007eb6:	b99f      	cbnz	r7, 8007ee0 <_Z12Stepper_Movemh+0x34>
		HAL_GPIO_WritePin(stepper.DIR_PORT, stepper.DIR_PIN, dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8007eb8:	1e0d      	subs	r5, r1, #0
 8007eba:	bf18      	it	ne
 8007ebc:	2501      	movne	r5, #1
 8007ebe:	68e0      	ldr	r0, [r4, #12]
 8007ec0:	462a      	mov	r2, r5
 8007ec2:	8a21      	ldrh	r1, [r4, #16]
 8007ec4:	f7fb f95a 	bl	800317c <HAL_GPIO_WritePin>
		stepper.steps_to_go = steps;
		stepper.current_steps = 0;
		stepper.dir = dir ? 1 : 0;
		stepper.is_running = 1;
 8007ec8:	2301      	movs	r3, #1
		stepper.dir = dir ? 1 : 0;
 8007eca:	f884 5028 	strb.w	r5, [r4, #40]	@ 0x28
		stepper.is_running = 1;
 8007ece:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
		stepper.current_steps = 0;
 8007ed2:	e9c4 6707 	strd	r6, r7, [r4, #28]

		HAL_TIM_Base_Start_IT(stepper.htim_stepper);
 8007ed6:	6820      	ldr	r0, [r4, #0]
	}
}
 8007ed8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		HAL_TIM_Base_Start_IT(stepper.htim_stepper);
 8007edc:	f7fe baee 	b.w	80064bc <HAL_TIM_Base_Start_IT>
}
 8007ee0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	200005e4 	.word	0x200005e4

08007ee8 <_Z12Stepper_Stopv>:

void Stepper_Stop() {
	stepper.current_steps = stepper.steps_to_go;
 8007ee8:	4b01      	ldr	r3, [pc, #4]	@ (8007ef0 <_Z12Stepper_Stopv+0x8>)
 8007eea:	69da      	ldr	r2, [r3, #28]
 8007eec:	621a      	str	r2, [r3, #32]
}
 8007eee:	4770      	bx	lr
 8007ef0:	200005e4 	.word	0x200005e4

08007ef4 <_Z21Stepper_TIM_Interruptv>:

void Stepper_TIM_Interrupt() {
 8007ef4:	b510      	push	{r4, lr}
	if (stepper.is_running) {
 8007ef6:	4c13      	ldr	r4, [pc, #76]	@ (8007f44 <_Z21Stepper_TIM_Interruptv+0x50>)
 8007ef8:	f894 3029 	ldrb.w	r3, [r4, #41]	@ 0x29
 8007efc:	b1b3      	cbz	r3, 8007f2c <_Z21Stepper_TIM_Interruptv+0x38>
		if (stepper.current_steps < stepper.steps_to_go) {
 8007efe:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8007f02:	429a      	cmp	r2, r3
 8007f04:	d216      	bcs.n	8007f34 <_Z21Stepper_TIM_Interruptv+0x40>
			// Toggle step pin
			HAL_GPIO_WritePin(stepper.STEP_PORT, stepper.STEP_PIN, GPIO_PIN_SET);
 8007f06:	2201      	movs	r2, #1
 8007f08:	8921      	ldrh	r1, [r4, #8]
 8007f0a:	6860      	ldr	r0, [r4, #4]
 8007f0c:	f7fb f936 	bl	800317c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(stepper.STEP_PORT, stepper.STEP_PIN, GPIO_PIN_RESET);
 8007f10:	2200      	movs	r2, #0
 8007f12:	8921      	ldrh	r1, [r4, #8]
 8007f14:	6860      	ldr	r0, [r4, #4]
 8007f16:	f7fb f931 	bl	800317c <HAL_GPIO_WritePin>

			stepper.current_steps++;
 8007f1a:	6a23      	ldr	r3, [r4, #32]
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	6223      	str	r3, [r4, #32]
			stepper.dir ? stepper.location_steps++ : stepper.location_steps--;
 8007f20:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8007f24:	b11b      	cbz	r3, 8007f2e <_Z21Stepper_TIM_Interruptv+0x3a>
 8007f26:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007f28:	3301      	adds	r3, #1
 8007f2a:	6263      	str	r3, [r4, #36]	@ 0x24
			// Movement complete
			stepper.is_running = 0;
			HAL_TIM_Base_Stop_IT(stepper.htim_stepper);
		}
	}
}
 8007f2c:	bd10      	pop	{r4, pc}
			stepper.dir ? stepper.location_steps++ : stepper.location_steps--;
 8007f2e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007f30:	3b01      	subs	r3, #1
 8007f32:	e7fa      	b.n	8007f2a <_Z21Stepper_TIM_Interruptv+0x36>
			stepper.is_running = 0;
 8007f34:	2300      	movs	r3, #0
 8007f36:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
			HAL_TIM_Base_Stop_IT(stepper.htim_stepper);
 8007f3a:	6820      	ldr	r0, [r4, #0]
}
 8007f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			HAL_TIM_Base_Stop_IT(stepper.htim_stepper);
 8007f40:	f7fe bb0e 	b.w	8006560 <HAL_TIM_Base_Stop_IT>
 8007f44:	200005e4 	.word	0x200005e4

08007f48 <_Z14Stepper_Enableh>:




void Stepper_Enable(uint8_t toggle) {
	HAL_GPIO_WritePin(stepper.ENN_PORT, stepper.ENN_PIN,
 8007f48:	fab0 f280 	clz	r2, r0
 8007f4c:	4b02      	ldr	r3, [pc, #8]	@ (8007f58 <_Z14Stepper_Enableh+0x10>)
 8007f4e:	0952      	lsrs	r2, r2, #5
 8007f50:	8b19      	ldrh	r1, [r3, #24]
 8007f52:	6958      	ldr	r0, [r3, #20]
 8007f54:	f7fb b912 	b.w	800317c <HAL_GPIO_WritePin>
 8007f58:	200005e4 	.word	0x200005e4

08007f5c <_Z13Stepper_Resetv>:
			toggle ? GPIO_PIN_RESET : GPIO_PIN_SET);
}

void Stepper_Reset() {
 8007f5c:	b507      	push	{r0, r1, r2, lr}
	Stepper_Enable(0);
 8007f5e:	2000      	movs	r0, #0
 8007f60:	f7ff fff2 	bl	8007f48 <_Z14Stepper_Enableh>
	for (volatile uint8_t i = 0; i < 10; i++);
 8007f64:	2300      	movs	r3, #0
 8007f66:	f88d 3007 	strb.w	r3, [sp, #7]
 8007f6a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007f6e:	2b09      	cmp	r3, #9
 8007f70:	d905      	bls.n	8007f7e <_Z13Stepper_Resetv+0x22>
	Stepper_Enable(1);
 8007f72:	2001      	movs	r0, #1
}
 8007f74:	b003      	add	sp, #12
 8007f76:	f85d eb04 	ldr.w	lr, [sp], #4
	Stepper_Enable(1);
 8007f7a:	f7ff bfe5 	b.w	8007f48 <_Z14Stepper_Enableh>
	for (volatile uint8_t i = 0; i < 10; i++);
 8007f7e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007f82:	3301      	adds	r3, #1
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	e7ee      	b.n	8007f66 <_Z13Stepper_Resetv+0xa>

08007f88 <_Z16Stepper_SetSpeedm>:

void Stepper_SetSpeed(uint32_t steps_per_second) {
    if(steps_per_second > 0) {
 8007f88:	b130      	cbz	r0, 8007f98 <_Z16Stepper_SetSpeedm+0x10>
//        stepper1.step_period = (SystemCoreClock / 16) / steps_per_second;
    	stepper.step_period = steps_per_second;
 8007f8a:	4b04      	ldr	r3, [pc, #16]	@ (8007f9c <_Z16Stepper_SetSpeedm+0x14>)
 8007f8c:	62d8      	str	r0, [r3, #44]	@ 0x2c
        __HAL_TIM_SET_AUTORELOAD(stepper.htim_stepper, stepper.step_period - 1);
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	3801      	subs	r0, #1
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	62d0      	str	r0, [r2, #44]	@ 0x2c
 8007f96:	60d8      	str	r0, [r3, #12]
    }
}
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	200005e4 	.word	0x200005e4

08007fa0 <_Z16MT6701_StartReadv>:
//	if (HAL_I2C_IsDeviceReady(&hi2c1, MT6701_ADDR, 2, HAL_MAX_DELAY) != HAL_OK) {
//	    printf("MT6701 is not responding.\r\n");
//	    // Handle error: possibly try a software reset or bus recovery.
//	}

    if(mt6701.read_state == READ_COMPLETE) {
 8007fa0:	4a12      	ldr	r2, [pc, #72]	@ (8007fec <_Z16MT6701_StartReadv+0x4c>)
void MT6701_StartRead() {
 8007fa2:	b513      	push	{r0, r1, r4, lr}
    if(mt6701.read_state == READ_COMPLETE) {
 8007fa4:	7893      	ldrb	r3, [r2, #2]
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d11d      	bne.n	8007fe6 <_Z16MT6701_StartReadv+0x46>
        mt6701.read_state = READ_HIGH_BYTE;
 8007faa:	2300      	movs	r3, #0
 8007fac:	7093      	strb	r3, [r2, #2]
//        HAL_I2C_Mem_Read_DMA(&hi2c1, MT6701_ADDR, REG_ANGLE_HIGH,
//                             I2C_MEMADD_SIZE_8BIT, &mt6701.rx_buffer[0], 1);
        status = HAL_I2C_Mem_Read_DMA(&hi2c1, MT6701_ADDR, REG_ANGLE_HIGH,
 8007fae:	2301      	movs	r3, #1
 8007fb0:	4c0f      	ldr	r4, [pc, #60]	@ (8007ff0 <_Z16MT6701_StartReadv+0x50>)
 8007fb2:	210c      	movs	r1, #12
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	e9cd 2300 	strd	r2, r3, [sp]
 8007fba:	2203      	movs	r2, #3
 8007fbc:	f7fb fa66 	bl	800348c <HAL_I2C_Mem_Read_DMA>
                                     I2C_MEMADD_SIZE_8BIT, mt6701.rx_buffer, 1);

//        printf(", status: %d\n", status);

        uint32_t errorCode = hi2c1.ErrorCode;
 8007fc0:	6c24      	ldr	r4, [r4, #64]	@ 0x40

        // You can then print or act based on the specific error.
        // The exact definitions depend on your STM32 family.
        // Common examples:
        if (errorCode & HAL_I2C_ERROR_AF) {
 8007fc2:	0761      	lsls	r1, r4, #29
 8007fc4:	d502      	bpl.n	8007fcc <_Z16MT6701_StartReadv+0x2c>
            // Acknowledge Failure: The slave did not acknowledge the address.
            printf("I2C Error: Acknowledge Failure\r\n");
 8007fc6:	480b      	ldr	r0, [pc, #44]	@ (8007ff4 <_Z16MT6701_StartReadv+0x54>)
 8007fc8:	f000 fe82 	bl	8008cd0 <puts>
        }
        if (errorCode & HAL_I2C_ERROR_DMA) {
 8007fcc:	06e2      	lsls	r2, r4, #27
 8007fce:	d502      	bpl.n	8007fd6 <_Z16MT6701_StartReadv+0x36>
            // DMA Error: Problem with the DMA controller.
            printf("I2C Error: DMA Error\r\n");
 8007fd0:	4809      	ldr	r0, [pc, #36]	@ (8007ff8 <_Z16MT6701_StartReadv+0x58>)
 8007fd2:	f000 fe7d 	bl	8008cd0 <puts>
        }
        if (errorCode & HAL_I2C_ERROR_TIMEOUT) {
 8007fd6:	06a3      	lsls	r3, r4, #26
 8007fd8:	d505      	bpl.n	8007fe6 <_Z16MT6701_StartReadv+0x46>
            // Timeout Error: A blocking operation timed out.
            printf("I2C Error: Timeout\r\n");
 8007fda:	4808      	ldr	r0, [pc, #32]	@ (8007ffc <_Z16MT6701_StartReadv+0x5c>)
        }
    }

//    HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout)
//    HAL_I2C_Mem_Read_DMA(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size)
}
 8007fdc:	b002      	add	sp, #8
 8007fde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            printf("I2C Error: Timeout\r\n");
 8007fe2:	f000 be75 	b.w	8008cd0 <puts>
}
 8007fe6:	b002      	add	sp, #8
 8007fe8:	bd10      	pop	{r4, pc}
 8007fea:	bf00      	nop
 8007fec:	20000616 	.word	0x20000616
 8007ff0:	20000508 	.word	0x20000508
 8007ff4:	0800ace2 	.word	0x0800ace2
 8007ff8:	0800ad02 	.word	0x0800ad02
 8007ffc:	0800ad18 	.word	0x0800ad18

08008000 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8008000:	b507      	push	{r0, r1, r2, lr}
	if(mt6701.read_state == READ_HIGH_BYTE) {
 8008002:	4a0e      	ldr	r2, [pc, #56]	@ (800803c <HAL_I2C_MemRxCpltCallback+0x3c>)
 8008004:	7893      	ldrb	r3, [r2, #2]
 8008006:	b963      	cbnz	r3, 8008022 <HAL_I2C_MemRxCpltCallback+0x22>
		// High byte is done, now read low byte

		mt6701.read_state = READ_LOW_BYTE;
 8008008:	2301      	movs	r3, #1
 800800a:	7093      	strb	r3, [r2, #2]
		HAL_I2C_Mem_Read_DMA(&hi2c1, MT6701_ADDR, REG_ANGLE_LOW,
 800800c:	441a      	add	r2, r3
 800800e:	9200      	str	r2, [sp, #0]
 8008010:	210c      	movs	r1, #12
 8008012:	2204      	movs	r2, #4
 8008014:	480a      	ldr	r0, [pc, #40]	@ (8008040 <HAL_I2C_MemRxCpltCallback+0x40>)
 8008016:	9301      	str	r3, [sp, #4]
 8008018:	f7fb fa38 	bl	800348c <HAL_I2C_Mem_Read_DMA>
		// Both bytes are read, mark as complete
		mt6701.read_state = READ_COMPLETE;
		raw_angle = ((uint16_t)mt6701.rx_buffer[0] << 6) | (mt6701.rx_buffer[1] >> 2);
//		MT6701_StartRead();
	}
}
 800801c:	b003      	add	sp, #12
 800801e:	f85d fb04 	ldr.w	pc, [sp], #4
	} else if (mt6701.read_state == READ_LOW_BYTE) {
 8008022:	7893      	ldrb	r3, [r2, #2]
 8008024:	2b01      	cmp	r3, #1
 8008026:	d1f9      	bne.n	800801c <HAL_I2C_MemRxCpltCallback+0x1c>
		mt6701.read_state = READ_COMPLETE;
 8008028:	2302      	movs	r3, #2
 800802a:	7093      	strb	r3, [r2, #2]
		raw_angle = ((uint16_t)mt6701.rx_buffer[0] << 6) | (mt6701.rx_buffer[1] >> 2);
 800802c:	7853      	ldrb	r3, [r2, #1]
 800802e:	7811      	ldrb	r1, [r2, #0]
 8008030:	089b      	lsrs	r3, r3, #2
 8008032:	4a04      	ldr	r2, [pc, #16]	@ (8008044 <HAL_I2C_MemRxCpltCallback+0x44>)
 8008034:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8008038:	8013      	strh	r3, [r2, #0]
}
 800803a:	e7ef      	b.n	800801c <HAL_I2C_MemRxCpltCallback+0x1c>
 800803c:	20000616 	.word	0x20000616
 8008040:	20000508 	.word	0x20000508
 8008044:	20000614 	.word	0x20000614

08008048 <_Z11reverseDatam>:
        right_shift = (DATA_SIZE - i - 1) * 8;
        left_shift = i * 8;
        reversed_data |= ((data >> right_shift) & 0xFF) << left_shift;
    }
    return reversed_data;
}
 8008048:	ba00      	rev	r0, r0
 800804a:	4770      	bx	lr

0800804c <_Z5writehm>:
    }
    printf("\n");
}

void write(uint8_t register_address, uint32_t data)
{
 800804c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	WriteReplyDatagram write_datagram;
    write_datagram.bytes = 0;
 800804e:	2500      	movs	r5, #0
    write_datagram.sync = SYNC;
 8008050:	2205      	movs	r2, #5
    write_datagram.serial_address = 0x00;
    write_datagram.register_address = register_address;
 8008052:	f060 037f 	orn	r3, r0, #127	@ 0x7f
    write_datagram.rw = RW_WRITE;
    write_datagram.data = reverseData(data);
 8008056:	4608      	mov	r0, r1
 8008058:	f7ff fff6 	bl	8008048 <_Z11reverseDatam>
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 800805c:	2100      	movs	r1, #0
    write_datagram.sync = SYNC;
 800805e:	f362 0503 	bfi	r5, r2, #0, #4
    write_datagram.register_address = register_address;
 8008062:	f363 4517 	bfi	r5, r3, #16, #8
    write_datagram.data = reverseData(data);
 8008066:	f360 651f 	bfi	r5, r0, #24, #8
 800806a:	0a00      	lsrs	r0, r0, #8
 800806c:	4606      	mov	r6, r0
    uint8_t crc = 0;
 800806e:	460b      	mov	r3, r1
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 8008070:	f1c1 0720 	rsb	r7, r1, #32
 8008074:	f1a1 0420 	sub.w	r4, r1, #32
 8008078:	fa25 f201 	lsr.w	r2, r5, r1
 800807c:	fa00 f707 	lsl.w	r7, r0, r7
 8008080:	fa20 f404 	lsr.w	r4, r0, r4
 8008084:	433a      	orrs	r2, r7
 8008086:	4322      	orrs	r2, r4
 8008088:	2408      	movs	r4, #8
 800808a:	b2d2      	uxtb	r2, r2
            if ((crc >> 7) ^ (byte & 0x01))
 800808c:	f002 0701 	and.w	r7, r2, #1
 8008090:	ebb7 1fd3 	cmp.w	r7, r3, lsr #7
        for (uint8_t j=0; j<8; ++j)
 8008094:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8008098:	ea4f 0343 	mov.w	r3, r3, lsl #1
                crc = (crc << 1) ^ 0x07;
 800809c:	bf18      	it	ne
 800809e:	f083 0307 	eorne.w	r3, r3, #7
        for (uint8_t j=0; j<8; ++j)
 80080a2:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
                crc = crc << 1;
 80080a6:	b2db      	uxtb	r3, r3
            byte = byte >> 1;
 80080a8:	ea4f 0252 	mov.w	r2, r2, lsr #1
        for (uint8_t j=0; j<8; ++j)
 80080ac:	d1ee      	bne.n	800808c <_Z5writehm+0x40>
    for (uint8_t i=0; i<(datagram_size - 1); ++i)
 80080ae:	3108      	adds	r1, #8
 80080b0:	2938      	cmp	r1, #56	@ 0x38
 80080b2:	d1dd      	bne.n	8008070 <_Z5writehm+0x24>
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 80080b4:	4f0e      	ldr	r7, [pc, #56]	@ (80080f0 <_Z5writehm+0xa4>)
    write_datagram.crc = calculateCrc(write_datagram, WRITE_REPLY_DATAGRAM_SIZE);
 80080b6:	f363 661f 	bfi	r6, r3, #24, #8
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 80080ba:	f1c4 0120 	rsb	r1, r4, #32
 80080be:	f1a4 0220 	sub.w	r2, r4, #32
 80080c2:	fa25 f304 	lsr.w	r3, r5, r4
 80080c6:	fa06 f101 	lsl.w	r1, r6, r1
 80080ca:	430b      	orrs	r3, r1
 80080cc:	fa26 f202 	lsr.w	r2, r6, r2
 80080d0:	4313      	orrs	r3, r2
 80080d2:	f88d 3007 	strb.w	r3, [sp, #7]
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 80080d6:	2201      	movs	r2, #1
 80080d8:	2364      	movs	r3, #100	@ 0x64
 80080da:	4638      	mov	r0, r7
 80080dc:	f10d 0107 	add.w	r1, sp, #7
    for (uint8_t i=0; i<datagram_size; ++i)
 80080e0:	3408      	adds	r4, #8
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 80080e2:	f7fe fe0b 	bl	8006cfc <HAL_UART_Transmit>
    for (uint8_t i=0; i<datagram_size; ++i)
 80080e6:	2c40      	cmp	r4, #64	@ 0x40
 80080e8:	d1e7      	bne.n	80080ba <_Z5writehm+0x6e>

//    print_bin64(write_datagram.bytes);
    sendDatagramUnidirectional(write_datagram, WRITE_REPLY_DATAGRAM_SIZE);
}
 80080ea:	b003      	add	sp, #12
 80080ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080ee:	bf00      	nop
 80080f0:	20000318 	.word	0x20000318

080080f4 <_Z10gconfSetupR12GlobalConfig>:
    gc.bytes                = 0;
 80080f4:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 80080f8:	6001      	str	r1, [r0, #0]
    write(ADDRESS_GCONF, gc.bytes);
 80080fa:	2000      	movs	r0, #0
 80080fc:	f7ff bfa6 	b.w	800804c <_Z5writehm>

08008100 <_Z10cconfSetupR13ChopperConfigh>:
	cc.bytes = 0;
 8008100:	f248 0343 	movw	r3, #32835	@ 0x8043
	cc.mres		= ustep;
 8008104:	f001 010f 	and.w	r1, r1, #15
 8008108:	f041 0110 	orr.w	r1, r1, #16
	cc.bytes = 0;
 800810c:	6003      	str	r3, [r0, #0]
	cc.mres		= ustep;
 800810e:	70c1      	strb	r1, [r0, #3]
	write(ADDRESS_CHOPCONF, cc.bytes);
 8008110:	6801      	ldr	r1, [r0, #0]
 8008112:	206c      	movs	r0, #108	@ 0x6c
 8008114:	f7ff bf9a 	b.w	800804c <_Z5writehm>

08008118 <_Z12currentSetupR13DriverCurrenthh>:
	dc.bytes	= 0;
 8008118:	2300      	movs	r3, #0
	dc.ihold	= hold;
 800811a:	f002 021f 	and.w	r2, r2, #31
 800811e:	f001 011f 	and.w	r1, r1, #31
 8008122:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
	dc.bytes	= 0;
 8008126:	6003      	str	r3, [r0, #0]
	dc.ihold	= hold;
 8008128:	8001      	strh	r1, [r0, #0]
	write(ADDRESS_IHOLD_IRUN, dc.bytes);
 800812a:	6801      	ldr	r1, [r0, #0]
 800812c:	2010      	movs	r0, #16
 800812e:	f7ff bf8d 	b.w	800804c <_Z5writehm>

08008132 <_Z9coolSetupR10CoolConfig>:
	cs.bytes = 0;
 8008132:	f244 6145 	movw	r1, #17989	@ 0x4645
 8008136:	8001      	strh	r1, [r0, #0]
	write(ADDRESS_COOLCONF, cs.bytes);
 8008138:	2042      	movs	r0, #66	@ 0x42
 800813a:	f7ff bf87 	b.w	800804c <_Z5writehm>
	...

08008140 <_Z4readh>:
{
	ReadDatagram read_datagram;
	read_datagram.bytes = 0;
	read_datagram.sync = SYNC;
	read_datagram.serial_address = 0x00;
	read_datagram.register_address = register_address;
 8008140:	2200      	movs	r2, #0
{
 8008142:	b573      	push	{r0, r1, r4, r5, r6, lr}
	read_datagram.bytes = 0;
 8008144:	2505      	movs	r5, #5
    uint8_t crc = 0;
 8008146:	4613      	mov	r3, r2
	read_datagram.register_address = register_address;
 8008148:	f360 4516 	bfi	r5, r0, #16, #7
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 800814c:	2408      	movs	r4, #8
 800814e:	fa25 f102 	lsr.w	r1, r5, r2
 8008152:	b2c9      	uxtb	r1, r1
            if ((crc >> 7) ^ (byte & 0x01))
 8008154:	f001 0001 	and.w	r0, r1, #1
 8008158:	ebb0 1fd3 	cmp.w	r0, r3, lsr #7
        for (uint8_t j=0; j<8; ++j)
 800815c:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8008160:	ea4f 0343 	mov.w	r3, r3, lsl #1
                crc = (crc << 1) ^ 0x07;
 8008164:	bf18      	it	ne
 8008166:	f083 0307 	eorne.w	r3, r3, #7
        for (uint8_t j=0; j<8; ++j)
 800816a:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
                crc = crc << 1;
 800816e:	b2db      	uxtb	r3, r3
            byte = byte >> 1;
 8008170:	ea4f 0151 	mov.w	r1, r1, lsr #1
        for (uint8_t j=0; j<8; ++j)
 8008174:	d1ee      	bne.n	8008154 <_Z4readh+0x14>
    for (uint8_t i=0; i<(datagram_size - 1); ++i)
 8008176:	3208      	adds	r2, #8
 8008178:	2a18      	cmp	r2, #24
 800817a:	d1e7      	bne.n	800814c <_Z4readh+0xc>
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 800817c:	4e0c      	ldr	r6, [pc, #48]	@ (80081b0 <_Z4readh+0x70>)
	read_datagram.rw = RW_READ;
	read_datagram.crc = calculateCrc(read_datagram, READ_DATAGRAM_SIZE);
 800817e:	f363 651f 	bfi	r5, r3, #24, #8
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 8008182:	fa25 f304 	lsr.w	r3, r5, r4
 8008186:	f88d 3007 	strb.w	r3, [sp, #7]
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 800818a:	2201      	movs	r2, #1
 800818c:	2364      	movs	r3, #100	@ 0x64
 800818e:	4630      	mov	r0, r6
 8008190:	f10d 0107 	add.w	r1, sp, #7
    for (uint8_t i=0; i<datagram_size; ++i)
 8008194:	3408      	adds	r4, #8
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 8008196:	f7fe fdb1 	bl	8006cfc <HAL_UART_Transmit>
    for (uint8_t i=0; i<datagram_size; ++i)
 800819a:	2c20      	cmp	r4, #32
 800819c:	d1f1      	bne.n	8008182 <_Z4readh+0x42>

//	print_bin32(read_datagram.bytes);
    sendDatagramUnidirectional(read_datagram, READ_DATAGRAM_SIZE);
    HAL_UART_Receive_DMA(&huart3, uart_rx_buffer, 8);
 800819e:	2208      	movs	r2, #8
 80081a0:	4904      	ldr	r1, [pc, #16]	@ (80081b4 <_Z4readh+0x74>)
 80081a2:	4803      	ldr	r0, [pc, #12]	@ (80081b0 <_Z4readh+0x70>)
}
 80081a4:	b002      	add	sp, #8
 80081a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UART_Receive_DMA(&huart3, uart_rx_buffer, 8);
 80081aa:	f7fe be57 	b.w	8006e5c <HAL_UART_Receive_DMA>
 80081ae:	bf00      	nop
 80081b0:	20000318 	.word	0x20000318
 80081b4:	200001f5 	.word	0x200001f5

080081b8 <__cvt>:
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081be:	461d      	mov	r5, r3
 80081c0:	bfbb      	ittet	lt
 80081c2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80081c6:	461d      	movlt	r5, r3
 80081c8:	2300      	movge	r3, #0
 80081ca:	232d      	movlt	r3, #45	@ 0x2d
 80081cc:	b088      	sub	sp, #32
 80081ce:	4614      	mov	r4, r2
 80081d0:	bfb8      	it	lt
 80081d2:	4614      	movlt	r4, r2
 80081d4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80081d6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80081d8:	7013      	strb	r3, [r2, #0]
 80081da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80081dc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80081e0:	f023 0820 	bic.w	r8, r3, #32
 80081e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80081e8:	d005      	beq.n	80081f6 <__cvt+0x3e>
 80081ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80081ee:	d100      	bne.n	80081f2 <__cvt+0x3a>
 80081f0:	3601      	adds	r6, #1
 80081f2:	2302      	movs	r3, #2
 80081f4:	e000      	b.n	80081f8 <__cvt+0x40>
 80081f6:	2303      	movs	r3, #3
 80081f8:	aa07      	add	r2, sp, #28
 80081fa:	9204      	str	r2, [sp, #16]
 80081fc:	aa06      	add	r2, sp, #24
 80081fe:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008202:	e9cd 3600 	strd	r3, r6, [sp]
 8008206:	4622      	mov	r2, r4
 8008208:	462b      	mov	r3, r5
 800820a:	f000 fe41 	bl	8008e90 <_dtoa_r>
 800820e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008212:	4607      	mov	r7, r0
 8008214:	d119      	bne.n	800824a <__cvt+0x92>
 8008216:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008218:	07db      	lsls	r3, r3, #31
 800821a:	d50e      	bpl.n	800823a <__cvt+0x82>
 800821c:	eb00 0906 	add.w	r9, r0, r6
 8008220:	2200      	movs	r2, #0
 8008222:	2300      	movs	r3, #0
 8008224:	4620      	mov	r0, r4
 8008226:	4629      	mov	r1, r5
 8008228:	f7f8 fbc8 	bl	80009bc <__aeabi_dcmpeq>
 800822c:	b108      	cbz	r0, 8008232 <__cvt+0x7a>
 800822e:	f8cd 901c 	str.w	r9, [sp, #28]
 8008232:	2230      	movs	r2, #48	@ 0x30
 8008234:	9b07      	ldr	r3, [sp, #28]
 8008236:	454b      	cmp	r3, r9
 8008238:	d31e      	bcc.n	8008278 <__cvt+0xc0>
 800823a:	4638      	mov	r0, r7
 800823c:	9b07      	ldr	r3, [sp, #28]
 800823e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008240:	1bdb      	subs	r3, r3, r7
 8008242:	6013      	str	r3, [r2, #0]
 8008244:	b008      	add	sp, #32
 8008246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800824a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800824e:	eb00 0906 	add.w	r9, r0, r6
 8008252:	d1e5      	bne.n	8008220 <__cvt+0x68>
 8008254:	7803      	ldrb	r3, [r0, #0]
 8008256:	2b30      	cmp	r3, #48	@ 0x30
 8008258:	d10a      	bne.n	8008270 <__cvt+0xb8>
 800825a:	2200      	movs	r2, #0
 800825c:	2300      	movs	r3, #0
 800825e:	4620      	mov	r0, r4
 8008260:	4629      	mov	r1, r5
 8008262:	f7f8 fbab 	bl	80009bc <__aeabi_dcmpeq>
 8008266:	b918      	cbnz	r0, 8008270 <__cvt+0xb8>
 8008268:	f1c6 0601 	rsb	r6, r6, #1
 800826c:	f8ca 6000 	str.w	r6, [sl]
 8008270:	f8da 3000 	ldr.w	r3, [sl]
 8008274:	4499      	add	r9, r3
 8008276:	e7d3      	b.n	8008220 <__cvt+0x68>
 8008278:	1c59      	adds	r1, r3, #1
 800827a:	9107      	str	r1, [sp, #28]
 800827c:	701a      	strb	r2, [r3, #0]
 800827e:	e7d9      	b.n	8008234 <__cvt+0x7c>

08008280 <__exponent>:
 8008280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008282:	2900      	cmp	r1, #0
 8008284:	bfb6      	itet	lt
 8008286:	232d      	movlt	r3, #45	@ 0x2d
 8008288:	232b      	movge	r3, #43	@ 0x2b
 800828a:	4249      	neglt	r1, r1
 800828c:	2909      	cmp	r1, #9
 800828e:	7002      	strb	r2, [r0, #0]
 8008290:	7043      	strb	r3, [r0, #1]
 8008292:	dd29      	ble.n	80082e8 <__exponent+0x68>
 8008294:	f10d 0307 	add.w	r3, sp, #7
 8008298:	461d      	mov	r5, r3
 800829a:	270a      	movs	r7, #10
 800829c:	fbb1 f6f7 	udiv	r6, r1, r7
 80082a0:	461a      	mov	r2, r3
 80082a2:	fb07 1416 	mls	r4, r7, r6, r1
 80082a6:	3430      	adds	r4, #48	@ 0x30
 80082a8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80082ac:	460c      	mov	r4, r1
 80082ae:	2c63      	cmp	r4, #99	@ 0x63
 80082b0:	4631      	mov	r1, r6
 80082b2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80082b6:	dcf1      	bgt.n	800829c <__exponent+0x1c>
 80082b8:	3130      	adds	r1, #48	@ 0x30
 80082ba:	1e94      	subs	r4, r2, #2
 80082bc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80082c0:	4623      	mov	r3, r4
 80082c2:	1c41      	adds	r1, r0, #1
 80082c4:	42ab      	cmp	r3, r5
 80082c6:	d30a      	bcc.n	80082de <__exponent+0x5e>
 80082c8:	f10d 0309 	add.w	r3, sp, #9
 80082cc:	1a9b      	subs	r3, r3, r2
 80082ce:	42ac      	cmp	r4, r5
 80082d0:	bf88      	it	hi
 80082d2:	2300      	movhi	r3, #0
 80082d4:	3302      	adds	r3, #2
 80082d6:	4403      	add	r3, r0
 80082d8:	1a18      	subs	r0, r3, r0
 80082da:	b003      	add	sp, #12
 80082dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082de:	f813 6b01 	ldrb.w	r6, [r3], #1
 80082e2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80082e6:	e7ed      	b.n	80082c4 <__exponent+0x44>
 80082e8:	2330      	movs	r3, #48	@ 0x30
 80082ea:	3130      	adds	r1, #48	@ 0x30
 80082ec:	7083      	strb	r3, [r0, #2]
 80082ee:	70c1      	strb	r1, [r0, #3]
 80082f0:	1d03      	adds	r3, r0, #4
 80082f2:	e7f1      	b.n	80082d8 <__exponent+0x58>

080082f4 <_printf_float>:
 80082f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f8:	b091      	sub	sp, #68	@ 0x44
 80082fa:	460c      	mov	r4, r1
 80082fc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8008300:	4616      	mov	r6, r2
 8008302:	461f      	mov	r7, r3
 8008304:	4605      	mov	r5, r0
 8008306:	f000 fd21 	bl	8008d4c <_localeconv_r>
 800830a:	6803      	ldr	r3, [r0, #0]
 800830c:	4618      	mov	r0, r3
 800830e:	9308      	str	r3, [sp, #32]
 8008310:	f7f7 ff28 	bl	8000164 <strlen>
 8008314:	2300      	movs	r3, #0
 8008316:	930e      	str	r3, [sp, #56]	@ 0x38
 8008318:	f8d8 3000 	ldr.w	r3, [r8]
 800831c:	9009      	str	r0, [sp, #36]	@ 0x24
 800831e:	3307      	adds	r3, #7
 8008320:	f023 0307 	bic.w	r3, r3, #7
 8008324:	f103 0208 	add.w	r2, r3, #8
 8008328:	f894 a018 	ldrb.w	sl, [r4, #24]
 800832c:	f8d4 b000 	ldr.w	fp, [r4]
 8008330:	f8c8 2000 	str.w	r2, [r8]
 8008334:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008338:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800833c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800833e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008342:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008346:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800834a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800834e:	4b9c      	ldr	r3, [pc, #624]	@ (80085c0 <_printf_float+0x2cc>)
 8008350:	f7f8 fb66 	bl	8000a20 <__aeabi_dcmpun>
 8008354:	bb70      	cbnz	r0, 80083b4 <_printf_float+0xc0>
 8008356:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800835a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800835e:	4b98      	ldr	r3, [pc, #608]	@ (80085c0 <_printf_float+0x2cc>)
 8008360:	f7f8 fb40 	bl	80009e4 <__aeabi_dcmple>
 8008364:	bb30      	cbnz	r0, 80083b4 <_printf_float+0xc0>
 8008366:	2200      	movs	r2, #0
 8008368:	2300      	movs	r3, #0
 800836a:	4640      	mov	r0, r8
 800836c:	4649      	mov	r1, r9
 800836e:	f7f8 fb2f 	bl	80009d0 <__aeabi_dcmplt>
 8008372:	b110      	cbz	r0, 800837a <_printf_float+0x86>
 8008374:	232d      	movs	r3, #45	@ 0x2d
 8008376:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800837a:	4a92      	ldr	r2, [pc, #584]	@ (80085c4 <_printf_float+0x2d0>)
 800837c:	4b92      	ldr	r3, [pc, #584]	@ (80085c8 <_printf_float+0x2d4>)
 800837e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008382:	bf8c      	ite	hi
 8008384:	4690      	movhi	r8, r2
 8008386:	4698      	movls	r8, r3
 8008388:	2303      	movs	r3, #3
 800838a:	f04f 0900 	mov.w	r9, #0
 800838e:	6123      	str	r3, [r4, #16]
 8008390:	f02b 0304 	bic.w	r3, fp, #4
 8008394:	6023      	str	r3, [r4, #0]
 8008396:	4633      	mov	r3, r6
 8008398:	4621      	mov	r1, r4
 800839a:	4628      	mov	r0, r5
 800839c:	9700      	str	r7, [sp, #0]
 800839e:	aa0f      	add	r2, sp, #60	@ 0x3c
 80083a0:	f000 f9d4 	bl	800874c <_printf_common>
 80083a4:	3001      	adds	r0, #1
 80083a6:	f040 8090 	bne.w	80084ca <_printf_float+0x1d6>
 80083aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083ae:	b011      	add	sp, #68	@ 0x44
 80083b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b4:	4642      	mov	r2, r8
 80083b6:	464b      	mov	r3, r9
 80083b8:	4640      	mov	r0, r8
 80083ba:	4649      	mov	r1, r9
 80083bc:	f7f8 fb30 	bl	8000a20 <__aeabi_dcmpun>
 80083c0:	b148      	cbz	r0, 80083d6 <_printf_float+0xe2>
 80083c2:	464b      	mov	r3, r9
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	bfb8      	it	lt
 80083c8:	232d      	movlt	r3, #45	@ 0x2d
 80083ca:	4a80      	ldr	r2, [pc, #512]	@ (80085cc <_printf_float+0x2d8>)
 80083cc:	bfb8      	it	lt
 80083ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80083d2:	4b7f      	ldr	r3, [pc, #508]	@ (80085d0 <_printf_float+0x2dc>)
 80083d4:	e7d3      	b.n	800837e <_printf_float+0x8a>
 80083d6:	6863      	ldr	r3, [r4, #4]
 80083d8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80083dc:	1c5a      	adds	r2, r3, #1
 80083de:	d13f      	bne.n	8008460 <_printf_float+0x16c>
 80083e0:	2306      	movs	r3, #6
 80083e2:	6063      	str	r3, [r4, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80083ea:	6023      	str	r3, [r4, #0]
 80083ec:	9206      	str	r2, [sp, #24]
 80083ee:	aa0e      	add	r2, sp, #56	@ 0x38
 80083f0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80083f4:	aa0d      	add	r2, sp, #52	@ 0x34
 80083f6:	9203      	str	r2, [sp, #12]
 80083f8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80083fc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008400:	6863      	ldr	r3, [r4, #4]
 8008402:	4642      	mov	r2, r8
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	4628      	mov	r0, r5
 8008408:	464b      	mov	r3, r9
 800840a:	910a      	str	r1, [sp, #40]	@ 0x28
 800840c:	f7ff fed4 	bl	80081b8 <__cvt>
 8008410:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008412:	4680      	mov	r8, r0
 8008414:	2947      	cmp	r1, #71	@ 0x47
 8008416:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008418:	d128      	bne.n	800846c <_printf_float+0x178>
 800841a:	1cc8      	adds	r0, r1, #3
 800841c:	db02      	blt.n	8008424 <_printf_float+0x130>
 800841e:	6863      	ldr	r3, [r4, #4]
 8008420:	4299      	cmp	r1, r3
 8008422:	dd40      	ble.n	80084a6 <_printf_float+0x1b2>
 8008424:	f1aa 0a02 	sub.w	sl, sl, #2
 8008428:	fa5f fa8a 	uxtb.w	sl, sl
 800842c:	4652      	mov	r2, sl
 800842e:	3901      	subs	r1, #1
 8008430:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008434:	910d      	str	r1, [sp, #52]	@ 0x34
 8008436:	f7ff ff23 	bl	8008280 <__exponent>
 800843a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800843c:	4681      	mov	r9, r0
 800843e:	1813      	adds	r3, r2, r0
 8008440:	2a01      	cmp	r2, #1
 8008442:	6123      	str	r3, [r4, #16]
 8008444:	dc02      	bgt.n	800844c <_printf_float+0x158>
 8008446:	6822      	ldr	r2, [r4, #0]
 8008448:	07d2      	lsls	r2, r2, #31
 800844a:	d501      	bpl.n	8008450 <_printf_float+0x15c>
 800844c:	3301      	adds	r3, #1
 800844e:	6123      	str	r3, [r4, #16]
 8008450:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008454:	2b00      	cmp	r3, #0
 8008456:	d09e      	beq.n	8008396 <_printf_float+0xa2>
 8008458:	232d      	movs	r3, #45	@ 0x2d
 800845a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800845e:	e79a      	b.n	8008396 <_printf_float+0xa2>
 8008460:	2947      	cmp	r1, #71	@ 0x47
 8008462:	d1bf      	bne.n	80083e4 <_printf_float+0xf0>
 8008464:	2b00      	cmp	r3, #0
 8008466:	d1bd      	bne.n	80083e4 <_printf_float+0xf0>
 8008468:	2301      	movs	r3, #1
 800846a:	e7ba      	b.n	80083e2 <_printf_float+0xee>
 800846c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008470:	d9dc      	bls.n	800842c <_printf_float+0x138>
 8008472:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008476:	d118      	bne.n	80084aa <_printf_float+0x1b6>
 8008478:	2900      	cmp	r1, #0
 800847a:	6863      	ldr	r3, [r4, #4]
 800847c:	dd0b      	ble.n	8008496 <_printf_float+0x1a2>
 800847e:	6121      	str	r1, [r4, #16]
 8008480:	b913      	cbnz	r3, 8008488 <_printf_float+0x194>
 8008482:	6822      	ldr	r2, [r4, #0]
 8008484:	07d0      	lsls	r0, r2, #31
 8008486:	d502      	bpl.n	800848e <_printf_float+0x19a>
 8008488:	3301      	adds	r3, #1
 800848a:	440b      	add	r3, r1
 800848c:	6123      	str	r3, [r4, #16]
 800848e:	f04f 0900 	mov.w	r9, #0
 8008492:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008494:	e7dc      	b.n	8008450 <_printf_float+0x15c>
 8008496:	b913      	cbnz	r3, 800849e <_printf_float+0x1aa>
 8008498:	6822      	ldr	r2, [r4, #0]
 800849a:	07d2      	lsls	r2, r2, #31
 800849c:	d501      	bpl.n	80084a2 <_printf_float+0x1ae>
 800849e:	3302      	adds	r3, #2
 80084a0:	e7f4      	b.n	800848c <_printf_float+0x198>
 80084a2:	2301      	movs	r3, #1
 80084a4:	e7f2      	b.n	800848c <_printf_float+0x198>
 80084a6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80084aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084ac:	4299      	cmp	r1, r3
 80084ae:	db05      	blt.n	80084bc <_printf_float+0x1c8>
 80084b0:	6823      	ldr	r3, [r4, #0]
 80084b2:	6121      	str	r1, [r4, #16]
 80084b4:	07d8      	lsls	r0, r3, #31
 80084b6:	d5ea      	bpl.n	800848e <_printf_float+0x19a>
 80084b8:	1c4b      	adds	r3, r1, #1
 80084ba:	e7e7      	b.n	800848c <_printf_float+0x198>
 80084bc:	2900      	cmp	r1, #0
 80084be:	bfcc      	ite	gt
 80084c0:	2201      	movgt	r2, #1
 80084c2:	f1c1 0202 	rsble	r2, r1, #2
 80084c6:	4413      	add	r3, r2
 80084c8:	e7e0      	b.n	800848c <_printf_float+0x198>
 80084ca:	6823      	ldr	r3, [r4, #0]
 80084cc:	055a      	lsls	r2, r3, #21
 80084ce:	d407      	bmi.n	80084e0 <_printf_float+0x1ec>
 80084d0:	6923      	ldr	r3, [r4, #16]
 80084d2:	4642      	mov	r2, r8
 80084d4:	4631      	mov	r1, r6
 80084d6:	4628      	mov	r0, r5
 80084d8:	47b8      	blx	r7
 80084da:	3001      	adds	r0, #1
 80084dc:	d12b      	bne.n	8008536 <_printf_float+0x242>
 80084de:	e764      	b.n	80083aa <_printf_float+0xb6>
 80084e0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80084e4:	f240 80dc 	bls.w	80086a0 <_printf_float+0x3ac>
 80084e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80084ec:	2200      	movs	r2, #0
 80084ee:	2300      	movs	r3, #0
 80084f0:	f7f8 fa64 	bl	80009bc <__aeabi_dcmpeq>
 80084f4:	2800      	cmp	r0, #0
 80084f6:	d033      	beq.n	8008560 <_printf_float+0x26c>
 80084f8:	2301      	movs	r3, #1
 80084fa:	4631      	mov	r1, r6
 80084fc:	4628      	mov	r0, r5
 80084fe:	4a35      	ldr	r2, [pc, #212]	@ (80085d4 <_printf_float+0x2e0>)
 8008500:	47b8      	blx	r7
 8008502:	3001      	adds	r0, #1
 8008504:	f43f af51 	beq.w	80083aa <_printf_float+0xb6>
 8008508:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800850c:	4543      	cmp	r3, r8
 800850e:	db02      	blt.n	8008516 <_printf_float+0x222>
 8008510:	6823      	ldr	r3, [r4, #0]
 8008512:	07d8      	lsls	r0, r3, #31
 8008514:	d50f      	bpl.n	8008536 <_printf_float+0x242>
 8008516:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800851a:	4631      	mov	r1, r6
 800851c:	4628      	mov	r0, r5
 800851e:	47b8      	blx	r7
 8008520:	3001      	adds	r0, #1
 8008522:	f43f af42 	beq.w	80083aa <_printf_float+0xb6>
 8008526:	f04f 0900 	mov.w	r9, #0
 800852a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800852e:	f104 0a1a 	add.w	sl, r4, #26
 8008532:	45c8      	cmp	r8, r9
 8008534:	dc09      	bgt.n	800854a <_printf_float+0x256>
 8008536:	6823      	ldr	r3, [r4, #0]
 8008538:	079b      	lsls	r3, r3, #30
 800853a:	f100 8102 	bmi.w	8008742 <_printf_float+0x44e>
 800853e:	68e0      	ldr	r0, [r4, #12]
 8008540:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008542:	4298      	cmp	r0, r3
 8008544:	bfb8      	it	lt
 8008546:	4618      	movlt	r0, r3
 8008548:	e731      	b.n	80083ae <_printf_float+0xba>
 800854a:	2301      	movs	r3, #1
 800854c:	4652      	mov	r2, sl
 800854e:	4631      	mov	r1, r6
 8008550:	4628      	mov	r0, r5
 8008552:	47b8      	blx	r7
 8008554:	3001      	adds	r0, #1
 8008556:	f43f af28 	beq.w	80083aa <_printf_float+0xb6>
 800855a:	f109 0901 	add.w	r9, r9, #1
 800855e:	e7e8      	b.n	8008532 <_printf_float+0x23e>
 8008560:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008562:	2b00      	cmp	r3, #0
 8008564:	dc38      	bgt.n	80085d8 <_printf_float+0x2e4>
 8008566:	2301      	movs	r3, #1
 8008568:	4631      	mov	r1, r6
 800856a:	4628      	mov	r0, r5
 800856c:	4a19      	ldr	r2, [pc, #100]	@ (80085d4 <_printf_float+0x2e0>)
 800856e:	47b8      	blx	r7
 8008570:	3001      	adds	r0, #1
 8008572:	f43f af1a 	beq.w	80083aa <_printf_float+0xb6>
 8008576:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800857a:	ea59 0303 	orrs.w	r3, r9, r3
 800857e:	d102      	bne.n	8008586 <_printf_float+0x292>
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	07d9      	lsls	r1, r3, #31
 8008584:	d5d7      	bpl.n	8008536 <_printf_float+0x242>
 8008586:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800858a:	4631      	mov	r1, r6
 800858c:	4628      	mov	r0, r5
 800858e:	47b8      	blx	r7
 8008590:	3001      	adds	r0, #1
 8008592:	f43f af0a 	beq.w	80083aa <_printf_float+0xb6>
 8008596:	f04f 0a00 	mov.w	sl, #0
 800859a:	f104 0b1a 	add.w	fp, r4, #26
 800859e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085a0:	425b      	negs	r3, r3
 80085a2:	4553      	cmp	r3, sl
 80085a4:	dc01      	bgt.n	80085aa <_printf_float+0x2b6>
 80085a6:	464b      	mov	r3, r9
 80085a8:	e793      	b.n	80084d2 <_printf_float+0x1de>
 80085aa:	2301      	movs	r3, #1
 80085ac:	465a      	mov	r2, fp
 80085ae:	4631      	mov	r1, r6
 80085b0:	4628      	mov	r0, r5
 80085b2:	47b8      	blx	r7
 80085b4:	3001      	adds	r0, #1
 80085b6:	f43f aef8 	beq.w	80083aa <_printf_float+0xb6>
 80085ba:	f10a 0a01 	add.w	sl, sl, #1
 80085be:	e7ee      	b.n	800859e <_printf_float+0x2aa>
 80085c0:	7fefffff 	.word	0x7fefffff
 80085c4:	0800ad30 	.word	0x0800ad30
 80085c8:	0800ad2c 	.word	0x0800ad2c
 80085cc:	0800ad38 	.word	0x0800ad38
 80085d0:	0800ad34 	.word	0x0800ad34
 80085d4:	0800acc0 	.word	0x0800acc0
 80085d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80085da:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80085de:	4553      	cmp	r3, sl
 80085e0:	bfa8      	it	ge
 80085e2:	4653      	movge	r3, sl
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	4699      	mov	r9, r3
 80085e8:	dc36      	bgt.n	8008658 <_printf_float+0x364>
 80085ea:	f04f 0b00 	mov.w	fp, #0
 80085ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80085f2:	f104 021a 	add.w	r2, r4, #26
 80085f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80085f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80085fa:	eba3 0309 	sub.w	r3, r3, r9
 80085fe:	455b      	cmp	r3, fp
 8008600:	dc31      	bgt.n	8008666 <_printf_float+0x372>
 8008602:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008604:	459a      	cmp	sl, r3
 8008606:	dc3a      	bgt.n	800867e <_printf_float+0x38a>
 8008608:	6823      	ldr	r3, [r4, #0]
 800860a:	07da      	lsls	r2, r3, #31
 800860c:	d437      	bmi.n	800867e <_printf_float+0x38a>
 800860e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008610:	ebaa 0903 	sub.w	r9, sl, r3
 8008614:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008616:	ebaa 0303 	sub.w	r3, sl, r3
 800861a:	4599      	cmp	r9, r3
 800861c:	bfa8      	it	ge
 800861e:	4699      	movge	r9, r3
 8008620:	f1b9 0f00 	cmp.w	r9, #0
 8008624:	dc33      	bgt.n	800868e <_printf_float+0x39a>
 8008626:	f04f 0800 	mov.w	r8, #0
 800862a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800862e:	f104 0b1a 	add.w	fp, r4, #26
 8008632:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008634:	ebaa 0303 	sub.w	r3, sl, r3
 8008638:	eba3 0309 	sub.w	r3, r3, r9
 800863c:	4543      	cmp	r3, r8
 800863e:	f77f af7a 	ble.w	8008536 <_printf_float+0x242>
 8008642:	2301      	movs	r3, #1
 8008644:	465a      	mov	r2, fp
 8008646:	4631      	mov	r1, r6
 8008648:	4628      	mov	r0, r5
 800864a:	47b8      	blx	r7
 800864c:	3001      	adds	r0, #1
 800864e:	f43f aeac 	beq.w	80083aa <_printf_float+0xb6>
 8008652:	f108 0801 	add.w	r8, r8, #1
 8008656:	e7ec      	b.n	8008632 <_printf_float+0x33e>
 8008658:	4642      	mov	r2, r8
 800865a:	4631      	mov	r1, r6
 800865c:	4628      	mov	r0, r5
 800865e:	47b8      	blx	r7
 8008660:	3001      	adds	r0, #1
 8008662:	d1c2      	bne.n	80085ea <_printf_float+0x2f6>
 8008664:	e6a1      	b.n	80083aa <_printf_float+0xb6>
 8008666:	2301      	movs	r3, #1
 8008668:	4631      	mov	r1, r6
 800866a:	4628      	mov	r0, r5
 800866c:	920a      	str	r2, [sp, #40]	@ 0x28
 800866e:	47b8      	blx	r7
 8008670:	3001      	adds	r0, #1
 8008672:	f43f ae9a 	beq.w	80083aa <_printf_float+0xb6>
 8008676:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008678:	f10b 0b01 	add.w	fp, fp, #1
 800867c:	e7bb      	b.n	80085f6 <_printf_float+0x302>
 800867e:	4631      	mov	r1, r6
 8008680:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008684:	4628      	mov	r0, r5
 8008686:	47b8      	blx	r7
 8008688:	3001      	adds	r0, #1
 800868a:	d1c0      	bne.n	800860e <_printf_float+0x31a>
 800868c:	e68d      	b.n	80083aa <_printf_float+0xb6>
 800868e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008690:	464b      	mov	r3, r9
 8008692:	4631      	mov	r1, r6
 8008694:	4628      	mov	r0, r5
 8008696:	4442      	add	r2, r8
 8008698:	47b8      	blx	r7
 800869a:	3001      	adds	r0, #1
 800869c:	d1c3      	bne.n	8008626 <_printf_float+0x332>
 800869e:	e684      	b.n	80083aa <_printf_float+0xb6>
 80086a0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80086a4:	f1ba 0f01 	cmp.w	sl, #1
 80086a8:	dc01      	bgt.n	80086ae <_printf_float+0x3ba>
 80086aa:	07db      	lsls	r3, r3, #31
 80086ac:	d536      	bpl.n	800871c <_printf_float+0x428>
 80086ae:	2301      	movs	r3, #1
 80086b0:	4642      	mov	r2, r8
 80086b2:	4631      	mov	r1, r6
 80086b4:	4628      	mov	r0, r5
 80086b6:	47b8      	blx	r7
 80086b8:	3001      	adds	r0, #1
 80086ba:	f43f ae76 	beq.w	80083aa <_printf_float+0xb6>
 80086be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80086c2:	4631      	mov	r1, r6
 80086c4:	4628      	mov	r0, r5
 80086c6:	47b8      	blx	r7
 80086c8:	3001      	adds	r0, #1
 80086ca:	f43f ae6e 	beq.w	80083aa <_printf_float+0xb6>
 80086ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80086d2:	2200      	movs	r2, #0
 80086d4:	2300      	movs	r3, #0
 80086d6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80086da:	f7f8 f96f 	bl	80009bc <__aeabi_dcmpeq>
 80086de:	b9c0      	cbnz	r0, 8008712 <_printf_float+0x41e>
 80086e0:	4653      	mov	r3, sl
 80086e2:	f108 0201 	add.w	r2, r8, #1
 80086e6:	4631      	mov	r1, r6
 80086e8:	4628      	mov	r0, r5
 80086ea:	47b8      	blx	r7
 80086ec:	3001      	adds	r0, #1
 80086ee:	d10c      	bne.n	800870a <_printf_float+0x416>
 80086f0:	e65b      	b.n	80083aa <_printf_float+0xb6>
 80086f2:	2301      	movs	r3, #1
 80086f4:	465a      	mov	r2, fp
 80086f6:	4631      	mov	r1, r6
 80086f8:	4628      	mov	r0, r5
 80086fa:	47b8      	blx	r7
 80086fc:	3001      	adds	r0, #1
 80086fe:	f43f ae54 	beq.w	80083aa <_printf_float+0xb6>
 8008702:	f108 0801 	add.w	r8, r8, #1
 8008706:	45d0      	cmp	r8, sl
 8008708:	dbf3      	blt.n	80086f2 <_printf_float+0x3fe>
 800870a:	464b      	mov	r3, r9
 800870c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008710:	e6e0      	b.n	80084d4 <_printf_float+0x1e0>
 8008712:	f04f 0800 	mov.w	r8, #0
 8008716:	f104 0b1a 	add.w	fp, r4, #26
 800871a:	e7f4      	b.n	8008706 <_printf_float+0x412>
 800871c:	2301      	movs	r3, #1
 800871e:	4642      	mov	r2, r8
 8008720:	e7e1      	b.n	80086e6 <_printf_float+0x3f2>
 8008722:	2301      	movs	r3, #1
 8008724:	464a      	mov	r2, r9
 8008726:	4631      	mov	r1, r6
 8008728:	4628      	mov	r0, r5
 800872a:	47b8      	blx	r7
 800872c:	3001      	adds	r0, #1
 800872e:	f43f ae3c 	beq.w	80083aa <_printf_float+0xb6>
 8008732:	f108 0801 	add.w	r8, r8, #1
 8008736:	68e3      	ldr	r3, [r4, #12]
 8008738:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800873a:	1a5b      	subs	r3, r3, r1
 800873c:	4543      	cmp	r3, r8
 800873e:	dcf0      	bgt.n	8008722 <_printf_float+0x42e>
 8008740:	e6fd      	b.n	800853e <_printf_float+0x24a>
 8008742:	f04f 0800 	mov.w	r8, #0
 8008746:	f104 0919 	add.w	r9, r4, #25
 800874a:	e7f4      	b.n	8008736 <_printf_float+0x442>

0800874c <_printf_common>:
 800874c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008750:	4616      	mov	r6, r2
 8008752:	4698      	mov	r8, r3
 8008754:	688a      	ldr	r2, [r1, #8]
 8008756:	690b      	ldr	r3, [r1, #16]
 8008758:	4607      	mov	r7, r0
 800875a:	4293      	cmp	r3, r2
 800875c:	bfb8      	it	lt
 800875e:	4613      	movlt	r3, r2
 8008760:	6033      	str	r3, [r6, #0]
 8008762:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008766:	460c      	mov	r4, r1
 8008768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800876c:	b10a      	cbz	r2, 8008772 <_printf_common+0x26>
 800876e:	3301      	adds	r3, #1
 8008770:	6033      	str	r3, [r6, #0]
 8008772:	6823      	ldr	r3, [r4, #0]
 8008774:	0699      	lsls	r1, r3, #26
 8008776:	bf42      	ittt	mi
 8008778:	6833      	ldrmi	r3, [r6, #0]
 800877a:	3302      	addmi	r3, #2
 800877c:	6033      	strmi	r3, [r6, #0]
 800877e:	6825      	ldr	r5, [r4, #0]
 8008780:	f015 0506 	ands.w	r5, r5, #6
 8008784:	d106      	bne.n	8008794 <_printf_common+0x48>
 8008786:	f104 0a19 	add.w	sl, r4, #25
 800878a:	68e3      	ldr	r3, [r4, #12]
 800878c:	6832      	ldr	r2, [r6, #0]
 800878e:	1a9b      	subs	r3, r3, r2
 8008790:	42ab      	cmp	r3, r5
 8008792:	dc2b      	bgt.n	80087ec <_printf_common+0xa0>
 8008794:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008798:	6822      	ldr	r2, [r4, #0]
 800879a:	3b00      	subs	r3, #0
 800879c:	bf18      	it	ne
 800879e:	2301      	movne	r3, #1
 80087a0:	0692      	lsls	r2, r2, #26
 80087a2:	d430      	bmi.n	8008806 <_printf_common+0xba>
 80087a4:	4641      	mov	r1, r8
 80087a6:	4638      	mov	r0, r7
 80087a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80087ac:	47c8      	blx	r9
 80087ae:	3001      	adds	r0, #1
 80087b0:	d023      	beq.n	80087fa <_printf_common+0xae>
 80087b2:	6823      	ldr	r3, [r4, #0]
 80087b4:	6922      	ldr	r2, [r4, #16]
 80087b6:	f003 0306 	and.w	r3, r3, #6
 80087ba:	2b04      	cmp	r3, #4
 80087bc:	bf14      	ite	ne
 80087be:	2500      	movne	r5, #0
 80087c0:	6833      	ldreq	r3, [r6, #0]
 80087c2:	f04f 0600 	mov.w	r6, #0
 80087c6:	bf08      	it	eq
 80087c8:	68e5      	ldreq	r5, [r4, #12]
 80087ca:	f104 041a 	add.w	r4, r4, #26
 80087ce:	bf08      	it	eq
 80087d0:	1aed      	subeq	r5, r5, r3
 80087d2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80087d6:	bf08      	it	eq
 80087d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087dc:	4293      	cmp	r3, r2
 80087de:	bfc4      	itt	gt
 80087e0:	1a9b      	subgt	r3, r3, r2
 80087e2:	18ed      	addgt	r5, r5, r3
 80087e4:	42b5      	cmp	r5, r6
 80087e6:	d11a      	bne.n	800881e <_printf_common+0xd2>
 80087e8:	2000      	movs	r0, #0
 80087ea:	e008      	b.n	80087fe <_printf_common+0xb2>
 80087ec:	2301      	movs	r3, #1
 80087ee:	4652      	mov	r2, sl
 80087f0:	4641      	mov	r1, r8
 80087f2:	4638      	mov	r0, r7
 80087f4:	47c8      	blx	r9
 80087f6:	3001      	adds	r0, #1
 80087f8:	d103      	bne.n	8008802 <_printf_common+0xb6>
 80087fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008802:	3501      	adds	r5, #1
 8008804:	e7c1      	b.n	800878a <_printf_common+0x3e>
 8008806:	2030      	movs	r0, #48	@ 0x30
 8008808:	18e1      	adds	r1, r4, r3
 800880a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800880e:	1c5a      	adds	r2, r3, #1
 8008810:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008814:	4422      	add	r2, r4
 8008816:	3302      	adds	r3, #2
 8008818:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800881c:	e7c2      	b.n	80087a4 <_printf_common+0x58>
 800881e:	2301      	movs	r3, #1
 8008820:	4622      	mov	r2, r4
 8008822:	4641      	mov	r1, r8
 8008824:	4638      	mov	r0, r7
 8008826:	47c8      	blx	r9
 8008828:	3001      	adds	r0, #1
 800882a:	d0e6      	beq.n	80087fa <_printf_common+0xae>
 800882c:	3601      	adds	r6, #1
 800882e:	e7d9      	b.n	80087e4 <_printf_common+0x98>

08008830 <_printf_i>:
 8008830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008834:	7e0f      	ldrb	r7, [r1, #24]
 8008836:	4691      	mov	r9, r2
 8008838:	2f78      	cmp	r7, #120	@ 0x78
 800883a:	4680      	mov	r8, r0
 800883c:	460c      	mov	r4, r1
 800883e:	469a      	mov	sl, r3
 8008840:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008842:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008846:	d807      	bhi.n	8008858 <_printf_i+0x28>
 8008848:	2f62      	cmp	r7, #98	@ 0x62
 800884a:	d80a      	bhi.n	8008862 <_printf_i+0x32>
 800884c:	2f00      	cmp	r7, #0
 800884e:	f000 80d1 	beq.w	80089f4 <_printf_i+0x1c4>
 8008852:	2f58      	cmp	r7, #88	@ 0x58
 8008854:	f000 80b8 	beq.w	80089c8 <_printf_i+0x198>
 8008858:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800885c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008860:	e03a      	b.n	80088d8 <_printf_i+0xa8>
 8008862:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008866:	2b15      	cmp	r3, #21
 8008868:	d8f6      	bhi.n	8008858 <_printf_i+0x28>
 800886a:	a101      	add	r1, pc, #4	@ (adr r1, 8008870 <_printf_i+0x40>)
 800886c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008870:	080088c9 	.word	0x080088c9
 8008874:	080088dd 	.word	0x080088dd
 8008878:	08008859 	.word	0x08008859
 800887c:	08008859 	.word	0x08008859
 8008880:	08008859 	.word	0x08008859
 8008884:	08008859 	.word	0x08008859
 8008888:	080088dd 	.word	0x080088dd
 800888c:	08008859 	.word	0x08008859
 8008890:	08008859 	.word	0x08008859
 8008894:	08008859 	.word	0x08008859
 8008898:	08008859 	.word	0x08008859
 800889c:	080089db 	.word	0x080089db
 80088a0:	08008907 	.word	0x08008907
 80088a4:	08008995 	.word	0x08008995
 80088a8:	08008859 	.word	0x08008859
 80088ac:	08008859 	.word	0x08008859
 80088b0:	080089fd 	.word	0x080089fd
 80088b4:	08008859 	.word	0x08008859
 80088b8:	08008907 	.word	0x08008907
 80088bc:	08008859 	.word	0x08008859
 80088c0:	08008859 	.word	0x08008859
 80088c4:	0800899d 	.word	0x0800899d
 80088c8:	6833      	ldr	r3, [r6, #0]
 80088ca:	1d1a      	adds	r2, r3, #4
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	6032      	str	r2, [r6, #0]
 80088d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80088d8:	2301      	movs	r3, #1
 80088da:	e09c      	b.n	8008a16 <_printf_i+0x1e6>
 80088dc:	6833      	ldr	r3, [r6, #0]
 80088de:	6820      	ldr	r0, [r4, #0]
 80088e0:	1d19      	adds	r1, r3, #4
 80088e2:	6031      	str	r1, [r6, #0]
 80088e4:	0606      	lsls	r6, r0, #24
 80088e6:	d501      	bpl.n	80088ec <_printf_i+0xbc>
 80088e8:	681d      	ldr	r5, [r3, #0]
 80088ea:	e003      	b.n	80088f4 <_printf_i+0xc4>
 80088ec:	0645      	lsls	r5, r0, #25
 80088ee:	d5fb      	bpl.n	80088e8 <_printf_i+0xb8>
 80088f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80088f4:	2d00      	cmp	r5, #0
 80088f6:	da03      	bge.n	8008900 <_printf_i+0xd0>
 80088f8:	232d      	movs	r3, #45	@ 0x2d
 80088fa:	426d      	negs	r5, r5
 80088fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008900:	230a      	movs	r3, #10
 8008902:	4858      	ldr	r0, [pc, #352]	@ (8008a64 <_printf_i+0x234>)
 8008904:	e011      	b.n	800892a <_printf_i+0xfa>
 8008906:	6821      	ldr	r1, [r4, #0]
 8008908:	6833      	ldr	r3, [r6, #0]
 800890a:	0608      	lsls	r0, r1, #24
 800890c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008910:	d402      	bmi.n	8008918 <_printf_i+0xe8>
 8008912:	0649      	lsls	r1, r1, #25
 8008914:	bf48      	it	mi
 8008916:	b2ad      	uxthmi	r5, r5
 8008918:	2f6f      	cmp	r7, #111	@ 0x6f
 800891a:	6033      	str	r3, [r6, #0]
 800891c:	bf14      	ite	ne
 800891e:	230a      	movne	r3, #10
 8008920:	2308      	moveq	r3, #8
 8008922:	4850      	ldr	r0, [pc, #320]	@ (8008a64 <_printf_i+0x234>)
 8008924:	2100      	movs	r1, #0
 8008926:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800892a:	6866      	ldr	r6, [r4, #4]
 800892c:	2e00      	cmp	r6, #0
 800892e:	60a6      	str	r6, [r4, #8]
 8008930:	db05      	blt.n	800893e <_printf_i+0x10e>
 8008932:	6821      	ldr	r1, [r4, #0]
 8008934:	432e      	orrs	r6, r5
 8008936:	f021 0104 	bic.w	r1, r1, #4
 800893a:	6021      	str	r1, [r4, #0]
 800893c:	d04b      	beq.n	80089d6 <_printf_i+0x1a6>
 800893e:	4616      	mov	r6, r2
 8008940:	fbb5 f1f3 	udiv	r1, r5, r3
 8008944:	fb03 5711 	mls	r7, r3, r1, r5
 8008948:	5dc7      	ldrb	r7, [r0, r7]
 800894a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800894e:	462f      	mov	r7, r5
 8008950:	42bb      	cmp	r3, r7
 8008952:	460d      	mov	r5, r1
 8008954:	d9f4      	bls.n	8008940 <_printf_i+0x110>
 8008956:	2b08      	cmp	r3, #8
 8008958:	d10b      	bne.n	8008972 <_printf_i+0x142>
 800895a:	6823      	ldr	r3, [r4, #0]
 800895c:	07df      	lsls	r7, r3, #31
 800895e:	d508      	bpl.n	8008972 <_printf_i+0x142>
 8008960:	6923      	ldr	r3, [r4, #16]
 8008962:	6861      	ldr	r1, [r4, #4]
 8008964:	4299      	cmp	r1, r3
 8008966:	bfde      	ittt	le
 8008968:	2330      	movle	r3, #48	@ 0x30
 800896a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800896e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008972:	1b92      	subs	r2, r2, r6
 8008974:	6122      	str	r2, [r4, #16]
 8008976:	464b      	mov	r3, r9
 8008978:	4621      	mov	r1, r4
 800897a:	4640      	mov	r0, r8
 800897c:	f8cd a000 	str.w	sl, [sp]
 8008980:	aa03      	add	r2, sp, #12
 8008982:	f7ff fee3 	bl	800874c <_printf_common>
 8008986:	3001      	adds	r0, #1
 8008988:	d14a      	bne.n	8008a20 <_printf_i+0x1f0>
 800898a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800898e:	b004      	add	sp, #16
 8008990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008994:	6823      	ldr	r3, [r4, #0]
 8008996:	f043 0320 	orr.w	r3, r3, #32
 800899a:	6023      	str	r3, [r4, #0]
 800899c:	2778      	movs	r7, #120	@ 0x78
 800899e:	4832      	ldr	r0, [pc, #200]	@ (8008a68 <_printf_i+0x238>)
 80089a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80089a4:	6823      	ldr	r3, [r4, #0]
 80089a6:	6831      	ldr	r1, [r6, #0]
 80089a8:	061f      	lsls	r7, r3, #24
 80089aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80089ae:	d402      	bmi.n	80089b6 <_printf_i+0x186>
 80089b0:	065f      	lsls	r7, r3, #25
 80089b2:	bf48      	it	mi
 80089b4:	b2ad      	uxthmi	r5, r5
 80089b6:	6031      	str	r1, [r6, #0]
 80089b8:	07d9      	lsls	r1, r3, #31
 80089ba:	bf44      	itt	mi
 80089bc:	f043 0320 	orrmi.w	r3, r3, #32
 80089c0:	6023      	strmi	r3, [r4, #0]
 80089c2:	b11d      	cbz	r5, 80089cc <_printf_i+0x19c>
 80089c4:	2310      	movs	r3, #16
 80089c6:	e7ad      	b.n	8008924 <_printf_i+0xf4>
 80089c8:	4826      	ldr	r0, [pc, #152]	@ (8008a64 <_printf_i+0x234>)
 80089ca:	e7e9      	b.n	80089a0 <_printf_i+0x170>
 80089cc:	6823      	ldr	r3, [r4, #0]
 80089ce:	f023 0320 	bic.w	r3, r3, #32
 80089d2:	6023      	str	r3, [r4, #0]
 80089d4:	e7f6      	b.n	80089c4 <_printf_i+0x194>
 80089d6:	4616      	mov	r6, r2
 80089d8:	e7bd      	b.n	8008956 <_printf_i+0x126>
 80089da:	6833      	ldr	r3, [r6, #0]
 80089dc:	6825      	ldr	r5, [r4, #0]
 80089de:	1d18      	adds	r0, r3, #4
 80089e0:	6961      	ldr	r1, [r4, #20]
 80089e2:	6030      	str	r0, [r6, #0]
 80089e4:	062e      	lsls	r6, r5, #24
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	d501      	bpl.n	80089ee <_printf_i+0x1be>
 80089ea:	6019      	str	r1, [r3, #0]
 80089ec:	e002      	b.n	80089f4 <_printf_i+0x1c4>
 80089ee:	0668      	lsls	r0, r5, #25
 80089f0:	d5fb      	bpl.n	80089ea <_printf_i+0x1ba>
 80089f2:	8019      	strh	r1, [r3, #0]
 80089f4:	2300      	movs	r3, #0
 80089f6:	4616      	mov	r6, r2
 80089f8:	6123      	str	r3, [r4, #16]
 80089fa:	e7bc      	b.n	8008976 <_printf_i+0x146>
 80089fc:	6833      	ldr	r3, [r6, #0]
 80089fe:	2100      	movs	r1, #0
 8008a00:	1d1a      	adds	r2, r3, #4
 8008a02:	6032      	str	r2, [r6, #0]
 8008a04:	681e      	ldr	r6, [r3, #0]
 8008a06:	6862      	ldr	r2, [r4, #4]
 8008a08:	4630      	mov	r0, r6
 8008a0a:	f000 f9ab 	bl	8008d64 <memchr>
 8008a0e:	b108      	cbz	r0, 8008a14 <_printf_i+0x1e4>
 8008a10:	1b80      	subs	r0, r0, r6
 8008a12:	6060      	str	r0, [r4, #4]
 8008a14:	6863      	ldr	r3, [r4, #4]
 8008a16:	6123      	str	r3, [r4, #16]
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a1e:	e7aa      	b.n	8008976 <_printf_i+0x146>
 8008a20:	4632      	mov	r2, r6
 8008a22:	4649      	mov	r1, r9
 8008a24:	4640      	mov	r0, r8
 8008a26:	6923      	ldr	r3, [r4, #16]
 8008a28:	47d0      	blx	sl
 8008a2a:	3001      	adds	r0, #1
 8008a2c:	d0ad      	beq.n	800898a <_printf_i+0x15a>
 8008a2e:	6823      	ldr	r3, [r4, #0]
 8008a30:	079b      	lsls	r3, r3, #30
 8008a32:	d413      	bmi.n	8008a5c <_printf_i+0x22c>
 8008a34:	68e0      	ldr	r0, [r4, #12]
 8008a36:	9b03      	ldr	r3, [sp, #12]
 8008a38:	4298      	cmp	r0, r3
 8008a3a:	bfb8      	it	lt
 8008a3c:	4618      	movlt	r0, r3
 8008a3e:	e7a6      	b.n	800898e <_printf_i+0x15e>
 8008a40:	2301      	movs	r3, #1
 8008a42:	4632      	mov	r2, r6
 8008a44:	4649      	mov	r1, r9
 8008a46:	4640      	mov	r0, r8
 8008a48:	47d0      	blx	sl
 8008a4a:	3001      	adds	r0, #1
 8008a4c:	d09d      	beq.n	800898a <_printf_i+0x15a>
 8008a4e:	3501      	adds	r5, #1
 8008a50:	68e3      	ldr	r3, [r4, #12]
 8008a52:	9903      	ldr	r1, [sp, #12]
 8008a54:	1a5b      	subs	r3, r3, r1
 8008a56:	42ab      	cmp	r3, r5
 8008a58:	dcf2      	bgt.n	8008a40 <_printf_i+0x210>
 8008a5a:	e7eb      	b.n	8008a34 <_printf_i+0x204>
 8008a5c:	2500      	movs	r5, #0
 8008a5e:	f104 0619 	add.w	r6, r4, #25
 8008a62:	e7f5      	b.n	8008a50 <_printf_i+0x220>
 8008a64:	0800ad3c 	.word	0x0800ad3c
 8008a68:	0800ad4d 	.word	0x0800ad4d

08008a6c <std>:
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	b510      	push	{r4, lr}
 8008a70:	4604      	mov	r4, r0
 8008a72:	e9c0 3300 	strd	r3, r3, [r0]
 8008a76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a7a:	6083      	str	r3, [r0, #8]
 8008a7c:	8181      	strh	r1, [r0, #12]
 8008a7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008a80:	81c2      	strh	r2, [r0, #14]
 8008a82:	6183      	str	r3, [r0, #24]
 8008a84:	4619      	mov	r1, r3
 8008a86:	2208      	movs	r2, #8
 8008a88:	305c      	adds	r0, #92	@ 0x5c
 8008a8a:	f000 f929 	bl	8008ce0 <memset>
 8008a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ac4 <std+0x58>)
 8008a90:	6224      	str	r4, [r4, #32]
 8008a92:	6263      	str	r3, [r4, #36]	@ 0x24
 8008a94:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac8 <std+0x5c>)
 8008a96:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008a98:	4b0c      	ldr	r3, [pc, #48]	@ (8008acc <std+0x60>)
 8008a9a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8008ad0 <std+0x64>)
 8008a9e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8008ad4 <std+0x68>)
 8008aa2:	429c      	cmp	r4, r3
 8008aa4:	d006      	beq.n	8008ab4 <std+0x48>
 8008aa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008aaa:	4294      	cmp	r4, r2
 8008aac:	d002      	beq.n	8008ab4 <std+0x48>
 8008aae:	33d0      	adds	r3, #208	@ 0xd0
 8008ab0:	429c      	cmp	r4, r3
 8008ab2:	d105      	bne.n	8008ac0 <std+0x54>
 8008ab4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008abc:	f000 b942 	b.w	8008d44 <__retarget_lock_init_recursive>
 8008ac0:	bd10      	pop	{r4, pc}
 8008ac2:	bf00      	nop
 8008ac4:	0800a669 	.word	0x0800a669
 8008ac8:	0800a68b 	.word	0x0800a68b
 8008acc:	0800a6c3 	.word	0x0800a6c3
 8008ad0:	0800a6e7 	.word	0x0800a6e7
 8008ad4:	20000628 	.word	0x20000628

08008ad8 <stdio_exit_handler>:
 8008ad8:	4a02      	ldr	r2, [pc, #8]	@ (8008ae4 <stdio_exit_handler+0xc>)
 8008ada:	4903      	ldr	r1, [pc, #12]	@ (8008ae8 <stdio_exit_handler+0x10>)
 8008adc:	4803      	ldr	r0, [pc, #12]	@ (8008aec <stdio_exit_handler+0x14>)
 8008ade:	f000 b869 	b.w	8008bb4 <_fwalk_sglue>
 8008ae2:	bf00      	nop
 8008ae4:	2000000c 	.word	0x2000000c
 8008ae8:	08009f0d 	.word	0x08009f0d
 8008aec:	2000001c 	.word	0x2000001c

08008af0 <cleanup_stdio>:
 8008af0:	6841      	ldr	r1, [r0, #4]
 8008af2:	4b0c      	ldr	r3, [pc, #48]	@ (8008b24 <cleanup_stdio+0x34>)
 8008af4:	b510      	push	{r4, lr}
 8008af6:	4299      	cmp	r1, r3
 8008af8:	4604      	mov	r4, r0
 8008afa:	d001      	beq.n	8008b00 <cleanup_stdio+0x10>
 8008afc:	f001 fa06 	bl	8009f0c <_fflush_r>
 8008b00:	68a1      	ldr	r1, [r4, #8]
 8008b02:	4b09      	ldr	r3, [pc, #36]	@ (8008b28 <cleanup_stdio+0x38>)
 8008b04:	4299      	cmp	r1, r3
 8008b06:	d002      	beq.n	8008b0e <cleanup_stdio+0x1e>
 8008b08:	4620      	mov	r0, r4
 8008b0a:	f001 f9ff 	bl	8009f0c <_fflush_r>
 8008b0e:	68e1      	ldr	r1, [r4, #12]
 8008b10:	4b06      	ldr	r3, [pc, #24]	@ (8008b2c <cleanup_stdio+0x3c>)
 8008b12:	4299      	cmp	r1, r3
 8008b14:	d004      	beq.n	8008b20 <cleanup_stdio+0x30>
 8008b16:	4620      	mov	r0, r4
 8008b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b1c:	f001 b9f6 	b.w	8009f0c <_fflush_r>
 8008b20:	bd10      	pop	{r4, pc}
 8008b22:	bf00      	nop
 8008b24:	20000628 	.word	0x20000628
 8008b28:	20000690 	.word	0x20000690
 8008b2c:	200006f8 	.word	0x200006f8

08008b30 <global_stdio_init.part.0>:
 8008b30:	b510      	push	{r4, lr}
 8008b32:	4b0b      	ldr	r3, [pc, #44]	@ (8008b60 <global_stdio_init.part.0+0x30>)
 8008b34:	4c0b      	ldr	r4, [pc, #44]	@ (8008b64 <global_stdio_init.part.0+0x34>)
 8008b36:	4a0c      	ldr	r2, [pc, #48]	@ (8008b68 <global_stdio_init.part.0+0x38>)
 8008b38:	4620      	mov	r0, r4
 8008b3a:	601a      	str	r2, [r3, #0]
 8008b3c:	2104      	movs	r1, #4
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f7ff ff94 	bl	8008a6c <std>
 8008b44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008b48:	2201      	movs	r2, #1
 8008b4a:	2109      	movs	r1, #9
 8008b4c:	f7ff ff8e 	bl	8008a6c <std>
 8008b50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008b54:	2202      	movs	r2, #2
 8008b56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b5a:	2112      	movs	r1, #18
 8008b5c:	f7ff bf86 	b.w	8008a6c <std>
 8008b60:	20000760 	.word	0x20000760
 8008b64:	20000628 	.word	0x20000628
 8008b68:	08008ad9 	.word	0x08008ad9

08008b6c <__sfp_lock_acquire>:
 8008b6c:	4801      	ldr	r0, [pc, #4]	@ (8008b74 <__sfp_lock_acquire+0x8>)
 8008b6e:	f000 b8ea 	b.w	8008d46 <__retarget_lock_acquire_recursive>
 8008b72:	bf00      	nop
 8008b74:	20000765 	.word	0x20000765

08008b78 <__sfp_lock_release>:
 8008b78:	4801      	ldr	r0, [pc, #4]	@ (8008b80 <__sfp_lock_release+0x8>)
 8008b7a:	f000 b8e5 	b.w	8008d48 <__retarget_lock_release_recursive>
 8008b7e:	bf00      	nop
 8008b80:	20000765 	.word	0x20000765

08008b84 <__sinit>:
 8008b84:	b510      	push	{r4, lr}
 8008b86:	4604      	mov	r4, r0
 8008b88:	f7ff fff0 	bl	8008b6c <__sfp_lock_acquire>
 8008b8c:	6a23      	ldr	r3, [r4, #32]
 8008b8e:	b11b      	cbz	r3, 8008b98 <__sinit+0x14>
 8008b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b94:	f7ff bff0 	b.w	8008b78 <__sfp_lock_release>
 8008b98:	4b04      	ldr	r3, [pc, #16]	@ (8008bac <__sinit+0x28>)
 8008b9a:	6223      	str	r3, [r4, #32]
 8008b9c:	4b04      	ldr	r3, [pc, #16]	@ (8008bb0 <__sinit+0x2c>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d1f5      	bne.n	8008b90 <__sinit+0xc>
 8008ba4:	f7ff ffc4 	bl	8008b30 <global_stdio_init.part.0>
 8008ba8:	e7f2      	b.n	8008b90 <__sinit+0xc>
 8008baa:	bf00      	nop
 8008bac:	08008af1 	.word	0x08008af1
 8008bb0:	20000760 	.word	0x20000760

08008bb4 <_fwalk_sglue>:
 8008bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bb8:	4607      	mov	r7, r0
 8008bba:	4688      	mov	r8, r1
 8008bbc:	4614      	mov	r4, r2
 8008bbe:	2600      	movs	r6, #0
 8008bc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008bc4:	f1b9 0901 	subs.w	r9, r9, #1
 8008bc8:	d505      	bpl.n	8008bd6 <_fwalk_sglue+0x22>
 8008bca:	6824      	ldr	r4, [r4, #0]
 8008bcc:	2c00      	cmp	r4, #0
 8008bce:	d1f7      	bne.n	8008bc0 <_fwalk_sglue+0xc>
 8008bd0:	4630      	mov	r0, r6
 8008bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bd6:	89ab      	ldrh	r3, [r5, #12]
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d907      	bls.n	8008bec <_fwalk_sglue+0x38>
 8008bdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008be0:	3301      	adds	r3, #1
 8008be2:	d003      	beq.n	8008bec <_fwalk_sglue+0x38>
 8008be4:	4629      	mov	r1, r5
 8008be6:	4638      	mov	r0, r7
 8008be8:	47c0      	blx	r8
 8008bea:	4306      	orrs	r6, r0
 8008bec:	3568      	adds	r5, #104	@ 0x68
 8008bee:	e7e9      	b.n	8008bc4 <_fwalk_sglue+0x10>

08008bf0 <iprintf>:
 8008bf0:	b40f      	push	{r0, r1, r2, r3}
 8008bf2:	b507      	push	{r0, r1, r2, lr}
 8008bf4:	4906      	ldr	r1, [pc, #24]	@ (8008c10 <iprintf+0x20>)
 8008bf6:	ab04      	add	r3, sp, #16
 8008bf8:	6808      	ldr	r0, [r1, #0]
 8008bfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bfe:	6881      	ldr	r1, [r0, #8]
 8008c00:	9301      	str	r3, [sp, #4]
 8008c02:	f000 ff41 	bl	8009a88 <_vfiprintf_r>
 8008c06:	b003      	add	sp, #12
 8008c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c0c:	b004      	add	sp, #16
 8008c0e:	4770      	bx	lr
 8008c10:	20000018 	.word	0x20000018

08008c14 <putchar>:
 8008c14:	4b02      	ldr	r3, [pc, #8]	@ (8008c20 <putchar+0xc>)
 8008c16:	4601      	mov	r1, r0
 8008c18:	6818      	ldr	r0, [r3, #0]
 8008c1a:	6882      	ldr	r2, [r0, #8]
 8008c1c:	f001 be5d 	b.w	800a8da <_putc_r>
 8008c20:	20000018 	.word	0x20000018

08008c24 <_puts_r>:
 8008c24:	6a03      	ldr	r3, [r0, #32]
 8008c26:	b570      	push	{r4, r5, r6, lr}
 8008c28:	4605      	mov	r5, r0
 8008c2a:	460e      	mov	r6, r1
 8008c2c:	6884      	ldr	r4, [r0, #8]
 8008c2e:	b90b      	cbnz	r3, 8008c34 <_puts_r+0x10>
 8008c30:	f7ff ffa8 	bl	8008b84 <__sinit>
 8008c34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c36:	07db      	lsls	r3, r3, #31
 8008c38:	d405      	bmi.n	8008c46 <_puts_r+0x22>
 8008c3a:	89a3      	ldrh	r3, [r4, #12]
 8008c3c:	0598      	lsls	r0, r3, #22
 8008c3e:	d402      	bmi.n	8008c46 <_puts_r+0x22>
 8008c40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c42:	f000 f880 	bl	8008d46 <__retarget_lock_acquire_recursive>
 8008c46:	89a3      	ldrh	r3, [r4, #12]
 8008c48:	0719      	lsls	r1, r3, #28
 8008c4a:	d502      	bpl.n	8008c52 <_puts_r+0x2e>
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d135      	bne.n	8008cbe <_puts_r+0x9a>
 8008c52:	4621      	mov	r1, r4
 8008c54:	4628      	mov	r0, r5
 8008c56:	f001 fd89 	bl	800a76c <__swsetup_r>
 8008c5a:	b380      	cbz	r0, 8008cbe <_puts_r+0x9a>
 8008c5c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008c60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c62:	07da      	lsls	r2, r3, #31
 8008c64:	d405      	bmi.n	8008c72 <_puts_r+0x4e>
 8008c66:	89a3      	ldrh	r3, [r4, #12]
 8008c68:	059b      	lsls	r3, r3, #22
 8008c6a:	d402      	bmi.n	8008c72 <_puts_r+0x4e>
 8008c6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c6e:	f000 f86b 	bl	8008d48 <__retarget_lock_release_recursive>
 8008c72:	4628      	mov	r0, r5
 8008c74:	bd70      	pop	{r4, r5, r6, pc}
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	da04      	bge.n	8008c84 <_puts_r+0x60>
 8008c7a:	69a2      	ldr	r2, [r4, #24]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	dc17      	bgt.n	8008cb0 <_puts_r+0x8c>
 8008c80:	290a      	cmp	r1, #10
 8008c82:	d015      	beq.n	8008cb0 <_puts_r+0x8c>
 8008c84:	6823      	ldr	r3, [r4, #0]
 8008c86:	1c5a      	adds	r2, r3, #1
 8008c88:	6022      	str	r2, [r4, #0]
 8008c8a:	7019      	strb	r1, [r3, #0]
 8008c8c:	68a3      	ldr	r3, [r4, #8]
 8008c8e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008c92:	3b01      	subs	r3, #1
 8008c94:	60a3      	str	r3, [r4, #8]
 8008c96:	2900      	cmp	r1, #0
 8008c98:	d1ed      	bne.n	8008c76 <_puts_r+0x52>
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	da11      	bge.n	8008cc2 <_puts_r+0x9e>
 8008c9e:	4622      	mov	r2, r4
 8008ca0:	210a      	movs	r1, #10
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	f001 fd23 	bl	800a6ee <__swbuf_r>
 8008ca8:	3001      	adds	r0, #1
 8008caa:	d0d7      	beq.n	8008c5c <_puts_r+0x38>
 8008cac:	250a      	movs	r5, #10
 8008cae:	e7d7      	b.n	8008c60 <_puts_r+0x3c>
 8008cb0:	4622      	mov	r2, r4
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	f001 fd1b 	bl	800a6ee <__swbuf_r>
 8008cb8:	3001      	adds	r0, #1
 8008cba:	d1e7      	bne.n	8008c8c <_puts_r+0x68>
 8008cbc:	e7ce      	b.n	8008c5c <_puts_r+0x38>
 8008cbe:	3e01      	subs	r6, #1
 8008cc0:	e7e4      	b.n	8008c8c <_puts_r+0x68>
 8008cc2:	6823      	ldr	r3, [r4, #0]
 8008cc4:	1c5a      	adds	r2, r3, #1
 8008cc6:	6022      	str	r2, [r4, #0]
 8008cc8:	220a      	movs	r2, #10
 8008cca:	701a      	strb	r2, [r3, #0]
 8008ccc:	e7ee      	b.n	8008cac <_puts_r+0x88>
	...

08008cd0 <puts>:
 8008cd0:	4b02      	ldr	r3, [pc, #8]	@ (8008cdc <puts+0xc>)
 8008cd2:	4601      	mov	r1, r0
 8008cd4:	6818      	ldr	r0, [r3, #0]
 8008cd6:	f7ff bfa5 	b.w	8008c24 <_puts_r>
 8008cda:	bf00      	nop
 8008cdc:	20000018 	.word	0x20000018

08008ce0 <memset>:
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	4402      	add	r2, r0
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d100      	bne.n	8008cea <memset+0xa>
 8008ce8:	4770      	bx	lr
 8008cea:	f803 1b01 	strb.w	r1, [r3], #1
 8008cee:	e7f9      	b.n	8008ce4 <memset+0x4>

08008cf0 <__errno>:
 8008cf0:	4b01      	ldr	r3, [pc, #4]	@ (8008cf8 <__errno+0x8>)
 8008cf2:	6818      	ldr	r0, [r3, #0]
 8008cf4:	4770      	bx	lr
 8008cf6:	bf00      	nop
 8008cf8:	20000018 	.word	0x20000018

08008cfc <__libc_init_array>:
 8008cfc:	b570      	push	{r4, r5, r6, lr}
 8008cfe:	2600      	movs	r6, #0
 8008d00:	4d0c      	ldr	r5, [pc, #48]	@ (8008d34 <__libc_init_array+0x38>)
 8008d02:	4c0d      	ldr	r4, [pc, #52]	@ (8008d38 <__libc_init_array+0x3c>)
 8008d04:	1b64      	subs	r4, r4, r5
 8008d06:	10a4      	asrs	r4, r4, #2
 8008d08:	42a6      	cmp	r6, r4
 8008d0a:	d109      	bne.n	8008d20 <__libc_init_array+0x24>
 8008d0c:	f001 ff96 	bl	800ac3c <_init>
 8008d10:	2600      	movs	r6, #0
 8008d12:	4d0a      	ldr	r5, [pc, #40]	@ (8008d3c <__libc_init_array+0x40>)
 8008d14:	4c0a      	ldr	r4, [pc, #40]	@ (8008d40 <__libc_init_array+0x44>)
 8008d16:	1b64      	subs	r4, r4, r5
 8008d18:	10a4      	asrs	r4, r4, #2
 8008d1a:	42a6      	cmp	r6, r4
 8008d1c:	d105      	bne.n	8008d2a <__libc_init_array+0x2e>
 8008d1e:	bd70      	pop	{r4, r5, r6, pc}
 8008d20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d24:	4798      	blx	r3
 8008d26:	3601      	adds	r6, #1
 8008d28:	e7ee      	b.n	8008d08 <__libc_init_array+0xc>
 8008d2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d2e:	4798      	blx	r3
 8008d30:	3601      	adds	r6, #1
 8008d32:	e7f2      	b.n	8008d1a <__libc_init_array+0x1e>
 8008d34:	0800b0d4 	.word	0x0800b0d4
 8008d38:	0800b0d4 	.word	0x0800b0d4
 8008d3c:	0800b0d4 	.word	0x0800b0d4
 8008d40:	0800b0d8 	.word	0x0800b0d8

08008d44 <__retarget_lock_init_recursive>:
 8008d44:	4770      	bx	lr

08008d46 <__retarget_lock_acquire_recursive>:
 8008d46:	4770      	bx	lr

08008d48 <__retarget_lock_release_recursive>:
 8008d48:	4770      	bx	lr
	...

08008d4c <_localeconv_r>:
 8008d4c:	4800      	ldr	r0, [pc, #0]	@ (8008d50 <_localeconv_r+0x4>)
 8008d4e:	4770      	bx	lr
 8008d50:	20000158 	.word	0x20000158

08008d54 <strcpy>:
 8008d54:	4603      	mov	r3, r0
 8008d56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d5a:	f803 2b01 	strb.w	r2, [r3], #1
 8008d5e:	2a00      	cmp	r2, #0
 8008d60:	d1f9      	bne.n	8008d56 <strcpy+0x2>
 8008d62:	4770      	bx	lr

08008d64 <memchr>:
 8008d64:	4603      	mov	r3, r0
 8008d66:	b510      	push	{r4, lr}
 8008d68:	b2c9      	uxtb	r1, r1
 8008d6a:	4402      	add	r2, r0
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	4618      	mov	r0, r3
 8008d70:	d101      	bne.n	8008d76 <memchr+0x12>
 8008d72:	2000      	movs	r0, #0
 8008d74:	e003      	b.n	8008d7e <memchr+0x1a>
 8008d76:	7804      	ldrb	r4, [r0, #0]
 8008d78:	3301      	adds	r3, #1
 8008d7a:	428c      	cmp	r4, r1
 8008d7c:	d1f6      	bne.n	8008d6c <memchr+0x8>
 8008d7e:	bd10      	pop	{r4, pc}

08008d80 <quorem>:
 8008d80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d84:	6903      	ldr	r3, [r0, #16]
 8008d86:	690c      	ldr	r4, [r1, #16]
 8008d88:	4607      	mov	r7, r0
 8008d8a:	42a3      	cmp	r3, r4
 8008d8c:	db7e      	blt.n	8008e8c <quorem+0x10c>
 8008d8e:	3c01      	subs	r4, #1
 8008d90:	00a3      	lsls	r3, r4, #2
 8008d92:	f100 0514 	add.w	r5, r0, #20
 8008d96:	f101 0814 	add.w	r8, r1, #20
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008da0:	9301      	str	r3, [sp, #4]
 8008da2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008da6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008daa:	3301      	adds	r3, #1
 8008dac:	429a      	cmp	r2, r3
 8008dae:	fbb2 f6f3 	udiv	r6, r2, r3
 8008db2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008db6:	d32e      	bcc.n	8008e16 <quorem+0x96>
 8008db8:	f04f 0a00 	mov.w	sl, #0
 8008dbc:	46c4      	mov	ip, r8
 8008dbe:	46ae      	mov	lr, r5
 8008dc0:	46d3      	mov	fp, sl
 8008dc2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008dc6:	b298      	uxth	r0, r3
 8008dc8:	fb06 a000 	mla	r0, r6, r0, sl
 8008dcc:	0c1b      	lsrs	r3, r3, #16
 8008dce:	0c02      	lsrs	r2, r0, #16
 8008dd0:	fb06 2303 	mla	r3, r6, r3, r2
 8008dd4:	f8de 2000 	ldr.w	r2, [lr]
 8008dd8:	b280      	uxth	r0, r0
 8008dda:	b292      	uxth	r2, r2
 8008ddc:	1a12      	subs	r2, r2, r0
 8008dde:	445a      	add	r2, fp
 8008de0:	f8de 0000 	ldr.w	r0, [lr]
 8008de4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008dee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008df2:	b292      	uxth	r2, r2
 8008df4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008df8:	45e1      	cmp	r9, ip
 8008dfa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008dfe:	f84e 2b04 	str.w	r2, [lr], #4
 8008e02:	d2de      	bcs.n	8008dc2 <quorem+0x42>
 8008e04:	9b00      	ldr	r3, [sp, #0]
 8008e06:	58eb      	ldr	r3, [r5, r3]
 8008e08:	b92b      	cbnz	r3, 8008e16 <quorem+0x96>
 8008e0a:	9b01      	ldr	r3, [sp, #4]
 8008e0c:	3b04      	subs	r3, #4
 8008e0e:	429d      	cmp	r5, r3
 8008e10:	461a      	mov	r2, r3
 8008e12:	d32f      	bcc.n	8008e74 <quorem+0xf4>
 8008e14:	613c      	str	r4, [r7, #16]
 8008e16:	4638      	mov	r0, r7
 8008e18:	f001 fb1e 	bl	800a458 <__mcmp>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	db25      	blt.n	8008e6c <quorem+0xec>
 8008e20:	4629      	mov	r1, r5
 8008e22:	2000      	movs	r0, #0
 8008e24:	f858 2b04 	ldr.w	r2, [r8], #4
 8008e28:	f8d1 c000 	ldr.w	ip, [r1]
 8008e2c:	fa1f fe82 	uxth.w	lr, r2
 8008e30:	fa1f f38c 	uxth.w	r3, ip
 8008e34:	eba3 030e 	sub.w	r3, r3, lr
 8008e38:	4403      	add	r3, r0
 8008e3a:	0c12      	lsrs	r2, r2, #16
 8008e3c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008e40:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e4a:	45c1      	cmp	r9, r8
 8008e4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008e50:	f841 3b04 	str.w	r3, [r1], #4
 8008e54:	d2e6      	bcs.n	8008e24 <quorem+0xa4>
 8008e56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e5e:	b922      	cbnz	r2, 8008e6a <quorem+0xea>
 8008e60:	3b04      	subs	r3, #4
 8008e62:	429d      	cmp	r5, r3
 8008e64:	461a      	mov	r2, r3
 8008e66:	d30b      	bcc.n	8008e80 <quorem+0x100>
 8008e68:	613c      	str	r4, [r7, #16]
 8008e6a:	3601      	adds	r6, #1
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	b003      	add	sp, #12
 8008e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e74:	6812      	ldr	r2, [r2, #0]
 8008e76:	3b04      	subs	r3, #4
 8008e78:	2a00      	cmp	r2, #0
 8008e7a:	d1cb      	bne.n	8008e14 <quorem+0x94>
 8008e7c:	3c01      	subs	r4, #1
 8008e7e:	e7c6      	b.n	8008e0e <quorem+0x8e>
 8008e80:	6812      	ldr	r2, [r2, #0]
 8008e82:	3b04      	subs	r3, #4
 8008e84:	2a00      	cmp	r2, #0
 8008e86:	d1ef      	bne.n	8008e68 <quorem+0xe8>
 8008e88:	3c01      	subs	r4, #1
 8008e8a:	e7ea      	b.n	8008e62 <quorem+0xe2>
 8008e8c:	2000      	movs	r0, #0
 8008e8e:	e7ee      	b.n	8008e6e <quorem+0xee>

08008e90 <_dtoa_r>:
 8008e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e94:	4614      	mov	r4, r2
 8008e96:	461d      	mov	r5, r3
 8008e98:	69c7      	ldr	r7, [r0, #28]
 8008e9a:	b097      	sub	sp, #92	@ 0x5c
 8008e9c:	4681      	mov	r9, r0
 8008e9e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008ea2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008ea4:	b97f      	cbnz	r7, 8008ec6 <_dtoa_r+0x36>
 8008ea6:	2010      	movs	r0, #16
 8008ea8:	f000 ff06 	bl	8009cb8 <malloc>
 8008eac:	4602      	mov	r2, r0
 8008eae:	f8c9 001c 	str.w	r0, [r9, #28]
 8008eb2:	b920      	cbnz	r0, 8008ebe <_dtoa_r+0x2e>
 8008eb4:	21ef      	movs	r1, #239	@ 0xef
 8008eb6:	4bac      	ldr	r3, [pc, #688]	@ (8009168 <_dtoa_r+0x2d8>)
 8008eb8:	48ac      	ldr	r0, [pc, #688]	@ (800916c <_dtoa_r+0x2dc>)
 8008eba:	f001 fdc9 	bl	800aa50 <__assert_func>
 8008ebe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008ec2:	6007      	str	r7, [r0, #0]
 8008ec4:	60c7      	str	r7, [r0, #12]
 8008ec6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008eca:	6819      	ldr	r1, [r3, #0]
 8008ecc:	b159      	cbz	r1, 8008ee6 <_dtoa_r+0x56>
 8008ece:	685a      	ldr	r2, [r3, #4]
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	4093      	lsls	r3, r2
 8008ed4:	604a      	str	r2, [r1, #4]
 8008ed6:	608b      	str	r3, [r1, #8]
 8008ed8:	4648      	mov	r0, r9
 8008eda:	f001 f88b 	bl	8009ff4 <_Bfree>
 8008ede:	2200      	movs	r2, #0
 8008ee0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008ee4:	601a      	str	r2, [r3, #0]
 8008ee6:	1e2b      	subs	r3, r5, #0
 8008ee8:	bfaf      	iteee	ge
 8008eea:	2300      	movge	r3, #0
 8008eec:	2201      	movlt	r2, #1
 8008eee:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008ef2:	9307      	strlt	r3, [sp, #28]
 8008ef4:	bfa8      	it	ge
 8008ef6:	6033      	strge	r3, [r6, #0]
 8008ef8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8008efc:	4b9c      	ldr	r3, [pc, #624]	@ (8009170 <_dtoa_r+0x2e0>)
 8008efe:	bfb8      	it	lt
 8008f00:	6032      	strlt	r2, [r6, #0]
 8008f02:	ea33 0308 	bics.w	r3, r3, r8
 8008f06:	d112      	bne.n	8008f2e <_dtoa_r+0x9e>
 8008f08:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008f0c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008f0e:	6013      	str	r3, [r2, #0]
 8008f10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008f14:	4323      	orrs	r3, r4
 8008f16:	f000 855e 	beq.w	80099d6 <_dtoa_r+0xb46>
 8008f1a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008f1c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009174 <_dtoa_r+0x2e4>
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	f000 8560 	beq.w	80099e6 <_dtoa_r+0xb56>
 8008f26:	f10a 0303 	add.w	r3, sl, #3
 8008f2a:	f000 bd5a 	b.w	80099e2 <_dtoa_r+0xb52>
 8008f2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f32:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008f36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	f7f7 fd3d 	bl	80009bc <__aeabi_dcmpeq>
 8008f42:	4607      	mov	r7, r0
 8008f44:	b158      	cbz	r0, 8008f5e <_dtoa_r+0xce>
 8008f46:	2301      	movs	r3, #1
 8008f48:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008f4a:	6013      	str	r3, [r2, #0]
 8008f4c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008f4e:	b113      	cbz	r3, 8008f56 <_dtoa_r+0xc6>
 8008f50:	4b89      	ldr	r3, [pc, #548]	@ (8009178 <_dtoa_r+0x2e8>)
 8008f52:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008f54:	6013      	str	r3, [r2, #0]
 8008f56:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800917c <_dtoa_r+0x2ec>
 8008f5a:	f000 bd44 	b.w	80099e6 <_dtoa_r+0xb56>
 8008f5e:	ab14      	add	r3, sp, #80	@ 0x50
 8008f60:	9301      	str	r3, [sp, #4]
 8008f62:	ab15      	add	r3, sp, #84	@ 0x54
 8008f64:	9300      	str	r3, [sp, #0]
 8008f66:	4648      	mov	r0, r9
 8008f68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008f6c:	f001 fb24 	bl	800a5b8 <__d2b>
 8008f70:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008f74:	9003      	str	r0, [sp, #12]
 8008f76:	2e00      	cmp	r6, #0
 8008f78:	d078      	beq.n	800906c <_dtoa_r+0x1dc>
 8008f7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f80:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008f84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f88:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008f8c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008f90:	9712      	str	r7, [sp, #72]	@ 0x48
 8008f92:	4619      	mov	r1, r3
 8008f94:	2200      	movs	r2, #0
 8008f96:	4b7a      	ldr	r3, [pc, #488]	@ (8009180 <_dtoa_r+0x2f0>)
 8008f98:	f7f7 f8f0 	bl	800017c <__aeabi_dsub>
 8008f9c:	a36c      	add	r3, pc, #432	@ (adr r3, 8009150 <_dtoa_r+0x2c0>)
 8008f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa2:	f7f7 faa3 	bl	80004ec <__aeabi_dmul>
 8008fa6:	a36c      	add	r3, pc, #432	@ (adr r3, 8009158 <_dtoa_r+0x2c8>)
 8008fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fac:	f7f7 f8e8 	bl	8000180 <__adddf3>
 8008fb0:	4604      	mov	r4, r0
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	460d      	mov	r5, r1
 8008fb6:	f7f7 fa2f 	bl	8000418 <__aeabi_i2d>
 8008fba:	a369      	add	r3, pc, #420	@ (adr r3, 8009160 <_dtoa_r+0x2d0>)
 8008fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc0:	f7f7 fa94 	bl	80004ec <__aeabi_dmul>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	4620      	mov	r0, r4
 8008fca:	4629      	mov	r1, r5
 8008fcc:	f7f7 f8d8 	bl	8000180 <__adddf3>
 8008fd0:	4604      	mov	r4, r0
 8008fd2:	460d      	mov	r5, r1
 8008fd4:	f7f7 fd3a 	bl	8000a4c <__aeabi_d2iz>
 8008fd8:	2200      	movs	r2, #0
 8008fda:	4607      	mov	r7, r0
 8008fdc:	2300      	movs	r3, #0
 8008fde:	4620      	mov	r0, r4
 8008fe0:	4629      	mov	r1, r5
 8008fe2:	f7f7 fcf5 	bl	80009d0 <__aeabi_dcmplt>
 8008fe6:	b140      	cbz	r0, 8008ffa <_dtoa_r+0x16a>
 8008fe8:	4638      	mov	r0, r7
 8008fea:	f7f7 fa15 	bl	8000418 <__aeabi_i2d>
 8008fee:	4622      	mov	r2, r4
 8008ff0:	462b      	mov	r3, r5
 8008ff2:	f7f7 fce3 	bl	80009bc <__aeabi_dcmpeq>
 8008ff6:	b900      	cbnz	r0, 8008ffa <_dtoa_r+0x16a>
 8008ff8:	3f01      	subs	r7, #1
 8008ffa:	2f16      	cmp	r7, #22
 8008ffc:	d854      	bhi.n	80090a8 <_dtoa_r+0x218>
 8008ffe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009002:	4b60      	ldr	r3, [pc, #384]	@ (8009184 <_dtoa_r+0x2f4>)
 8009004:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800900c:	f7f7 fce0 	bl	80009d0 <__aeabi_dcmplt>
 8009010:	2800      	cmp	r0, #0
 8009012:	d04b      	beq.n	80090ac <_dtoa_r+0x21c>
 8009014:	2300      	movs	r3, #0
 8009016:	3f01      	subs	r7, #1
 8009018:	930f      	str	r3, [sp, #60]	@ 0x3c
 800901a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800901c:	1b9b      	subs	r3, r3, r6
 800901e:	1e5a      	subs	r2, r3, #1
 8009020:	bf49      	itett	mi
 8009022:	f1c3 0301 	rsbmi	r3, r3, #1
 8009026:	2300      	movpl	r3, #0
 8009028:	9304      	strmi	r3, [sp, #16]
 800902a:	2300      	movmi	r3, #0
 800902c:	9209      	str	r2, [sp, #36]	@ 0x24
 800902e:	bf54      	ite	pl
 8009030:	9304      	strpl	r3, [sp, #16]
 8009032:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8009034:	2f00      	cmp	r7, #0
 8009036:	db3b      	blt.n	80090b0 <_dtoa_r+0x220>
 8009038:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800903a:	970e      	str	r7, [sp, #56]	@ 0x38
 800903c:	443b      	add	r3, r7
 800903e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009040:	2300      	movs	r3, #0
 8009042:	930a      	str	r3, [sp, #40]	@ 0x28
 8009044:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009046:	2b09      	cmp	r3, #9
 8009048:	d865      	bhi.n	8009116 <_dtoa_r+0x286>
 800904a:	2b05      	cmp	r3, #5
 800904c:	bfc4      	itt	gt
 800904e:	3b04      	subgt	r3, #4
 8009050:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8009052:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009054:	bfc8      	it	gt
 8009056:	2400      	movgt	r4, #0
 8009058:	f1a3 0302 	sub.w	r3, r3, #2
 800905c:	bfd8      	it	le
 800905e:	2401      	movle	r4, #1
 8009060:	2b03      	cmp	r3, #3
 8009062:	d864      	bhi.n	800912e <_dtoa_r+0x29e>
 8009064:	e8df f003 	tbb	[pc, r3]
 8009068:	2c385553 	.word	0x2c385553
 800906c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009070:	441e      	add	r6, r3
 8009072:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009076:	2b20      	cmp	r3, #32
 8009078:	bfc1      	itttt	gt
 800907a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800907e:	fa08 f803 	lslgt.w	r8, r8, r3
 8009082:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009086:	fa24 f303 	lsrgt.w	r3, r4, r3
 800908a:	bfd6      	itet	le
 800908c:	f1c3 0320 	rsble	r3, r3, #32
 8009090:	ea48 0003 	orrgt.w	r0, r8, r3
 8009094:	fa04 f003 	lslle.w	r0, r4, r3
 8009098:	f7f7 f9ae 	bl	80003f8 <__aeabi_ui2d>
 800909c:	2201      	movs	r2, #1
 800909e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80090a2:	3e01      	subs	r6, #1
 80090a4:	9212      	str	r2, [sp, #72]	@ 0x48
 80090a6:	e774      	b.n	8008f92 <_dtoa_r+0x102>
 80090a8:	2301      	movs	r3, #1
 80090aa:	e7b5      	b.n	8009018 <_dtoa_r+0x188>
 80090ac:	900f      	str	r0, [sp, #60]	@ 0x3c
 80090ae:	e7b4      	b.n	800901a <_dtoa_r+0x18a>
 80090b0:	9b04      	ldr	r3, [sp, #16]
 80090b2:	1bdb      	subs	r3, r3, r7
 80090b4:	9304      	str	r3, [sp, #16]
 80090b6:	427b      	negs	r3, r7
 80090b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80090ba:	2300      	movs	r3, #0
 80090bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80090be:	e7c1      	b.n	8009044 <_dtoa_r+0x1b4>
 80090c0:	2301      	movs	r3, #1
 80090c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090c6:	eb07 0b03 	add.w	fp, r7, r3
 80090ca:	f10b 0301 	add.w	r3, fp, #1
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	9308      	str	r3, [sp, #32]
 80090d2:	bfb8      	it	lt
 80090d4:	2301      	movlt	r3, #1
 80090d6:	e006      	b.n	80090e6 <_dtoa_r+0x256>
 80090d8:	2301      	movs	r3, #1
 80090da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090de:	2b00      	cmp	r3, #0
 80090e0:	dd28      	ble.n	8009134 <_dtoa_r+0x2a4>
 80090e2:	469b      	mov	fp, r3
 80090e4:	9308      	str	r3, [sp, #32]
 80090e6:	2100      	movs	r1, #0
 80090e8:	2204      	movs	r2, #4
 80090ea:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80090ee:	f102 0514 	add.w	r5, r2, #20
 80090f2:	429d      	cmp	r5, r3
 80090f4:	d926      	bls.n	8009144 <_dtoa_r+0x2b4>
 80090f6:	6041      	str	r1, [r0, #4]
 80090f8:	4648      	mov	r0, r9
 80090fa:	f000 ff3b 	bl	8009f74 <_Balloc>
 80090fe:	4682      	mov	sl, r0
 8009100:	2800      	cmp	r0, #0
 8009102:	d143      	bne.n	800918c <_dtoa_r+0x2fc>
 8009104:	4602      	mov	r2, r0
 8009106:	f240 11af 	movw	r1, #431	@ 0x1af
 800910a:	4b1f      	ldr	r3, [pc, #124]	@ (8009188 <_dtoa_r+0x2f8>)
 800910c:	e6d4      	b.n	8008eb8 <_dtoa_r+0x28>
 800910e:	2300      	movs	r3, #0
 8009110:	e7e3      	b.n	80090da <_dtoa_r+0x24a>
 8009112:	2300      	movs	r3, #0
 8009114:	e7d5      	b.n	80090c2 <_dtoa_r+0x232>
 8009116:	2401      	movs	r4, #1
 8009118:	2300      	movs	r3, #0
 800911a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800911c:	9320      	str	r3, [sp, #128]	@ 0x80
 800911e:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8009122:	2200      	movs	r2, #0
 8009124:	2312      	movs	r3, #18
 8009126:	f8cd b020 	str.w	fp, [sp, #32]
 800912a:	9221      	str	r2, [sp, #132]	@ 0x84
 800912c:	e7db      	b.n	80090e6 <_dtoa_r+0x256>
 800912e:	2301      	movs	r3, #1
 8009130:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009132:	e7f4      	b.n	800911e <_dtoa_r+0x28e>
 8009134:	f04f 0b01 	mov.w	fp, #1
 8009138:	465b      	mov	r3, fp
 800913a:	f8cd b020 	str.w	fp, [sp, #32]
 800913e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8009142:	e7d0      	b.n	80090e6 <_dtoa_r+0x256>
 8009144:	3101      	adds	r1, #1
 8009146:	0052      	lsls	r2, r2, #1
 8009148:	e7d1      	b.n	80090ee <_dtoa_r+0x25e>
 800914a:	bf00      	nop
 800914c:	f3af 8000 	nop.w
 8009150:	636f4361 	.word	0x636f4361
 8009154:	3fd287a7 	.word	0x3fd287a7
 8009158:	8b60c8b3 	.word	0x8b60c8b3
 800915c:	3fc68a28 	.word	0x3fc68a28
 8009160:	509f79fb 	.word	0x509f79fb
 8009164:	3fd34413 	.word	0x3fd34413
 8009168:	0800ad6b 	.word	0x0800ad6b
 800916c:	0800ad82 	.word	0x0800ad82
 8009170:	7ff00000 	.word	0x7ff00000
 8009174:	0800ad67 	.word	0x0800ad67
 8009178:	0800acc1 	.word	0x0800acc1
 800917c:	0800acc0 	.word	0x0800acc0
 8009180:	3ff80000 	.word	0x3ff80000
 8009184:	0800af00 	.word	0x0800af00
 8009188:	0800adda 	.word	0x0800adda
 800918c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009190:	6018      	str	r0, [r3, #0]
 8009192:	9b08      	ldr	r3, [sp, #32]
 8009194:	2b0e      	cmp	r3, #14
 8009196:	f200 80a1 	bhi.w	80092dc <_dtoa_r+0x44c>
 800919a:	2c00      	cmp	r4, #0
 800919c:	f000 809e 	beq.w	80092dc <_dtoa_r+0x44c>
 80091a0:	2f00      	cmp	r7, #0
 80091a2:	dd33      	ble.n	800920c <_dtoa_r+0x37c>
 80091a4:	4b9c      	ldr	r3, [pc, #624]	@ (8009418 <_dtoa_r+0x588>)
 80091a6:	f007 020f 	and.w	r2, r7, #15
 80091aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ae:	05f8      	lsls	r0, r7, #23
 80091b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80091b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80091b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80091bc:	d516      	bpl.n	80091ec <_dtoa_r+0x35c>
 80091be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091c2:	4b96      	ldr	r3, [pc, #600]	@ (800941c <_dtoa_r+0x58c>)
 80091c4:	2603      	movs	r6, #3
 80091c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80091ca:	f7f7 fab9 	bl	8000740 <__aeabi_ddiv>
 80091ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80091d2:	f004 040f 	and.w	r4, r4, #15
 80091d6:	4d91      	ldr	r5, [pc, #580]	@ (800941c <_dtoa_r+0x58c>)
 80091d8:	b954      	cbnz	r4, 80091f0 <_dtoa_r+0x360>
 80091da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80091de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091e2:	f7f7 faad 	bl	8000740 <__aeabi_ddiv>
 80091e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80091ea:	e028      	b.n	800923e <_dtoa_r+0x3ae>
 80091ec:	2602      	movs	r6, #2
 80091ee:	e7f2      	b.n	80091d6 <_dtoa_r+0x346>
 80091f0:	07e1      	lsls	r1, r4, #31
 80091f2:	d508      	bpl.n	8009206 <_dtoa_r+0x376>
 80091f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80091f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80091fc:	f7f7 f976 	bl	80004ec <__aeabi_dmul>
 8009200:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009204:	3601      	adds	r6, #1
 8009206:	1064      	asrs	r4, r4, #1
 8009208:	3508      	adds	r5, #8
 800920a:	e7e5      	b.n	80091d8 <_dtoa_r+0x348>
 800920c:	f000 80af 	beq.w	800936e <_dtoa_r+0x4de>
 8009210:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009214:	427c      	negs	r4, r7
 8009216:	4b80      	ldr	r3, [pc, #512]	@ (8009418 <_dtoa_r+0x588>)
 8009218:	f004 020f 	and.w	r2, r4, #15
 800921c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009224:	f7f7 f962 	bl	80004ec <__aeabi_dmul>
 8009228:	2602      	movs	r6, #2
 800922a:	2300      	movs	r3, #0
 800922c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009230:	4d7a      	ldr	r5, [pc, #488]	@ (800941c <_dtoa_r+0x58c>)
 8009232:	1124      	asrs	r4, r4, #4
 8009234:	2c00      	cmp	r4, #0
 8009236:	f040 808f 	bne.w	8009358 <_dtoa_r+0x4c8>
 800923a:	2b00      	cmp	r3, #0
 800923c:	d1d3      	bne.n	80091e6 <_dtoa_r+0x356>
 800923e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8009242:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009244:	2b00      	cmp	r3, #0
 8009246:	f000 8094 	beq.w	8009372 <_dtoa_r+0x4e2>
 800924a:	2200      	movs	r2, #0
 800924c:	4620      	mov	r0, r4
 800924e:	4629      	mov	r1, r5
 8009250:	4b73      	ldr	r3, [pc, #460]	@ (8009420 <_dtoa_r+0x590>)
 8009252:	f7f7 fbbd 	bl	80009d0 <__aeabi_dcmplt>
 8009256:	2800      	cmp	r0, #0
 8009258:	f000 808b 	beq.w	8009372 <_dtoa_r+0x4e2>
 800925c:	9b08      	ldr	r3, [sp, #32]
 800925e:	2b00      	cmp	r3, #0
 8009260:	f000 8087 	beq.w	8009372 <_dtoa_r+0x4e2>
 8009264:	f1bb 0f00 	cmp.w	fp, #0
 8009268:	dd34      	ble.n	80092d4 <_dtoa_r+0x444>
 800926a:	4620      	mov	r0, r4
 800926c:	2200      	movs	r2, #0
 800926e:	4629      	mov	r1, r5
 8009270:	4b6c      	ldr	r3, [pc, #432]	@ (8009424 <_dtoa_r+0x594>)
 8009272:	f7f7 f93b 	bl	80004ec <__aeabi_dmul>
 8009276:	465c      	mov	r4, fp
 8009278:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800927c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009280:	3601      	adds	r6, #1
 8009282:	4630      	mov	r0, r6
 8009284:	f7f7 f8c8 	bl	8000418 <__aeabi_i2d>
 8009288:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800928c:	f7f7 f92e 	bl	80004ec <__aeabi_dmul>
 8009290:	2200      	movs	r2, #0
 8009292:	4b65      	ldr	r3, [pc, #404]	@ (8009428 <_dtoa_r+0x598>)
 8009294:	f7f6 ff74 	bl	8000180 <__adddf3>
 8009298:	4605      	mov	r5, r0
 800929a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800929e:	2c00      	cmp	r4, #0
 80092a0:	d16a      	bne.n	8009378 <_dtoa_r+0x4e8>
 80092a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092a6:	2200      	movs	r2, #0
 80092a8:	4b60      	ldr	r3, [pc, #384]	@ (800942c <_dtoa_r+0x59c>)
 80092aa:	f7f6 ff67 	bl	800017c <__aeabi_dsub>
 80092ae:	4602      	mov	r2, r0
 80092b0:	460b      	mov	r3, r1
 80092b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80092b6:	462a      	mov	r2, r5
 80092b8:	4633      	mov	r3, r6
 80092ba:	f7f7 fba7 	bl	8000a0c <__aeabi_dcmpgt>
 80092be:	2800      	cmp	r0, #0
 80092c0:	f040 8298 	bne.w	80097f4 <_dtoa_r+0x964>
 80092c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092c8:	462a      	mov	r2, r5
 80092ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80092ce:	f7f7 fb7f 	bl	80009d0 <__aeabi_dcmplt>
 80092d2:	bb38      	cbnz	r0, 8009324 <_dtoa_r+0x494>
 80092d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80092d8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80092dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80092de:	2b00      	cmp	r3, #0
 80092e0:	f2c0 8157 	blt.w	8009592 <_dtoa_r+0x702>
 80092e4:	2f0e      	cmp	r7, #14
 80092e6:	f300 8154 	bgt.w	8009592 <_dtoa_r+0x702>
 80092ea:	4b4b      	ldr	r3, [pc, #300]	@ (8009418 <_dtoa_r+0x588>)
 80092ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80092f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80092f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	f280 80e5 	bge.w	80094ca <_dtoa_r+0x63a>
 8009300:	9b08      	ldr	r3, [sp, #32]
 8009302:	2b00      	cmp	r3, #0
 8009304:	f300 80e1 	bgt.w	80094ca <_dtoa_r+0x63a>
 8009308:	d10c      	bne.n	8009324 <_dtoa_r+0x494>
 800930a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800930e:	2200      	movs	r2, #0
 8009310:	4b46      	ldr	r3, [pc, #280]	@ (800942c <_dtoa_r+0x59c>)
 8009312:	f7f7 f8eb 	bl	80004ec <__aeabi_dmul>
 8009316:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800931a:	f7f7 fb6d 	bl	80009f8 <__aeabi_dcmpge>
 800931e:	2800      	cmp	r0, #0
 8009320:	f000 8266 	beq.w	80097f0 <_dtoa_r+0x960>
 8009324:	2400      	movs	r4, #0
 8009326:	4625      	mov	r5, r4
 8009328:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800932a:	4656      	mov	r6, sl
 800932c:	ea6f 0803 	mvn.w	r8, r3
 8009330:	2700      	movs	r7, #0
 8009332:	4621      	mov	r1, r4
 8009334:	4648      	mov	r0, r9
 8009336:	f000 fe5d 	bl	8009ff4 <_Bfree>
 800933a:	2d00      	cmp	r5, #0
 800933c:	f000 80bd 	beq.w	80094ba <_dtoa_r+0x62a>
 8009340:	b12f      	cbz	r7, 800934e <_dtoa_r+0x4be>
 8009342:	42af      	cmp	r7, r5
 8009344:	d003      	beq.n	800934e <_dtoa_r+0x4be>
 8009346:	4639      	mov	r1, r7
 8009348:	4648      	mov	r0, r9
 800934a:	f000 fe53 	bl	8009ff4 <_Bfree>
 800934e:	4629      	mov	r1, r5
 8009350:	4648      	mov	r0, r9
 8009352:	f000 fe4f 	bl	8009ff4 <_Bfree>
 8009356:	e0b0      	b.n	80094ba <_dtoa_r+0x62a>
 8009358:	07e2      	lsls	r2, r4, #31
 800935a:	d505      	bpl.n	8009368 <_dtoa_r+0x4d8>
 800935c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009360:	f7f7 f8c4 	bl	80004ec <__aeabi_dmul>
 8009364:	2301      	movs	r3, #1
 8009366:	3601      	adds	r6, #1
 8009368:	1064      	asrs	r4, r4, #1
 800936a:	3508      	adds	r5, #8
 800936c:	e762      	b.n	8009234 <_dtoa_r+0x3a4>
 800936e:	2602      	movs	r6, #2
 8009370:	e765      	b.n	800923e <_dtoa_r+0x3ae>
 8009372:	46b8      	mov	r8, r7
 8009374:	9c08      	ldr	r4, [sp, #32]
 8009376:	e784      	b.n	8009282 <_dtoa_r+0x3f2>
 8009378:	4b27      	ldr	r3, [pc, #156]	@ (8009418 <_dtoa_r+0x588>)
 800937a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800937c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009380:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009384:	4454      	add	r4, sl
 8009386:	2900      	cmp	r1, #0
 8009388:	d054      	beq.n	8009434 <_dtoa_r+0x5a4>
 800938a:	2000      	movs	r0, #0
 800938c:	4928      	ldr	r1, [pc, #160]	@ (8009430 <_dtoa_r+0x5a0>)
 800938e:	f7f7 f9d7 	bl	8000740 <__aeabi_ddiv>
 8009392:	4633      	mov	r3, r6
 8009394:	462a      	mov	r2, r5
 8009396:	f7f6 fef1 	bl	800017c <__aeabi_dsub>
 800939a:	4656      	mov	r6, sl
 800939c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80093a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093a4:	f7f7 fb52 	bl	8000a4c <__aeabi_d2iz>
 80093a8:	4605      	mov	r5, r0
 80093aa:	f7f7 f835 	bl	8000418 <__aeabi_i2d>
 80093ae:	4602      	mov	r2, r0
 80093b0:	460b      	mov	r3, r1
 80093b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80093b6:	f7f6 fee1 	bl	800017c <__aeabi_dsub>
 80093ba:	4602      	mov	r2, r0
 80093bc:	460b      	mov	r3, r1
 80093be:	3530      	adds	r5, #48	@ 0x30
 80093c0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80093c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80093c8:	f806 5b01 	strb.w	r5, [r6], #1
 80093cc:	f7f7 fb00 	bl	80009d0 <__aeabi_dcmplt>
 80093d0:	2800      	cmp	r0, #0
 80093d2:	d172      	bne.n	80094ba <_dtoa_r+0x62a>
 80093d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093d8:	2000      	movs	r0, #0
 80093da:	4911      	ldr	r1, [pc, #68]	@ (8009420 <_dtoa_r+0x590>)
 80093dc:	f7f6 fece 	bl	800017c <__aeabi_dsub>
 80093e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80093e4:	f7f7 faf4 	bl	80009d0 <__aeabi_dcmplt>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	f040 80b4 	bne.w	8009556 <_dtoa_r+0x6c6>
 80093ee:	42a6      	cmp	r6, r4
 80093f0:	f43f af70 	beq.w	80092d4 <_dtoa_r+0x444>
 80093f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80093f8:	2200      	movs	r2, #0
 80093fa:	4b0a      	ldr	r3, [pc, #40]	@ (8009424 <_dtoa_r+0x594>)
 80093fc:	f7f7 f876 	bl	80004ec <__aeabi_dmul>
 8009400:	2200      	movs	r2, #0
 8009402:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009406:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800940a:	4b06      	ldr	r3, [pc, #24]	@ (8009424 <_dtoa_r+0x594>)
 800940c:	f7f7 f86e 	bl	80004ec <__aeabi_dmul>
 8009410:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009414:	e7c4      	b.n	80093a0 <_dtoa_r+0x510>
 8009416:	bf00      	nop
 8009418:	0800af00 	.word	0x0800af00
 800941c:	0800aed8 	.word	0x0800aed8
 8009420:	3ff00000 	.word	0x3ff00000
 8009424:	40240000 	.word	0x40240000
 8009428:	401c0000 	.word	0x401c0000
 800942c:	40140000 	.word	0x40140000
 8009430:	3fe00000 	.word	0x3fe00000
 8009434:	4631      	mov	r1, r6
 8009436:	4628      	mov	r0, r5
 8009438:	f7f7 f858 	bl	80004ec <__aeabi_dmul>
 800943c:	4656      	mov	r6, sl
 800943e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009442:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009444:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009448:	f7f7 fb00 	bl	8000a4c <__aeabi_d2iz>
 800944c:	4605      	mov	r5, r0
 800944e:	f7f6 ffe3 	bl	8000418 <__aeabi_i2d>
 8009452:	4602      	mov	r2, r0
 8009454:	460b      	mov	r3, r1
 8009456:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800945a:	f7f6 fe8f 	bl	800017c <__aeabi_dsub>
 800945e:	4602      	mov	r2, r0
 8009460:	460b      	mov	r3, r1
 8009462:	3530      	adds	r5, #48	@ 0x30
 8009464:	f806 5b01 	strb.w	r5, [r6], #1
 8009468:	42a6      	cmp	r6, r4
 800946a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800946e:	f04f 0200 	mov.w	r2, #0
 8009472:	d124      	bne.n	80094be <_dtoa_r+0x62e>
 8009474:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009478:	4bae      	ldr	r3, [pc, #696]	@ (8009734 <_dtoa_r+0x8a4>)
 800947a:	f7f6 fe81 	bl	8000180 <__adddf3>
 800947e:	4602      	mov	r2, r0
 8009480:	460b      	mov	r3, r1
 8009482:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009486:	f7f7 fac1 	bl	8000a0c <__aeabi_dcmpgt>
 800948a:	2800      	cmp	r0, #0
 800948c:	d163      	bne.n	8009556 <_dtoa_r+0x6c6>
 800948e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009492:	2000      	movs	r0, #0
 8009494:	49a7      	ldr	r1, [pc, #668]	@ (8009734 <_dtoa_r+0x8a4>)
 8009496:	f7f6 fe71 	bl	800017c <__aeabi_dsub>
 800949a:	4602      	mov	r2, r0
 800949c:	460b      	mov	r3, r1
 800949e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094a2:	f7f7 fa95 	bl	80009d0 <__aeabi_dcmplt>
 80094a6:	2800      	cmp	r0, #0
 80094a8:	f43f af14 	beq.w	80092d4 <_dtoa_r+0x444>
 80094ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80094ae:	1e73      	subs	r3, r6, #1
 80094b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80094b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80094b6:	2b30      	cmp	r3, #48	@ 0x30
 80094b8:	d0f8      	beq.n	80094ac <_dtoa_r+0x61c>
 80094ba:	4647      	mov	r7, r8
 80094bc:	e03b      	b.n	8009536 <_dtoa_r+0x6a6>
 80094be:	4b9e      	ldr	r3, [pc, #632]	@ (8009738 <_dtoa_r+0x8a8>)
 80094c0:	f7f7 f814 	bl	80004ec <__aeabi_dmul>
 80094c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80094c8:	e7bc      	b.n	8009444 <_dtoa_r+0x5b4>
 80094ca:	4656      	mov	r6, sl
 80094cc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80094d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094d4:	4620      	mov	r0, r4
 80094d6:	4629      	mov	r1, r5
 80094d8:	f7f7 f932 	bl	8000740 <__aeabi_ddiv>
 80094dc:	f7f7 fab6 	bl	8000a4c <__aeabi_d2iz>
 80094e0:	4680      	mov	r8, r0
 80094e2:	f7f6 ff99 	bl	8000418 <__aeabi_i2d>
 80094e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094ea:	f7f6 ffff 	bl	80004ec <__aeabi_dmul>
 80094ee:	4602      	mov	r2, r0
 80094f0:	460b      	mov	r3, r1
 80094f2:	4620      	mov	r0, r4
 80094f4:	4629      	mov	r1, r5
 80094f6:	f7f6 fe41 	bl	800017c <__aeabi_dsub>
 80094fa:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80094fe:	9d08      	ldr	r5, [sp, #32]
 8009500:	f806 4b01 	strb.w	r4, [r6], #1
 8009504:	eba6 040a 	sub.w	r4, r6, sl
 8009508:	42a5      	cmp	r5, r4
 800950a:	4602      	mov	r2, r0
 800950c:	460b      	mov	r3, r1
 800950e:	d133      	bne.n	8009578 <_dtoa_r+0x6e8>
 8009510:	f7f6 fe36 	bl	8000180 <__adddf3>
 8009514:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009518:	4604      	mov	r4, r0
 800951a:	460d      	mov	r5, r1
 800951c:	f7f7 fa76 	bl	8000a0c <__aeabi_dcmpgt>
 8009520:	b9c0      	cbnz	r0, 8009554 <_dtoa_r+0x6c4>
 8009522:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009526:	4620      	mov	r0, r4
 8009528:	4629      	mov	r1, r5
 800952a:	f7f7 fa47 	bl	80009bc <__aeabi_dcmpeq>
 800952e:	b110      	cbz	r0, 8009536 <_dtoa_r+0x6a6>
 8009530:	f018 0f01 	tst.w	r8, #1
 8009534:	d10e      	bne.n	8009554 <_dtoa_r+0x6c4>
 8009536:	4648      	mov	r0, r9
 8009538:	9903      	ldr	r1, [sp, #12]
 800953a:	f000 fd5b 	bl	8009ff4 <_Bfree>
 800953e:	2300      	movs	r3, #0
 8009540:	7033      	strb	r3, [r6, #0]
 8009542:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009544:	3701      	adds	r7, #1
 8009546:	601f      	str	r7, [r3, #0]
 8009548:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800954a:	2b00      	cmp	r3, #0
 800954c:	f000 824b 	beq.w	80099e6 <_dtoa_r+0xb56>
 8009550:	601e      	str	r6, [r3, #0]
 8009552:	e248      	b.n	80099e6 <_dtoa_r+0xb56>
 8009554:	46b8      	mov	r8, r7
 8009556:	4633      	mov	r3, r6
 8009558:	461e      	mov	r6, r3
 800955a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800955e:	2a39      	cmp	r2, #57	@ 0x39
 8009560:	d106      	bne.n	8009570 <_dtoa_r+0x6e0>
 8009562:	459a      	cmp	sl, r3
 8009564:	d1f8      	bne.n	8009558 <_dtoa_r+0x6c8>
 8009566:	2230      	movs	r2, #48	@ 0x30
 8009568:	f108 0801 	add.w	r8, r8, #1
 800956c:	f88a 2000 	strb.w	r2, [sl]
 8009570:	781a      	ldrb	r2, [r3, #0]
 8009572:	3201      	adds	r2, #1
 8009574:	701a      	strb	r2, [r3, #0]
 8009576:	e7a0      	b.n	80094ba <_dtoa_r+0x62a>
 8009578:	2200      	movs	r2, #0
 800957a:	4b6f      	ldr	r3, [pc, #444]	@ (8009738 <_dtoa_r+0x8a8>)
 800957c:	f7f6 ffb6 	bl	80004ec <__aeabi_dmul>
 8009580:	2200      	movs	r2, #0
 8009582:	2300      	movs	r3, #0
 8009584:	4604      	mov	r4, r0
 8009586:	460d      	mov	r5, r1
 8009588:	f7f7 fa18 	bl	80009bc <__aeabi_dcmpeq>
 800958c:	2800      	cmp	r0, #0
 800958e:	d09f      	beq.n	80094d0 <_dtoa_r+0x640>
 8009590:	e7d1      	b.n	8009536 <_dtoa_r+0x6a6>
 8009592:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009594:	2a00      	cmp	r2, #0
 8009596:	f000 80ea 	beq.w	800976e <_dtoa_r+0x8de>
 800959a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800959c:	2a01      	cmp	r2, #1
 800959e:	f300 80cd 	bgt.w	800973c <_dtoa_r+0x8ac>
 80095a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80095a4:	2a00      	cmp	r2, #0
 80095a6:	f000 80c1 	beq.w	800972c <_dtoa_r+0x89c>
 80095aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80095ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80095b0:	9e04      	ldr	r6, [sp, #16]
 80095b2:	9a04      	ldr	r2, [sp, #16]
 80095b4:	2101      	movs	r1, #1
 80095b6:	441a      	add	r2, r3
 80095b8:	9204      	str	r2, [sp, #16]
 80095ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095bc:	4648      	mov	r0, r9
 80095be:	441a      	add	r2, r3
 80095c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80095c2:	f000 fdcb 	bl	800a15c <__i2b>
 80095c6:	4605      	mov	r5, r0
 80095c8:	b166      	cbz	r6, 80095e4 <_dtoa_r+0x754>
 80095ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	dd09      	ble.n	80095e4 <_dtoa_r+0x754>
 80095d0:	42b3      	cmp	r3, r6
 80095d2:	bfa8      	it	ge
 80095d4:	4633      	movge	r3, r6
 80095d6:	9a04      	ldr	r2, [sp, #16]
 80095d8:	1af6      	subs	r6, r6, r3
 80095da:	1ad2      	subs	r2, r2, r3
 80095dc:	9204      	str	r2, [sp, #16]
 80095de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095e0:	1ad3      	subs	r3, r2, r3
 80095e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80095e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095e6:	b30b      	cbz	r3, 800962c <_dtoa_r+0x79c>
 80095e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f000 80c6 	beq.w	800977c <_dtoa_r+0x8ec>
 80095f0:	2c00      	cmp	r4, #0
 80095f2:	f000 80c0 	beq.w	8009776 <_dtoa_r+0x8e6>
 80095f6:	4629      	mov	r1, r5
 80095f8:	4622      	mov	r2, r4
 80095fa:	4648      	mov	r0, r9
 80095fc:	f000 fe66 	bl	800a2cc <__pow5mult>
 8009600:	9a03      	ldr	r2, [sp, #12]
 8009602:	4601      	mov	r1, r0
 8009604:	4605      	mov	r5, r0
 8009606:	4648      	mov	r0, r9
 8009608:	f000 fdbe 	bl	800a188 <__multiply>
 800960c:	9903      	ldr	r1, [sp, #12]
 800960e:	4680      	mov	r8, r0
 8009610:	4648      	mov	r0, r9
 8009612:	f000 fcef 	bl	8009ff4 <_Bfree>
 8009616:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009618:	1b1b      	subs	r3, r3, r4
 800961a:	930a      	str	r3, [sp, #40]	@ 0x28
 800961c:	f000 80b1 	beq.w	8009782 <_dtoa_r+0x8f2>
 8009620:	4641      	mov	r1, r8
 8009622:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009624:	4648      	mov	r0, r9
 8009626:	f000 fe51 	bl	800a2cc <__pow5mult>
 800962a:	9003      	str	r0, [sp, #12]
 800962c:	2101      	movs	r1, #1
 800962e:	4648      	mov	r0, r9
 8009630:	f000 fd94 	bl	800a15c <__i2b>
 8009634:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009636:	4604      	mov	r4, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	f000 81d8 	beq.w	80099ee <_dtoa_r+0xb5e>
 800963e:	461a      	mov	r2, r3
 8009640:	4601      	mov	r1, r0
 8009642:	4648      	mov	r0, r9
 8009644:	f000 fe42 	bl	800a2cc <__pow5mult>
 8009648:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800964a:	4604      	mov	r4, r0
 800964c:	2b01      	cmp	r3, #1
 800964e:	f300 809f 	bgt.w	8009790 <_dtoa_r+0x900>
 8009652:	9b06      	ldr	r3, [sp, #24]
 8009654:	2b00      	cmp	r3, #0
 8009656:	f040 8097 	bne.w	8009788 <_dtoa_r+0x8f8>
 800965a:	9b07      	ldr	r3, [sp, #28]
 800965c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009660:	2b00      	cmp	r3, #0
 8009662:	f040 8093 	bne.w	800978c <_dtoa_r+0x8fc>
 8009666:	9b07      	ldr	r3, [sp, #28]
 8009668:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800966c:	0d1b      	lsrs	r3, r3, #20
 800966e:	051b      	lsls	r3, r3, #20
 8009670:	b133      	cbz	r3, 8009680 <_dtoa_r+0x7f0>
 8009672:	9b04      	ldr	r3, [sp, #16]
 8009674:	3301      	adds	r3, #1
 8009676:	9304      	str	r3, [sp, #16]
 8009678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800967a:	3301      	adds	r3, #1
 800967c:	9309      	str	r3, [sp, #36]	@ 0x24
 800967e:	2301      	movs	r3, #1
 8009680:	930a      	str	r3, [sp, #40]	@ 0x28
 8009682:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009684:	2b00      	cmp	r3, #0
 8009686:	f000 81b8 	beq.w	80099fa <_dtoa_r+0xb6a>
 800968a:	6923      	ldr	r3, [r4, #16]
 800968c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009690:	6918      	ldr	r0, [r3, #16]
 8009692:	f000 fd17 	bl	800a0c4 <__hi0bits>
 8009696:	f1c0 0020 	rsb	r0, r0, #32
 800969a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800969c:	4418      	add	r0, r3
 800969e:	f010 001f 	ands.w	r0, r0, #31
 80096a2:	f000 8082 	beq.w	80097aa <_dtoa_r+0x91a>
 80096a6:	f1c0 0320 	rsb	r3, r0, #32
 80096aa:	2b04      	cmp	r3, #4
 80096ac:	dd73      	ble.n	8009796 <_dtoa_r+0x906>
 80096ae:	9b04      	ldr	r3, [sp, #16]
 80096b0:	f1c0 001c 	rsb	r0, r0, #28
 80096b4:	4403      	add	r3, r0
 80096b6:	9304      	str	r3, [sp, #16]
 80096b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096ba:	4406      	add	r6, r0
 80096bc:	4403      	add	r3, r0
 80096be:	9309      	str	r3, [sp, #36]	@ 0x24
 80096c0:	9b04      	ldr	r3, [sp, #16]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	dd05      	ble.n	80096d2 <_dtoa_r+0x842>
 80096c6:	461a      	mov	r2, r3
 80096c8:	4648      	mov	r0, r9
 80096ca:	9903      	ldr	r1, [sp, #12]
 80096cc:	f000 fe58 	bl	800a380 <__lshift>
 80096d0:	9003      	str	r0, [sp, #12]
 80096d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	dd05      	ble.n	80096e4 <_dtoa_r+0x854>
 80096d8:	4621      	mov	r1, r4
 80096da:	461a      	mov	r2, r3
 80096dc:	4648      	mov	r0, r9
 80096de:	f000 fe4f 	bl	800a380 <__lshift>
 80096e2:	4604      	mov	r4, r0
 80096e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d061      	beq.n	80097ae <_dtoa_r+0x91e>
 80096ea:	4621      	mov	r1, r4
 80096ec:	9803      	ldr	r0, [sp, #12]
 80096ee:	f000 feb3 	bl	800a458 <__mcmp>
 80096f2:	2800      	cmp	r0, #0
 80096f4:	da5b      	bge.n	80097ae <_dtoa_r+0x91e>
 80096f6:	2300      	movs	r3, #0
 80096f8:	220a      	movs	r2, #10
 80096fa:	4648      	mov	r0, r9
 80096fc:	9903      	ldr	r1, [sp, #12]
 80096fe:	f000 fc9b 	bl	800a038 <__multadd>
 8009702:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009704:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009708:	9003      	str	r0, [sp, #12]
 800970a:	2b00      	cmp	r3, #0
 800970c:	f000 8177 	beq.w	80099fe <_dtoa_r+0xb6e>
 8009710:	4629      	mov	r1, r5
 8009712:	2300      	movs	r3, #0
 8009714:	220a      	movs	r2, #10
 8009716:	4648      	mov	r0, r9
 8009718:	f000 fc8e 	bl	800a038 <__multadd>
 800971c:	f1bb 0f00 	cmp.w	fp, #0
 8009720:	4605      	mov	r5, r0
 8009722:	dc6f      	bgt.n	8009804 <_dtoa_r+0x974>
 8009724:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009726:	2b02      	cmp	r3, #2
 8009728:	dc49      	bgt.n	80097be <_dtoa_r+0x92e>
 800972a:	e06b      	b.n	8009804 <_dtoa_r+0x974>
 800972c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800972e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009732:	e73c      	b.n	80095ae <_dtoa_r+0x71e>
 8009734:	3fe00000 	.word	0x3fe00000
 8009738:	40240000 	.word	0x40240000
 800973c:	9b08      	ldr	r3, [sp, #32]
 800973e:	1e5c      	subs	r4, r3, #1
 8009740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009742:	42a3      	cmp	r3, r4
 8009744:	db09      	blt.n	800975a <_dtoa_r+0x8ca>
 8009746:	1b1c      	subs	r4, r3, r4
 8009748:	9b08      	ldr	r3, [sp, #32]
 800974a:	2b00      	cmp	r3, #0
 800974c:	f6bf af30 	bge.w	80095b0 <_dtoa_r+0x720>
 8009750:	9b04      	ldr	r3, [sp, #16]
 8009752:	9a08      	ldr	r2, [sp, #32]
 8009754:	1a9e      	subs	r6, r3, r2
 8009756:	2300      	movs	r3, #0
 8009758:	e72b      	b.n	80095b2 <_dtoa_r+0x722>
 800975a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800975c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800975e:	1ae3      	subs	r3, r4, r3
 8009760:	441a      	add	r2, r3
 8009762:	940a      	str	r4, [sp, #40]	@ 0x28
 8009764:	9e04      	ldr	r6, [sp, #16]
 8009766:	2400      	movs	r4, #0
 8009768:	9b08      	ldr	r3, [sp, #32]
 800976a:	920e      	str	r2, [sp, #56]	@ 0x38
 800976c:	e721      	b.n	80095b2 <_dtoa_r+0x722>
 800976e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009770:	9e04      	ldr	r6, [sp, #16]
 8009772:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009774:	e728      	b.n	80095c8 <_dtoa_r+0x738>
 8009776:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800977a:	e751      	b.n	8009620 <_dtoa_r+0x790>
 800977c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800977e:	9903      	ldr	r1, [sp, #12]
 8009780:	e750      	b.n	8009624 <_dtoa_r+0x794>
 8009782:	f8cd 800c 	str.w	r8, [sp, #12]
 8009786:	e751      	b.n	800962c <_dtoa_r+0x79c>
 8009788:	2300      	movs	r3, #0
 800978a:	e779      	b.n	8009680 <_dtoa_r+0x7f0>
 800978c:	9b06      	ldr	r3, [sp, #24]
 800978e:	e777      	b.n	8009680 <_dtoa_r+0x7f0>
 8009790:	2300      	movs	r3, #0
 8009792:	930a      	str	r3, [sp, #40]	@ 0x28
 8009794:	e779      	b.n	800968a <_dtoa_r+0x7fa>
 8009796:	d093      	beq.n	80096c0 <_dtoa_r+0x830>
 8009798:	9a04      	ldr	r2, [sp, #16]
 800979a:	331c      	adds	r3, #28
 800979c:	441a      	add	r2, r3
 800979e:	9204      	str	r2, [sp, #16]
 80097a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097a2:	441e      	add	r6, r3
 80097a4:	441a      	add	r2, r3
 80097a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80097a8:	e78a      	b.n	80096c0 <_dtoa_r+0x830>
 80097aa:	4603      	mov	r3, r0
 80097ac:	e7f4      	b.n	8009798 <_dtoa_r+0x908>
 80097ae:	9b08      	ldr	r3, [sp, #32]
 80097b0:	46b8      	mov	r8, r7
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	dc20      	bgt.n	80097f8 <_dtoa_r+0x968>
 80097b6:	469b      	mov	fp, r3
 80097b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80097ba:	2b02      	cmp	r3, #2
 80097bc:	dd1e      	ble.n	80097fc <_dtoa_r+0x96c>
 80097be:	f1bb 0f00 	cmp.w	fp, #0
 80097c2:	f47f adb1 	bne.w	8009328 <_dtoa_r+0x498>
 80097c6:	4621      	mov	r1, r4
 80097c8:	465b      	mov	r3, fp
 80097ca:	2205      	movs	r2, #5
 80097cc:	4648      	mov	r0, r9
 80097ce:	f000 fc33 	bl	800a038 <__multadd>
 80097d2:	4601      	mov	r1, r0
 80097d4:	4604      	mov	r4, r0
 80097d6:	9803      	ldr	r0, [sp, #12]
 80097d8:	f000 fe3e 	bl	800a458 <__mcmp>
 80097dc:	2800      	cmp	r0, #0
 80097de:	f77f ada3 	ble.w	8009328 <_dtoa_r+0x498>
 80097e2:	4656      	mov	r6, sl
 80097e4:	2331      	movs	r3, #49	@ 0x31
 80097e6:	f108 0801 	add.w	r8, r8, #1
 80097ea:	f806 3b01 	strb.w	r3, [r6], #1
 80097ee:	e59f      	b.n	8009330 <_dtoa_r+0x4a0>
 80097f0:	46b8      	mov	r8, r7
 80097f2:	9c08      	ldr	r4, [sp, #32]
 80097f4:	4625      	mov	r5, r4
 80097f6:	e7f4      	b.n	80097e2 <_dtoa_r+0x952>
 80097f8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80097fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097fe:	2b00      	cmp	r3, #0
 8009800:	f000 8101 	beq.w	8009a06 <_dtoa_r+0xb76>
 8009804:	2e00      	cmp	r6, #0
 8009806:	dd05      	ble.n	8009814 <_dtoa_r+0x984>
 8009808:	4629      	mov	r1, r5
 800980a:	4632      	mov	r2, r6
 800980c:	4648      	mov	r0, r9
 800980e:	f000 fdb7 	bl	800a380 <__lshift>
 8009812:	4605      	mov	r5, r0
 8009814:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009816:	2b00      	cmp	r3, #0
 8009818:	d05c      	beq.n	80098d4 <_dtoa_r+0xa44>
 800981a:	4648      	mov	r0, r9
 800981c:	6869      	ldr	r1, [r5, #4]
 800981e:	f000 fba9 	bl	8009f74 <_Balloc>
 8009822:	4606      	mov	r6, r0
 8009824:	b928      	cbnz	r0, 8009832 <_dtoa_r+0x9a2>
 8009826:	4602      	mov	r2, r0
 8009828:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800982c:	4b80      	ldr	r3, [pc, #512]	@ (8009a30 <_dtoa_r+0xba0>)
 800982e:	f7ff bb43 	b.w	8008eb8 <_dtoa_r+0x28>
 8009832:	692a      	ldr	r2, [r5, #16]
 8009834:	f105 010c 	add.w	r1, r5, #12
 8009838:	3202      	adds	r2, #2
 800983a:	0092      	lsls	r2, r2, #2
 800983c:	300c      	adds	r0, #12
 800983e:	f001 f8f9 	bl	800aa34 <memcpy>
 8009842:	2201      	movs	r2, #1
 8009844:	4631      	mov	r1, r6
 8009846:	4648      	mov	r0, r9
 8009848:	f000 fd9a 	bl	800a380 <__lshift>
 800984c:	462f      	mov	r7, r5
 800984e:	4605      	mov	r5, r0
 8009850:	f10a 0301 	add.w	r3, sl, #1
 8009854:	9304      	str	r3, [sp, #16]
 8009856:	eb0a 030b 	add.w	r3, sl, fp
 800985a:	930a      	str	r3, [sp, #40]	@ 0x28
 800985c:	9b06      	ldr	r3, [sp, #24]
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	9309      	str	r3, [sp, #36]	@ 0x24
 8009864:	9b04      	ldr	r3, [sp, #16]
 8009866:	4621      	mov	r1, r4
 8009868:	9803      	ldr	r0, [sp, #12]
 800986a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800986e:	f7ff fa87 	bl	8008d80 <quorem>
 8009872:	4603      	mov	r3, r0
 8009874:	4639      	mov	r1, r7
 8009876:	3330      	adds	r3, #48	@ 0x30
 8009878:	9006      	str	r0, [sp, #24]
 800987a:	9803      	ldr	r0, [sp, #12]
 800987c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800987e:	f000 fdeb 	bl	800a458 <__mcmp>
 8009882:	462a      	mov	r2, r5
 8009884:	9008      	str	r0, [sp, #32]
 8009886:	4621      	mov	r1, r4
 8009888:	4648      	mov	r0, r9
 800988a:	f000 fe01 	bl	800a490 <__mdiff>
 800988e:	68c2      	ldr	r2, [r0, #12]
 8009890:	4606      	mov	r6, r0
 8009892:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009894:	bb02      	cbnz	r2, 80098d8 <_dtoa_r+0xa48>
 8009896:	4601      	mov	r1, r0
 8009898:	9803      	ldr	r0, [sp, #12]
 800989a:	f000 fddd 	bl	800a458 <__mcmp>
 800989e:	4602      	mov	r2, r0
 80098a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098a2:	4631      	mov	r1, r6
 80098a4:	4648      	mov	r0, r9
 80098a6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80098aa:	f000 fba3 	bl	8009ff4 <_Bfree>
 80098ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80098b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80098b2:	9e04      	ldr	r6, [sp, #16]
 80098b4:	ea42 0103 	orr.w	r1, r2, r3
 80098b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098ba:	4319      	orrs	r1, r3
 80098bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098be:	d10d      	bne.n	80098dc <_dtoa_r+0xa4c>
 80098c0:	2b39      	cmp	r3, #57	@ 0x39
 80098c2:	d027      	beq.n	8009914 <_dtoa_r+0xa84>
 80098c4:	9a08      	ldr	r2, [sp, #32]
 80098c6:	2a00      	cmp	r2, #0
 80098c8:	dd01      	ble.n	80098ce <_dtoa_r+0xa3e>
 80098ca:	9b06      	ldr	r3, [sp, #24]
 80098cc:	3331      	adds	r3, #49	@ 0x31
 80098ce:	f88b 3000 	strb.w	r3, [fp]
 80098d2:	e52e      	b.n	8009332 <_dtoa_r+0x4a2>
 80098d4:	4628      	mov	r0, r5
 80098d6:	e7b9      	b.n	800984c <_dtoa_r+0x9bc>
 80098d8:	2201      	movs	r2, #1
 80098da:	e7e2      	b.n	80098a2 <_dtoa_r+0xa12>
 80098dc:	9908      	ldr	r1, [sp, #32]
 80098de:	2900      	cmp	r1, #0
 80098e0:	db04      	blt.n	80098ec <_dtoa_r+0xa5c>
 80098e2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80098e4:	4301      	orrs	r1, r0
 80098e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098e8:	4301      	orrs	r1, r0
 80098ea:	d120      	bne.n	800992e <_dtoa_r+0xa9e>
 80098ec:	2a00      	cmp	r2, #0
 80098ee:	ddee      	ble.n	80098ce <_dtoa_r+0xa3e>
 80098f0:	2201      	movs	r2, #1
 80098f2:	9903      	ldr	r1, [sp, #12]
 80098f4:	4648      	mov	r0, r9
 80098f6:	9304      	str	r3, [sp, #16]
 80098f8:	f000 fd42 	bl	800a380 <__lshift>
 80098fc:	4621      	mov	r1, r4
 80098fe:	9003      	str	r0, [sp, #12]
 8009900:	f000 fdaa 	bl	800a458 <__mcmp>
 8009904:	2800      	cmp	r0, #0
 8009906:	9b04      	ldr	r3, [sp, #16]
 8009908:	dc02      	bgt.n	8009910 <_dtoa_r+0xa80>
 800990a:	d1e0      	bne.n	80098ce <_dtoa_r+0xa3e>
 800990c:	07da      	lsls	r2, r3, #31
 800990e:	d5de      	bpl.n	80098ce <_dtoa_r+0xa3e>
 8009910:	2b39      	cmp	r3, #57	@ 0x39
 8009912:	d1da      	bne.n	80098ca <_dtoa_r+0xa3a>
 8009914:	2339      	movs	r3, #57	@ 0x39
 8009916:	f88b 3000 	strb.w	r3, [fp]
 800991a:	4633      	mov	r3, r6
 800991c:	461e      	mov	r6, r3
 800991e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009922:	3b01      	subs	r3, #1
 8009924:	2a39      	cmp	r2, #57	@ 0x39
 8009926:	d04e      	beq.n	80099c6 <_dtoa_r+0xb36>
 8009928:	3201      	adds	r2, #1
 800992a:	701a      	strb	r2, [r3, #0]
 800992c:	e501      	b.n	8009332 <_dtoa_r+0x4a2>
 800992e:	2a00      	cmp	r2, #0
 8009930:	dd03      	ble.n	800993a <_dtoa_r+0xaaa>
 8009932:	2b39      	cmp	r3, #57	@ 0x39
 8009934:	d0ee      	beq.n	8009914 <_dtoa_r+0xa84>
 8009936:	3301      	adds	r3, #1
 8009938:	e7c9      	b.n	80098ce <_dtoa_r+0xa3e>
 800993a:	9a04      	ldr	r2, [sp, #16]
 800993c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800993e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009942:	428a      	cmp	r2, r1
 8009944:	d028      	beq.n	8009998 <_dtoa_r+0xb08>
 8009946:	2300      	movs	r3, #0
 8009948:	220a      	movs	r2, #10
 800994a:	9903      	ldr	r1, [sp, #12]
 800994c:	4648      	mov	r0, r9
 800994e:	f000 fb73 	bl	800a038 <__multadd>
 8009952:	42af      	cmp	r7, r5
 8009954:	9003      	str	r0, [sp, #12]
 8009956:	f04f 0300 	mov.w	r3, #0
 800995a:	f04f 020a 	mov.w	r2, #10
 800995e:	4639      	mov	r1, r7
 8009960:	4648      	mov	r0, r9
 8009962:	d107      	bne.n	8009974 <_dtoa_r+0xae4>
 8009964:	f000 fb68 	bl	800a038 <__multadd>
 8009968:	4607      	mov	r7, r0
 800996a:	4605      	mov	r5, r0
 800996c:	9b04      	ldr	r3, [sp, #16]
 800996e:	3301      	adds	r3, #1
 8009970:	9304      	str	r3, [sp, #16]
 8009972:	e777      	b.n	8009864 <_dtoa_r+0x9d4>
 8009974:	f000 fb60 	bl	800a038 <__multadd>
 8009978:	4629      	mov	r1, r5
 800997a:	4607      	mov	r7, r0
 800997c:	2300      	movs	r3, #0
 800997e:	220a      	movs	r2, #10
 8009980:	4648      	mov	r0, r9
 8009982:	f000 fb59 	bl	800a038 <__multadd>
 8009986:	4605      	mov	r5, r0
 8009988:	e7f0      	b.n	800996c <_dtoa_r+0xadc>
 800998a:	f1bb 0f00 	cmp.w	fp, #0
 800998e:	bfcc      	ite	gt
 8009990:	465e      	movgt	r6, fp
 8009992:	2601      	movle	r6, #1
 8009994:	2700      	movs	r7, #0
 8009996:	4456      	add	r6, sl
 8009998:	2201      	movs	r2, #1
 800999a:	9903      	ldr	r1, [sp, #12]
 800999c:	4648      	mov	r0, r9
 800999e:	9304      	str	r3, [sp, #16]
 80099a0:	f000 fcee 	bl	800a380 <__lshift>
 80099a4:	4621      	mov	r1, r4
 80099a6:	9003      	str	r0, [sp, #12]
 80099a8:	f000 fd56 	bl	800a458 <__mcmp>
 80099ac:	2800      	cmp	r0, #0
 80099ae:	dcb4      	bgt.n	800991a <_dtoa_r+0xa8a>
 80099b0:	d102      	bne.n	80099b8 <_dtoa_r+0xb28>
 80099b2:	9b04      	ldr	r3, [sp, #16]
 80099b4:	07db      	lsls	r3, r3, #31
 80099b6:	d4b0      	bmi.n	800991a <_dtoa_r+0xa8a>
 80099b8:	4633      	mov	r3, r6
 80099ba:	461e      	mov	r6, r3
 80099bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099c0:	2a30      	cmp	r2, #48	@ 0x30
 80099c2:	d0fa      	beq.n	80099ba <_dtoa_r+0xb2a>
 80099c4:	e4b5      	b.n	8009332 <_dtoa_r+0x4a2>
 80099c6:	459a      	cmp	sl, r3
 80099c8:	d1a8      	bne.n	800991c <_dtoa_r+0xa8c>
 80099ca:	2331      	movs	r3, #49	@ 0x31
 80099cc:	f108 0801 	add.w	r8, r8, #1
 80099d0:	f88a 3000 	strb.w	r3, [sl]
 80099d4:	e4ad      	b.n	8009332 <_dtoa_r+0x4a2>
 80099d6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80099d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009a34 <_dtoa_r+0xba4>
 80099dc:	b11b      	cbz	r3, 80099e6 <_dtoa_r+0xb56>
 80099de:	f10a 0308 	add.w	r3, sl, #8
 80099e2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80099e4:	6013      	str	r3, [r2, #0]
 80099e6:	4650      	mov	r0, sl
 80099e8:	b017      	add	sp, #92	@ 0x5c
 80099ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	f77f ae2e 	ble.w	8009652 <_dtoa_r+0x7c2>
 80099f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80099fa:	2001      	movs	r0, #1
 80099fc:	e64d      	b.n	800969a <_dtoa_r+0x80a>
 80099fe:	f1bb 0f00 	cmp.w	fp, #0
 8009a02:	f77f aed9 	ble.w	80097b8 <_dtoa_r+0x928>
 8009a06:	4656      	mov	r6, sl
 8009a08:	4621      	mov	r1, r4
 8009a0a:	9803      	ldr	r0, [sp, #12]
 8009a0c:	f7ff f9b8 	bl	8008d80 <quorem>
 8009a10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009a14:	f806 3b01 	strb.w	r3, [r6], #1
 8009a18:	eba6 020a 	sub.w	r2, r6, sl
 8009a1c:	4593      	cmp	fp, r2
 8009a1e:	ddb4      	ble.n	800998a <_dtoa_r+0xafa>
 8009a20:	2300      	movs	r3, #0
 8009a22:	220a      	movs	r2, #10
 8009a24:	4648      	mov	r0, r9
 8009a26:	9903      	ldr	r1, [sp, #12]
 8009a28:	f000 fb06 	bl	800a038 <__multadd>
 8009a2c:	9003      	str	r0, [sp, #12]
 8009a2e:	e7eb      	b.n	8009a08 <_dtoa_r+0xb78>
 8009a30:	0800adda 	.word	0x0800adda
 8009a34:	0800ad5e 	.word	0x0800ad5e

08009a38 <__sfputc_r>:
 8009a38:	6893      	ldr	r3, [r2, #8]
 8009a3a:	b410      	push	{r4}
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	6093      	str	r3, [r2, #8]
 8009a42:	da07      	bge.n	8009a54 <__sfputc_r+0x1c>
 8009a44:	6994      	ldr	r4, [r2, #24]
 8009a46:	42a3      	cmp	r3, r4
 8009a48:	db01      	blt.n	8009a4e <__sfputc_r+0x16>
 8009a4a:	290a      	cmp	r1, #10
 8009a4c:	d102      	bne.n	8009a54 <__sfputc_r+0x1c>
 8009a4e:	bc10      	pop	{r4}
 8009a50:	f000 be4d 	b.w	800a6ee <__swbuf_r>
 8009a54:	6813      	ldr	r3, [r2, #0]
 8009a56:	1c58      	adds	r0, r3, #1
 8009a58:	6010      	str	r0, [r2, #0]
 8009a5a:	7019      	strb	r1, [r3, #0]
 8009a5c:	4608      	mov	r0, r1
 8009a5e:	bc10      	pop	{r4}
 8009a60:	4770      	bx	lr

08009a62 <__sfputs_r>:
 8009a62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a64:	4606      	mov	r6, r0
 8009a66:	460f      	mov	r7, r1
 8009a68:	4614      	mov	r4, r2
 8009a6a:	18d5      	adds	r5, r2, r3
 8009a6c:	42ac      	cmp	r4, r5
 8009a6e:	d101      	bne.n	8009a74 <__sfputs_r+0x12>
 8009a70:	2000      	movs	r0, #0
 8009a72:	e007      	b.n	8009a84 <__sfputs_r+0x22>
 8009a74:	463a      	mov	r2, r7
 8009a76:	4630      	mov	r0, r6
 8009a78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a7c:	f7ff ffdc 	bl	8009a38 <__sfputc_r>
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	d1f3      	bne.n	8009a6c <__sfputs_r+0xa>
 8009a84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a88 <_vfiprintf_r>:
 8009a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a8c:	460d      	mov	r5, r1
 8009a8e:	4614      	mov	r4, r2
 8009a90:	4698      	mov	r8, r3
 8009a92:	4606      	mov	r6, r0
 8009a94:	b09d      	sub	sp, #116	@ 0x74
 8009a96:	b118      	cbz	r0, 8009aa0 <_vfiprintf_r+0x18>
 8009a98:	6a03      	ldr	r3, [r0, #32]
 8009a9a:	b90b      	cbnz	r3, 8009aa0 <_vfiprintf_r+0x18>
 8009a9c:	f7ff f872 	bl	8008b84 <__sinit>
 8009aa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009aa2:	07d9      	lsls	r1, r3, #31
 8009aa4:	d405      	bmi.n	8009ab2 <_vfiprintf_r+0x2a>
 8009aa6:	89ab      	ldrh	r3, [r5, #12]
 8009aa8:	059a      	lsls	r2, r3, #22
 8009aaa:	d402      	bmi.n	8009ab2 <_vfiprintf_r+0x2a>
 8009aac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009aae:	f7ff f94a 	bl	8008d46 <__retarget_lock_acquire_recursive>
 8009ab2:	89ab      	ldrh	r3, [r5, #12]
 8009ab4:	071b      	lsls	r3, r3, #28
 8009ab6:	d501      	bpl.n	8009abc <_vfiprintf_r+0x34>
 8009ab8:	692b      	ldr	r3, [r5, #16]
 8009aba:	b99b      	cbnz	r3, 8009ae4 <_vfiprintf_r+0x5c>
 8009abc:	4629      	mov	r1, r5
 8009abe:	4630      	mov	r0, r6
 8009ac0:	f000 fe54 	bl	800a76c <__swsetup_r>
 8009ac4:	b170      	cbz	r0, 8009ae4 <_vfiprintf_r+0x5c>
 8009ac6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ac8:	07dc      	lsls	r4, r3, #31
 8009aca:	d504      	bpl.n	8009ad6 <_vfiprintf_r+0x4e>
 8009acc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ad0:	b01d      	add	sp, #116	@ 0x74
 8009ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad6:	89ab      	ldrh	r3, [r5, #12]
 8009ad8:	0598      	lsls	r0, r3, #22
 8009ada:	d4f7      	bmi.n	8009acc <_vfiprintf_r+0x44>
 8009adc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ade:	f7ff f933 	bl	8008d48 <__retarget_lock_release_recursive>
 8009ae2:	e7f3      	b.n	8009acc <_vfiprintf_r+0x44>
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ae8:	2320      	movs	r3, #32
 8009aea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009aee:	2330      	movs	r3, #48	@ 0x30
 8009af0:	f04f 0901 	mov.w	r9, #1
 8009af4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009af8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009ca4 <_vfiprintf_r+0x21c>
 8009afc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b00:	4623      	mov	r3, r4
 8009b02:	469a      	mov	sl, r3
 8009b04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b08:	b10a      	cbz	r2, 8009b0e <_vfiprintf_r+0x86>
 8009b0a:	2a25      	cmp	r2, #37	@ 0x25
 8009b0c:	d1f9      	bne.n	8009b02 <_vfiprintf_r+0x7a>
 8009b0e:	ebba 0b04 	subs.w	fp, sl, r4
 8009b12:	d00b      	beq.n	8009b2c <_vfiprintf_r+0xa4>
 8009b14:	465b      	mov	r3, fp
 8009b16:	4622      	mov	r2, r4
 8009b18:	4629      	mov	r1, r5
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f7ff ffa1 	bl	8009a62 <__sfputs_r>
 8009b20:	3001      	adds	r0, #1
 8009b22:	f000 80a7 	beq.w	8009c74 <_vfiprintf_r+0x1ec>
 8009b26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b28:	445a      	add	r2, fp
 8009b2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b2c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	f000 809f 	beq.w	8009c74 <_vfiprintf_r+0x1ec>
 8009b36:	2300      	movs	r3, #0
 8009b38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b40:	f10a 0a01 	add.w	sl, sl, #1
 8009b44:	9304      	str	r3, [sp, #16]
 8009b46:	9307      	str	r3, [sp, #28]
 8009b48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b4e:	4654      	mov	r4, sl
 8009b50:	2205      	movs	r2, #5
 8009b52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b56:	4853      	ldr	r0, [pc, #332]	@ (8009ca4 <_vfiprintf_r+0x21c>)
 8009b58:	f7ff f904 	bl	8008d64 <memchr>
 8009b5c:	9a04      	ldr	r2, [sp, #16]
 8009b5e:	b9d8      	cbnz	r0, 8009b98 <_vfiprintf_r+0x110>
 8009b60:	06d1      	lsls	r1, r2, #27
 8009b62:	bf44      	itt	mi
 8009b64:	2320      	movmi	r3, #32
 8009b66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b6a:	0713      	lsls	r3, r2, #28
 8009b6c:	bf44      	itt	mi
 8009b6e:	232b      	movmi	r3, #43	@ 0x2b
 8009b70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b74:	f89a 3000 	ldrb.w	r3, [sl]
 8009b78:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b7a:	d015      	beq.n	8009ba8 <_vfiprintf_r+0x120>
 8009b7c:	4654      	mov	r4, sl
 8009b7e:	2000      	movs	r0, #0
 8009b80:	f04f 0c0a 	mov.w	ip, #10
 8009b84:	9a07      	ldr	r2, [sp, #28]
 8009b86:	4621      	mov	r1, r4
 8009b88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b8c:	3b30      	subs	r3, #48	@ 0x30
 8009b8e:	2b09      	cmp	r3, #9
 8009b90:	d94b      	bls.n	8009c2a <_vfiprintf_r+0x1a2>
 8009b92:	b1b0      	cbz	r0, 8009bc2 <_vfiprintf_r+0x13a>
 8009b94:	9207      	str	r2, [sp, #28]
 8009b96:	e014      	b.n	8009bc2 <_vfiprintf_r+0x13a>
 8009b98:	eba0 0308 	sub.w	r3, r0, r8
 8009b9c:	fa09 f303 	lsl.w	r3, r9, r3
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	46a2      	mov	sl, r4
 8009ba4:	9304      	str	r3, [sp, #16]
 8009ba6:	e7d2      	b.n	8009b4e <_vfiprintf_r+0xc6>
 8009ba8:	9b03      	ldr	r3, [sp, #12]
 8009baa:	1d19      	adds	r1, r3, #4
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	9103      	str	r1, [sp, #12]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	bfbb      	ittet	lt
 8009bb4:	425b      	neglt	r3, r3
 8009bb6:	f042 0202 	orrlt.w	r2, r2, #2
 8009bba:	9307      	strge	r3, [sp, #28]
 8009bbc:	9307      	strlt	r3, [sp, #28]
 8009bbe:	bfb8      	it	lt
 8009bc0:	9204      	strlt	r2, [sp, #16]
 8009bc2:	7823      	ldrb	r3, [r4, #0]
 8009bc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bc6:	d10a      	bne.n	8009bde <_vfiprintf_r+0x156>
 8009bc8:	7863      	ldrb	r3, [r4, #1]
 8009bca:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bcc:	d132      	bne.n	8009c34 <_vfiprintf_r+0x1ac>
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	3402      	adds	r4, #2
 8009bd2:	1d1a      	adds	r2, r3, #4
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	9203      	str	r2, [sp, #12]
 8009bd8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bdc:	9305      	str	r3, [sp, #20]
 8009bde:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009ca8 <_vfiprintf_r+0x220>
 8009be2:	2203      	movs	r2, #3
 8009be4:	4650      	mov	r0, sl
 8009be6:	7821      	ldrb	r1, [r4, #0]
 8009be8:	f7ff f8bc 	bl	8008d64 <memchr>
 8009bec:	b138      	cbz	r0, 8009bfe <_vfiprintf_r+0x176>
 8009bee:	2240      	movs	r2, #64	@ 0x40
 8009bf0:	9b04      	ldr	r3, [sp, #16]
 8009bf2:	eba0 000a 	sub.w	r0, r0, sl
 8009bf6:	4082      	lsls	r2, r0
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	3401      	adds	r4, #1
 8009bfc:	9304      	str	r3, [sp, #16]
 8009bfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c02:	2206      	movs	r2, #6
 8009c04:	4829      	ldr	r0, [pc, #164]	@ (8009cac <_vfiprintf_r+0x224>)
 8009c06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c0a:	f7ff f8ab 	bl	8008d64 <memchr>
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	d03f      	beq.n	8009c92 <_vfiprintf_r+0x20a>
 8009c12:	4b27      	ldr	r3, [pc, #156]	@ (8009cb0 <_vfiprintf_r+0x228>)
 8009c14:	bb1b      	cbnz	r3, 8009c5e <_vfiprintf_r+0x1d6>
 8009c16:	9b03      	ldr	r3, [sp, #12]
 8009c18:	3307      	adds	r3, #7
 8009c1a:	f023 0307 	bic.w	r3, r3, #7
 8009c1e:	3308      	adds	r3, #8
 8009c20:	9303      	str	r3, [sp, #12]
 8009c22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c24:	443b      	add	r3, r7
 8009c26:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c28:	e76a      	b.n	8009b00 <_vfiprintf_r+0x78>
 8009c2a:	460c      	mov	r4, r1
 8009c2c:	2001      	movs	r0, #1
 8009c2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c32:	e7a8      	b.n	8009b86 <_vfiprintf_r+0xfe>
 8009c34:	2300      	movs	r3, #0
 8009c36:	f04f 0c0a 	mov.w	ip, #10
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	3401      	adds	r4, #1
 8009c3e:	9305      	str	r3, [sp, #20]
 8009c40:	4620      	mov	r0, r4
 8009c42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c46:	3a30      	subs	r2, #48	@ 0x30
 8009c48:	2a09      	cmp	r2, #9
 8009c4a:	d903      	bls.n	8009c54 <_vfiprintf_r+0x1cc>
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d0c6      	beq.n	8009bde <_vfiprintf_r+0x156>
 8009c50:	9105      	str	r1, [sp, #20]
 8009c52:	e7c4      	b.n	8009bde <_vfiprintf_r+0x156>
 8009c54:	4604      	mov	r4, r0
 8009c56:	2301      	movs	r3, #1
 8009c58:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c5c:	e7f0      	b.n	8009c40 <_vfiprintf_r+0x1b8>
 8009c5e:	ab03      	add	r3, sp, #12
 8009c60:	9300      	str	r3, [sp, #0]
 8009c62:	462a      	mov	r2, r5
 8009c64:	4630      	mov	r0, r6
 8009c66:	4b13      	ldr	r3, [pc, #76]	@ (8009cb4 <_vfiprintf_r+0x22c>)
 8009c68:	a904      	add	r1, sp, #16
 8009c6a:	f7fe fb43 	bl	80082f4 <_printf_float>
 8009c6e:	4607      	mov	r7, r0
 8009c70:	1c78      	adds	r0, r7, #1
 8009c72:	d1d6      	bne.n	8009c22 <_vfiprintf_r+0x19a>
 8009c74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c76:	07d9      	lsls	r1, r3, #31
 8009c78:	d405      	bmi.n	8009c86 <_vfiprintf_r+0x1fe>
 8009c7a:	89ab      	ldrh	r3, [r5, #12]
 8009c7c:	059a      	lsls	r2, r3, #22
 8009c7e:	d402      	bmi.n	8009c86 <_vfiprintf_r+0x1fe>
 8009c80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c82:	f7ff f861 	bl	8008d48 <__retarget_lock_release_recursive>
 8009c86:	89ab      	ldrh	r3, [r5, #12]
 8009c88:	065b      	lsls	r3, r3, #25
 8009c8a:	f53f af1f 	bmi.w	8009acc <_vfiprintf_r+0x44>
 8009c8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c90:	e71e      	b.n	8009ad0 <_vfiprintf_r+0x48>
 8009c92:	ab03      	add	r3, sp, #12
 8009c94:	9300      	str	r3, [sp, #0]
 8009c96:	462a      	mov	r2, r5
 8009c98:	4630      	mov	r0, r6
 8009c9a:	4b06      	ldr	r3, [pc, #24]	@ (8009cb4 <_vfiprintf_r+0x22c>)
 8009c9c:	a904      	add	r1, sp, #16
 8009c9e:	f7fe fdc7 	bl	8008830 <_printf_i>
 8009ca2:	e7e4      	b.n	8009c6e <_vfiprintf_r+0x1e6>
 8009ca4:	0800adeb 	.word	0x0800adeb
 8009ca8:	0800adf1 	.word	0x0800adf1
 8009cac:	0800adf5 	.word	0x0800adf5
 8009cb0:	080082f5 	.word	0x080082f5
 8009cb4:	08009a63 	.word	0x08009a63

08009cb8 <malloc>:
 8009cb8:	4b02      	ldr	r3, [pc, #8]	@ (8009cc4 <malloc+0xc>)
 8009cba:	4601      	mov	r1, r0
 8009cbc:	6818      	ldr	r0, [r3, #0]
 8009cbe:	f000 b825 	b.w	8009d0c <_malloc_r>
 8009cc2:	bf00      	nop
 8009cc4:	20000018 	.word	0x20000018

08009cc8 <sbrk_aligned>:
 8009cc8:	b570      	push	{r4, r5, r6, lr}
 8009cca:	4e0f      	ldr	r6, [pc, #60]	@ (8009d08 <sbrk_aligned+0x40>)
 8009ccc:	460c      	mov	r4, r1
 8009cce:	6831      	ldr	r1, [r6, #0]
 8009cd0:	4605      	mov	r5, r0
 8009cd2:	b911      	cbnz	r1, 8009cda <sbrk_aligned+0x12>
 8009cd4:	f000 fe6a 	bl	800a9ac <_sbrk_r>
 8009cd8:	6030      	str	r0, [r6, #0]
 8009cda:	4621      	mov	r1, r4
 8009cdc:	4628      	mov	r0, r5
 8009cde:	f000 fe65 	bl	800a9ac <_sbrk_r>
 8009ce2:	1c43      	adds	r3, r0, #1
 8009ce4:	d103      	bne.n	8009cee <sbrk_aligned+0x26>
 8009ce6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009cea:	4620      	mov	r0, r4
 8009cec:	bd70      	pop	{r4, r5, r6, pc}
 8009cee:	1cc4      	adds	r4, r0, #3
 8009cf0:	f024 0403 	bic.w	r4, r4, #3
 8009cf4:	42a0      	cmp	r0, r4
 8009cf6:	d0f8      	beq.n	8009cea <sbrk_aligned+0x22>
 8009cf8:	1a21      	subs	r1, r4, r0
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	f000 fe56 	bl	800a9ac <_sbrk_r>
 8009d00:	3001      	adds	r0, #1
 8009d02:	d1f2      	bne.n	8009cea <sbrk_aligned+0x22>
 8009d04:	e7ef      	b.n	8009ce6 <sbrk_aligned+0x1e>
 8009d06:	bf00      	nop
 8009d08:	20000768 	.word	0x20000768

08009d0c <_malloc_r>:
 8009d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d10:	1ccd      	adds	r5, r1, #3
 8009d12:	f025 0503 	bic.w	r5, r5, #3
 8009d16:	3508      	adds	r5, #8
 8009d18:	2d0c      	cmp	r5, #12
 8009d1a:	bf38      	it	cc
 8009d1c:	250c      	movcc	r5, #12
 8009d1e:	2d00      	cmp	r5, #0
 8009d20:	4606      	mov	r6, r0
 8009d22:	db01      	blt.n	8009d28 <_malloc_r+0x1c>
 8009d24:	42a9      	cmp	r1, r5
 8009d26:	d904      	bls.n	8009d32 <_malloc_r+0x26>
 8009d28:	230c      	movs	r3, #12
 8009d2a:	6033      	str	r3, [r6, #0]
 8009d2c:	2000      	movs	r0, #0
 8009d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e08 <_malloc_r+0xfc>
 8009d36:	f000 f911 	bl	8009f5c <__malloc_lock>
 8009d3a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d3e:	461c      	mov	r4, r3
 8009d40:	bb44      	cbnz	r4, 8009d94 <_malloc_r+0x88>
 8009d42:	4629      	mov	r1, r5
 8009d44:	4630      	mov	r0, r6
 8009d46:	f7ff ffbf 	bl	8009cc8 <sbrk_aligned>
 8009d4a:	1c43      	adds	r3, r0, #1
 8009d4c:	4604      	mov	r4, r0
 8009d4e:	d158      	bne.n	8009e02 <_malloc_r+0xf6>
 8009d50:	f8d8 4000 	ldr.w	r4, [r8]
 8009d54:	4627      	mov	r7, r4
 8009d56:	2f00      	cmp	r7, #0
 8009d58:	d143      	bne.n	8009de2 <_malloc_r+0xd6>
 8009d5a:	2c00      	cmp	r4, #0
 8009d5c:	d04b      	beq.n	8009df6 <_malloc_r+0xea>
 8009d5e:	6823      	ldr	r3, [r4, #0]
 8009d60:	4639      	mov	r1, r7
 8009d62:	4630      	mov	r0, r6
 8009d64:	eb04 0903 	add.w	r9, r4, r3
 8009d68:	f000 fe20 	bl	800a9ac <_sbrk_r>
 8009d6c:	4581      	cmp	r9, r0
 8009d6e:	d142      	bne.n	8009df6 <_malloc_r+0xea>
 8009d70:	6821      	ldr	r1, [r4, #0]
 8009d72:	4630      	mov	r0, r6
 8009d74:	1a6d      	subs	r5, r5, r1
 8009d76:	4629      	mov	r1, r5
 8009d78:	f7ff ffa6 	bl	8009cc8 <sbrk_aligned>
 8009d7c:	3001      	adds	r0, #1
 8009d7e:	d03a      	beq.n	8009df6 <_malloc_r+0xea>
 8009d80:	6823      	ldr	r3, [r4, #0]
 8009d82:	442b      	add	r3, r5
 8009d84:	6023      	str	r3, [r4, #0]
 8009d86:	f8d8 3000 	ldr.w	r3, [r8]
 8009d8a:	685a      	ldr	r2, [r3, #4]
 8009d8c:	bb62      	cbnz	r2, 8009de8 <_malloc_r+0xdc>
 8009d8e:	f8c8 7000 	str.w	r7, [r8]
 8009d92:	e00f      	b.n	8009db4 <_malloc_r+0xa8>
 8009d94:	6822      	ldr	r2, [r4, #0]
 8009d96:	1b52      	subs	r2, r2, r5
 8009d98:	d420      	bmi.n	8009ddc <_malloc_r+0xd0>
 8009d9a:	2a0b      	cmp	r2, #11
 8009d9c:	d917      	bls.n	8009dce <_malloc_r+0xc2>
 8009d9e:	1961      	adds	r1, r4, r5
 8009da0:	42a3      	cmp	r3, r4
 8009da2:	6025      	str	r5, [r4, #0]
 8009da4:	bf18      	it	ne
 8009da6:	6059      	strne	r1, [r3, #4]
 8009da8:	6863      	ldr	r3, [r4, #4]
 8009daa:	bf08      	it	eq
 8009dac:	f8c8 1000 	streq.w	r1, [r8]
 8009db0:	5162      	str	r2, [r4, r5]
 8009db2:	604b      	str	r3, [r1, #4]
 8009db4:	4630      	mov	r0, r6
 8009db6:	f000 f8d7 	bl	8009f68 <__malloc_unlock>
 8009dba:	f104 000b 	add.w	r0, r4, #11
 8009dbe:	1d23      	adds	r3, r4, #4
 8009dc0:	f020 0007 	bic.w	r0, r0, #7
 8009dc4:	1ac2      	subs	r2, r0, r3
 8009dc6:	bf1c      	itt	ne
 8009dc8:	1a1b      	subne	r3, r3, r0
 8009dca:	50a3      	strne	r3, [r4, r2]
 8009dcc:	e7af      	b.n	8009d2e <_malloc_r+0x22>
 8009dce:	6862      	ldr	r2, [r4, #4]
 8009dd0:	42a3      	cmp	r3, r4
 8009dd2:	bf0c      	ite	eq
 8009dd4:	f8c8 2000 	streq.w	r2, [r8]
 8009dd8:	605a      	strne	r2, [r3, #4]
 8009dda:	e7eb      	b.n	8009db4 <_malloc_r+0xa8>
 8009ddc:	4623      	mov	r3, r4
 8009dde:	6864      	ldr	r4, [r4, #4]
 8009de0:	e7ae      	b.n	8009d40 <_malloc_r+0x34>
 8009de2:	463c      	mov	r4, r7
 8009de4:	687f      	ldr	r7, [r7, #4]
 8009de6:	e7b6      	b.n	8009d56 <_malloc_r+0x4a>
 8009de8:	461a      	mov	r2, r3
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	42a3      	cmp	r3, r4
 8009dee:	d1fb      	bne.n	8009de8 <_malloc_r+0xdc>
 8009df0:	2300      	movs	r3, #0
 8009df2:	6053      	str	r3, [r2, #4]
 8009df4:	e7de      	b.n	8009db4 <_malloc_r+0xa8>
 8009df6:	230c      	movs	r3, #12
 8009df8:	4630      	mov	r0, r6
 8009dfa:	6033      	str	r3, [r6, #0]
 8009dfc:	f000 f8b4 	bl	8009f68 <__malloc_unlock>
 8009e00:	e794      	b.n	8009d2c <_malloc_r+0x20>
 8009e02:	6005      	str	r5, [r0, #0]
 8009e04:	e7d6      	b.n	8009db4 <_malloc_r+0xa8>
 8009e06:	bf00      	nop
 8009e08:	2000076c 	.word	0x2000076c

08009e0c <__sflush_r>:
 8009e0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e12:	0716      	lsls	r6, r2, #28
 8009e14:	4605      	mov	r5, r0
 8009e16:	460c      	mov	r4, r1
 8009e18:	d454      	bmi.n	8009ec4 <__sflush_r+0xb8>
 8009e1a:	684b      	ldr	r3, [r1, #4]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	dc02      	bgt.n	8009e26 <__sflush_r+0x1a>
 8009e20:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	dd48      	ble.n	8009eb8 <__sflush_r+0xac>
 8009e26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e28:	2e00      	cmp	r6, #0
 8009e2a:	d045      	beq.n	8009eb8 <__sflush_r+0xac>
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e32:	682f      	ldr	r7, [r5, #0]
 8009e34:	6a21      	ldr	r1, [r4, #32]
 8009e36:	602b      	str	r3, [r5, #0]
 8009e38:	d030      	beq.n	8009e9c <__sflush_r+0x90>
 8009e3a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e3c:	89a3      	ldrh	r3, [r4, #12]
 8009e3e:	0759      	lsls	r1, r3, #29
 8009e40:	d505      	bpl.n	8009e4e <__sflush_r+0x42>
 8009e42:	6863      	ldr	r3, [r4, #4]
 8009e44:	1ad2      	subs	r2, r2, r3
 8009e46:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e48:	b10b      	cbz	r3, 8009e4e <__sflush_r+0x42>
 8009e4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e4c:	1ad2      	subs	r2, r2, r3
 8009e4e:	2300      	movs	r3, #0
 8009e50:	4628      	mov	r0, r5
 8009e52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e54:	6a21      	ldr	r1, [r4, #32]
 8009e56:	47b0      	blx	r6
 8009e58:	1c43      	adds	r3, r0, #1
 8009e5a:	89a3      	ldrh	r3, [r4, #12]
 8009e5c:	d106      	bne.n	8009e6c <__sflush_r+0x60>
 8009e5e:	6829      	ldr	r1, [r5, #0]
 8009e60:	291d      	cmp	r1, #29
 8009e62:	d82b      	bhi.n	8009ebc <__sflush_r+0xb0>
 8009e64:	4a28      	ldr	r2, [pc, #160]	@ (8009f08 <__sflush_r+0xfc>)
 8009e66:	40ca      	lsrs	r2, r1
 8009e68:	07d6      	lsls	r6, r2, #31
 8009e6a:	d527      	bpl.n	8009ebc <__sflush_r+0xb0>
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	6062      	str	r2, [r4, #4]
 8009e70:	6922      	ldr	r2, [r4, #16]
 8009e72:	04d9      	lsls	r1, r3, #19
 8009e74:	6022      	str	r2, [r4, #0]
 8009e76:	d504      	bpl.n	8009e82 <__sflush_r+0x76>
 8009e78:	1c42      	adds	r2, r0, #1
 8009e7a:	d101      	bne.n	8009e80 <__sflush_r+0x74>
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	b903      	cbnz	r3, 8009e82 <__sflush_r+0x76>
 8009e80:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e82:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e84:	602f      	str	r7, [r5, #0]
 8009e86:	b1b9      	cbz	r1, 8009eb8 <__sflush_r+0xac>
 8009e88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e8c:	4299      	cmp	r1, r3
 8009e8e:	d002      	beq.n	8009e96 <__sflush_r+0x8a>
 8009e90:	4628      	mov	r0, r5
 8009e92:	f000 fe0f 	bl	800aab4 <_free_r>
 8009e96:	2300      	movs	r3, #0
 8009e98:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e9a:	e00d      	b.n	8009eb8 <__sflush_r+0xac>
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	47b0      	blx	r6
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	1c50      	adds	r0, r2, #1
 8009ea6:	d1c9      	bne.n	8009e3c <__sflush_r+0x30>
 8009ea8:	682b      	ldr	r3, [r5, #0]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d0c6      	beq.n	8009e3c <__sflush_r+0x30>
 8009eae:	2b1d      	cmp	r3, #29
 8009eb0:	d001      	beq.n	8009eb6 <__sflush_r+0xaa>
 8009eb2:	2b16      	cmp	r3, #22
 8009eb4:	d11d      	bne.n	8009ef2 <__sflush_r+0xe6>
 8009eb6:	602f      	str	r7, [r5, #0]
 8009eb8:	2000      	movs	r0, #0
 8009eba:	e021      	b.n	8009f00 <__sflush_r+0xf4>
 8009ebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ec0:	b21b      	sxth	r3, r3
 8009ec2:	e01a      	b.n	8009efa <__sflush_r+0xee>
 8009ec4:	690f      	ldr	r7, [r1, #16]
 8009ec6:	2f00      	cmp	r7, #0
 8009ec8:	d0f6      	beq.n	8009eb8 <__sflush_r+0xac>
 8009eca:	0793      	lsls	r3, r2, #30
 8009ecc:	bf18      	it	ne
 8009ece:	2300      	movne	r3, #0
 8009ed0:	680e      	ldr	r6, [r1, #0]
 8009ed2:	bf08      	it	eq
 8009ed4:	694b      	ldreq	r3, [r1, #20]
 8009ed6:	1bf6      	subs	r6, r6, r7
 8009ed8:	600f      	str	r7, [r1, #0]
 8009eda:	608b      	str	r3, [r1, #8]
 8009edc:	2e00      	cmp	r6, #0
 8009ede:	ddeb      	ble.n	8009eb8 <__sflush_r+0xac>
 8009ee0:	4633      	mov	r3, r6
 8009ee2:	463a      	mov	r2, r7
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	6a21      	ldr	r1, [r4, #32]
 8009ee8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009eec:	47e0      	blx	ip
 8009eee:	2800      	cmp	r0, #0
 8009ef0:	dc07      	bgt.n	8009f02 <__sflush_r+0xf6>
 8009ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ef6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009efa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009efe:	81a3      	strh	r3, [r4, #12]
 8009f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f02:	4407      	add	r7, r0
 8009f04:	1a36      	subs	r6, r6, r0
 8009f06:	e7e9      	b.n	8009edc <__sflush_r+0xd0>
 8009f08:	20400001 	.word	0x20400001

08009f0c <_fflush_r>:
 8009f0c:	b538      	push	{r3, r4, r5, lr}
 8009f0e:	690b      	ldr	r3, [r1, #16]
 8009f10:	4605      	mov	r5, r0
 8009f12:	460c      	mov	r4, r1
 8009f14:	b913      	cbnz	r3, 8009f1c <_fflush_r+0x10>
 8009f16:	2500      	movs	r5, #0
 8009f18:	4628      	mov	r0, r5
 8009f1a:	bd38      	pop	{r3, r4, r5, pc}
 8009f1c:	b118      	cbz	r0, 8009f26 <_fflush_r+0x1a>
 8009f1e:	6a03      	ldr	r3, [r0, #32]
 8009f20:	b90b      	cbnz	r3, 8009f26 <_fflush_r+0x1a>
 8009f22:	f7fe fe2f 	bl	8008b84 <__sinit>
 8009f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d0f3      	beq.n	8009f16 <_fflush_r+0xa>
 8009f2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f30:	07d0      	lsls	r0, r2, #31
 8009f32:	d404      	bmi.n	8009f3e <_fflush_r+0x32>
 8009f34:	0599      	lsls	r1, r3, #22
 8009f36:	d402      	bmi.n	8009f3e <_fflush_r+0x32>
 8009f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f3a:	f7fe ff04 	bl	8008d46 <__retarget_lock_acquire_recursive>
 8009f3e:	4628      	mov	r0, r5
 8009f40:	4621      	mov	r1, r4
 8009f42:	f7ff ff63 	bl	8009e0c <__sflush_r>
 8009f46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f48:	4605      	mov	r5, r0
 8009f4a:	07da      	lsls	r2, r3, #31
 8009f4c:	d4e4      	bmi.n	8009f18 <_fflush_r+0xc>
 8009f4e:	89a3      	ldrh	r3, [r4, #12]
 8009f50:	059b      	lsls	r3, r3, #22
 8009f52:	d4e1      	bmi.n	8009f18 <_fflush_r+0xc>
 8009f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f56:	f7fe fef7 	bl	8008d48 <__retarget_lock_release_recursive>
 8009f5a:	e7dd      	b.n	8009f18 <_fflush_r+0xc>

08009f5c <__malloc_lock>:
 8009f5c:	4801      	ldr	r0, [pc, #4]	@ (8009f64 <__malloc_lock+0x8>)
 8009f5e:	f7fe bef2 	b.w	8008d46 <__retarget_lock_acquire_recursive>
 8009f62:	bf00      	nop
 8009f64:	20000764 	.word	0x20000764

08009f68 <__malloc_unlock>:
 8009f68:	4801      	ldr	r0, [pc, #4]	@ (8009f70 <__malloc_unlock+0x8>)
 8009f6a:	f7fe beed 	b.w	8008d48 <__retarget_lock_release_recursive>
 8009f6e:	bf00      	nop
 8009f70:	20000764 	.word	0x20000764

08009f74 <_Balloc>:
 8009f74:	b570      	push	{r4, r5, r6, lr}
 8009f76:	69c6      	ldr	r6, [r0, #28]
 8009f78:	4604      	mov	r4, r0
 8009f7a:	460d      	mov	r5, r1
 8009f7c:	b976      	cbnz	r6, 8009f9c <_Balloc+0x28>
 8009f7e:	2010      	movs	r0, #16
 8009f80:	f7ff fe9a 	bl	8009cb8 <malloc>
 8009f84:	4602      	mov	r2, r0
 8009f86:	61e0      	str	r0, [r4, #28]
 8009f88:	b920      	cbnz	r0, 8009f94 <_Balloc+0x20>
 8009f8a:	216b      	movs	r1, #107	@ 0x6b
 8009f8c:	4b17      	ldr	r3, [pc, #92]	@ (8009fec <_Balloc+0x78>)
 8009f8e:	4818      	ldr	r0, [pc, #96]	@ (8009ff0 <_Balloc+0x7c>)
 8009f90:	f000 fd5e 	bl	800aa50 <__assert_func>
 8009f94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f98:	6006      	str	r6, [r0, #0]
 8009f9a:	60c6      	str	r6, [r0, #12]
 8009f9c:	69e6      	ldr	r6, [r4, #28]
 8009f9e:	68f3      	ldr	r3, [r6, #12]
 8009fa0:	b183      	cbz	r3, 8009fc4 <_Balloc+0x50>
 8009fa2:	69e3      	ldr	r3, [r4, #28]
 8009fa4:	68db      	ldr	r3, [r3, #12]
 8009fa6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009faa:	b9b8      	cbnz	r0, 8009fdc <_Balloc+0x68>
 8009fac:	2101      	movs	r1, #1
 8009fae:	fa01 f605 	lsl.w	r6, r1, r5
 8009fb2:	1d72      	adds	r2, r6, #5
 8009fb4:	4620      	mov	r0, r4
 8009fb6:	0092      	lsls	r2, r2, #2
 8009fb8:	f000 fd68 	bl	800aa8c <_calloc_r>
 8009fbc:	b160      	cbz	r0, 8009fd8 <_Balloc+0x64>
 8009fbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009fc2:	e00e      	b.n	8009fe2 <_Balloc+0x6e>
 8009fc4:	2221      	movs	r2, #33	@ 0x21
 8009fc6:	2104      	movs	r1, #4
 8009fc8:	4620      	mov	r0, r4
 8009fca:	f000 fd5f 	bl	800aa8c <_calloc_r>
 8009fce:	69e3      	ldr	r3, [r4, #28]
 8009fd0:	60f0      	str	r0, [r6, #12]
 8009fd2:	68db      	ldr	r3, [r3, #12]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d1e4      	bne.n	8009fa2 <_Balloc+0x2e>
 8009fd8:	2000      	movs	r0, #0
 8009fda:	bd70      	pop	{r4, r5, r6, pc}
 8009fdc:	6802      	ldr	r2, [r0, #0]
 8009fde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009fe8:	e7f7      	b.n	8009fda <_Balloc+0x66>
 8009fea:	bf00      	nop
 8009fec:	0800ad6b 	.word	0x0800ad6b
 8009ff0:	0800adfc 	.word	0x0800adfc

08009ff4 <_Bfree>:
 8009ff4:	b570      	push	{r4, r5, r6, lr}
 8009ff6:	69c6      	ldr	r6, [r0, #28]
 8009ff8:	4605      	mov	r5, r0
 8009ffa:	460c      	mov	r4, r1
 8009ffc:	b976      	cbnz	r6, 800a01c <_Bfree+0x28>
 8009ffe:	2010      	movs	r0, #16
 800a000:	f7ff fe5a 	bl	8009cb8 <malloc>
 800a004:	4602      	mov	r2, r0
 800a006:	61e8      	str	r0, [r5, #28]
 800a008:	b920      	cbnz	r0, 800a014 <_Bfree+0x20>
 800a00a:	218f      	movs	r1, #143	@ 0x8f
 800a00c:	4b08      	ldr	r3, [pc, #32]	@ (800a030 <_Bfree+0x3c>)
 800a00e:	4809      	ldr	r0, [pc, #36]	@ (800a034 <_Bfree+0x40>)
 800a010:	f000 fd1e 	bl	800aa50 <__assert_func>
 800a014:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a018:	6006      	str	r6, [r0, #0]
 800a01a:	60c6      	str	r6, [r0, #12]
 800a01c:	b13c      	cbz	r4, 800a02e <_Bfree+0x3a>
 800a01e:	69eb      	ldr	r3, [r5, #28]
 800a020:	6862      	ldr	r2, [r4, #4]
 800a022:	68db      	ldr	r3, [r3, #12]
 800a024:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a028:	6021      	str	r1, [r4, #0]
 800a02a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a02e:	bd70      	pop	{r4, r5, r6, pc}
 800a030:	0800ad6b 	.word	0x0800ad6b
 800a034:	0800adfc 	.word	0x0800adfc

0800a038 <__multadd>:
 800a038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a03c:	4607      	mov	r7, r0
 800a03e:	460c      	mov	r4, r1
 800a040:	461e      	mov	r6, r3
 800a042:	2000      	movs	r0, #0
 800a044:	690d      	ldr	r5, [r1, #16]
 800a046:	f101 0c14 	add.w	ip, r1, #20
 800a04a:	f8dc 3000 	ldr.w	r3, [ip]
 800a04e:	3001      	adds	r0, #1
 800a050:	b299      	uxth	r1, r3
 800a052:	fb02 6101 	mla	r1, r2, r1, r6
 800a056:	0c1e      	lsrs	r6, r3, #16
 800a058:	0c0b      	lsrs	r3, r1, #16
 800a05a:	fb02 3306 	mla	r3, r2, r6, r3
 800a05e:	b289      	uxth	r1, r1
 800a060:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a064:	4285      	cmp	r5, r0
 800a066:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a06a:	f84c 1b04 	str.w	r1, [ip], #4
 800a06e:	dcec      	bgt.n	800a04a <__multadd+0x12>
 800a070:	b30e      	cbz	r6, 800a0b6 <__multadd+0x7e>
 800a072:	68a3      	ldr	r3, [r4, #8]
 800a074:	42ab      	cmp	r3, r5
 800a076:	dc19      	bgt.n	800a0ac <__multadd+0x74>
 800a078:	6861      	ldr	r1, [r4, #4]
 800a07a:	4638      	mov	r0, r7
 800a07c:	3101      	adds	r1, #1
 800a07e:	f7ff ff79 	bl	8009f74 <_Balloc>
 800a082:	4680      	mov	r8, r0
 800a084:	b928      	cbnz	r0, 800a092 <__multadd+0x5a>
 800a086:	4602      	mov	r2, r0
 800a088:	21ba      	movs	r1, #186	@ 0xba
 800a08a:	4b0c      	ldr	r3, [pc, #48]	@ (800a0bc <__multadd+0x84>)
 800a08c:	480c      	ldr	r0, [pc, #48]	@ (800a0c0 <__multadd+0x88>)
 800a08e:	f000 fcdf 	bl	800aa50 <__assert_func>
 800a092:	6922      	ldr	r2, [r4, #16]
 800a094:	f104 010c 	add.w	r1, r4, #12
 800a098:	3202      	adds	r2, #2
 800a09a:	0092      	lsls	r2, r2, #2
 800a09c:	300c      	adds	r0, #12
 800a09e:	f000 fcc9 	bl	800aa34 <memcpy>
 800a0a2:	4621      	mov	r1, r4
 800a0a4:	4638      	mov	r0, r7
 800a0a6:	f7ff ffa5 	bl	8009ff4 <_Bfree>
 800a0aa:	4644      	mov	r4, r8
 800a0ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a0b0:	3501      	adds	r5, #1
 800a0b2:	615e      	str	r6, [r3, #20]
 800a0b4:	6125      	str	r5, [r4, #16]
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0bc:	0800adda 	.word	0x0800adda
 800a0c0:	0800adfc 	.word	0x0800adfc

0800a0c4 <__hi0bits>:
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a0ca:	bf3a      	itte	cc
 800a0cc:	0403      	lslcc	r3, r0, #16
 800a0ce:	2010      	movcc	r0, #16
 800a0d0:	2000      	movcs	r0, #0
 800a0d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0d6:	bf3c      	itt	cc
 800a0d8:	021b      	lslcc	r3, r3, #8
 800a0da:	3008      	addcc	r0, #8
 800a0dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0e0:	bf3c      	itt	cc
 800a0e2:	011b      	lslcc	r3, r3, #4
 800a0e4:	3004      	addcc	r0, #4
 800a0e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0ea:	bf3c      	itt	cc
 800a0ec:	009b      	lslcc	r3, r3, #2
 800a0ee:	3002      	addcc	r0, #2
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	db05      	blt.n	800a100 <__hi0bits+0x3c>
 800a0f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a0f8:	f100 0001 	add.w	r0, r0, #1
 800a0fc:	bf08      	it	eq
 800a0fe:	2020      	moveq	r0, #32
 800a100:	4770      	bx	lr

0800a102 <__lo0bits>:
 800a102:	6803      	ldr	r3, [r0, #0]
 800a104:	4602      	mov	r2, r0
 800a106:	f013 0007 	ands.w	r0, r3, #7
 800a10a:	d00b      	beq.n	800a124 <__lo0bits+0x22>
 800a10c:	07d9      	lsls	r1, r3, #31
 800a10e:	d421      	bmi.n	800a154 <__lo0bits+0x52>
 800a110:	0798      	lsls	r0, r3, #30
 800a112:	bf49      	itett	mi
 800a114:	085b      	lsrmi	r3, r3, #1
 800a116:	089b      	lsrpl	r3, r3, #2
 800a118:	2001      	movmi	r0, #1
 800a11a:	6013      	strmi	r3, [r2, #0]
 800a11c:	bf5c      	itt	pl
 800a11e:	2002      	movpl	r0, #2
 800a120:	6013      	strpl	r3, [r2, #0]
 800a122:	4770      	bx	lr
 800a124:	b299      	uxth	r1, r3
 800a126:	b909      	cbnz	r1, 800a12c <__lo0bits+0x2a>
 800a128:	2010      	movs	r0, #16
 800a12a:	0c1b      	lsrs	r3, r3, #16
 800a12c:	b2d9      	uxtb	r1, r3
 800a12e:	b909      	cbnz	r1, 800a134 <__lo0bits+0x32>
 800a130:	3008      	adds	r0, #8
 800a132:	0a1b      	lsrs	r3, r3, #8
 800a134:	0719      	lsls	r1, r3, #28
 800a136:	bf04      	itt	eq
 800a138:	091b      	lsreq	r3, r3, #4
 800a13a:	3004      	addeq	r0, #4
 800a13c:	0799      	lsls	r1, r3, #30
 800a13e:	bf04      	itt	eq
 800a140:	089b      	lsreq	r3, r3, #2
 800a142:	3002      	addeq	r0, #2
 800a144:	07d9      	lsls	r1, r3, #31
 800a146:	d403      	bmi.n	800a150 <__lo0bits+0x4e>
 800a148:	085b      	lsrs	r3, r3, #1
 800a14a:	f100 0001 	add.w	r0, r0, #1
 800a14e:	d003      	beq.n	800a158 <__lo0bits+0x56>
 800a150:	6013      	str	r3, [r2, #0]
 800a152:	4770      	bx	lr
 800a154:	2000      	movs	r0, #0
 800a156:	4770      	bx	lr
 800a158:	2020      	movs	r0, #32
 800a15a:	4770      	bx	lr

0800a15c <__i2b>:
 800a15c:	b510      	push	{r4, lr}
 800a15e:	460c      	mov	r4, r1
 800a160:	2101      	movs	r1, #1
 800a162:	f7ff ff07 	bl	8009f74 <_Balloc>
 800a166:	4602      	mov	r2, r0
 800a168:	b928      	cbnz	r0, 800a176 <__i2b+0x1a>
 800a16a:	f240 1145 	movw	r1, #325	@ 0x145
 800a16e:	4b04      	ldr	r3, [pc, #16]	@ (800a180 <__i2b+0x24>)
 800a170:	4804      	ldr	r0, [pc, #16]	@ (800a184 <__i2b+0x28>)
 800a172:	f000 fc6d 	bl	800aa50 <__assert_func>
 800a176:	2301      	movs	r3, #1
 800a178:	6144      	str	r4, [r0, #20]
 800a17a:	6103      	str	r3, [r0, #16]
 800a17c:	bd10      	pop	{r4, pc}
 800a17e:	bf00      	nop
 800a180:	0800adda 	.word	0x0800adda
 800a184:	0800adfc 	.word	0x0800adfc

0800a188 <__multiply>:
 800a188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a18c:	4617      	mov	r7, r2
 800a18e:	690a      	ldr	r2, [r1, #16]
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	4689      	mov	r9, r1
 800a194:	429a      	cmp	r2, r3
 800a196:	bfa2      	ittt	ge
 800a198:	463b      	movge	r3, r7
 800a19a:	460f      	movge	r7, r1
 800a19c:	4699      	movge	r9, r3
 800a19e:	693d      	ldr	r5, [r7, #16]
 800a1a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	6879      	ldr	r1, [r7, #4]
 800a1a8:	eb05 060a 	add.w	r6, r5, sl
 800a1ac:	42b3      	cmp	r3, r6
 800a1ae:	b085      	sub	sp, #20
 800a1b0:	bfb8      	it	lt
 800a1b2:	3101      	addlt	r1, #1
 800a1b4:	f7ff fede 	bl	8009f74 <_Balloc>
 800a1b8:	b930      	cbnz	r0, 800a1c8 <__multiply+0x40>
 800a1ba:	4602      	mov	r2, r0
 800a1bc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a1c0:	4b40      	ldr	r3, [pc, #256]	@ (800a2c4 <__multiply+0x13c>)
 800a1c2:	4841      	ldr	r0, [pc, #260]	@ (800a2c8 <__multiply+0x140>)
 800a1c4:	f000 fc44 	bl	800aa50 <__assert_func>
 800a1c8:	f100 0414 	add.w	r4, r0, #20
 800a1cc:	4623      	mov	r3, r4
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a1d4:	4573      	cmp	r3, lr
 800a1d6:	d320      	bcc.n	800a21a <__multiply+0x92>
 800a1d8:	f107 0814 	add.w	r8, r7, #20
 800a1dc:	f109 0114 	add.w	r1, r9, #20
 800a1e0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a1e4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a1e8:	9302      	str	r3, [sp, #8]
 800a1ea:	1beb      	subs	r3, r5, r7
 800a1ec:	3b15      	subs	r3, #21
 800a1ee:	f023 0303 	bic.w	r3, r3, #3
 800a1f2:	3304      	adds	r3, #4
 800a1f4:	3715      	adds	r7, #21
 800a1f6:	42bd      	cmp	r5, r7
 800a1f8:	bf38      	it	cc
 800a1fa:	2304      	movcc	r3, #4
 800a1fc:	9301      	str	r3, [sp, #4]
 800a1fe:	9b02      	ldr	r3, [sp, #8]
 800a200:	9103      	str	r1, [sp, #12]
 800a202:	428b      	cmp	r3, r1
 800a204:	d80c      	bhi.n	800a220 <__multiply+0x98>
 800a206:	2e00      	cmp	r6, #0
 800a208:	dd03      	ble.n	800a212 <__multiply+0x8a>
 800a20a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d055      	beq.n	800a2be <__multiply+0x136>
 800a212:	6106      	str	r6, [r0, #16]
 800a214:	b005      	add	sp, #20
 800a216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a21a:	f843 2b04 	str.w	r2, [r3], #4
 800a21e:	e7d9      	b.n	800a1d4 <__multiply+0x4c>
 800a220:	f8b1 a000 	ldrh.w	sl, [r1]
 800a224:	f1ba 0f00 	cmp.w	sl, #0
 800a228:	d01f      	beq.n	800a26a <__multiply+0xe2>
 800a22a:	46c4      	mov	ip, r8
 800a22c:	46a1      	mov	r9, r4
 800a22e:	2700      	movs	r7, #0
 800a230:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a234:	f8d9 3000 	ldr.w	r3, [r9]
 800a238:	fa1f fb82 	uxth.w	fp, r2
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	fb0a 330b 	mla	r3, sl, fp, r3
 800a242:	443b      	add	r3, r7
 800a244:	f8d9 7000 	ldr.w	r7, [r9]
 800a248:	0c12      	lsrs	r2, r2, #16
 800a24a:	0c3f      	lsrs	r7, r7, #16
 800a24c:	fb0a 7202 	mla	r2, sl, r2, r7
 800a250:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a254:	b29b      	uxth	r3, r3
 800a256:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a25a:	4565      	cmp	r5, ip
 800a25c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a260:	f849 3b04 	str.w	r3, [r9], #4
 800a264:	d8e4      	bhi.n	800a230 <__multiply+0xa8>
 800a266:	9b01      	ldr	r3, [sp, #4]
 800a268:	50e7      	str	r7, [r4, r3]
 800a26a:	9b03      	ldr	r3, [sp, #12]
 800a26c:	3104      	adds	r1, #4
 800a26e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a272:	f1b9 0f00 	cmp.w	r9, #0
 800a276:	d020      	beq.n	800a2ba <__multiply+0x132>
 800a278:	4647      	mov	r7, r8
 800a27a:	46a4      	mov	ip, r4
 800a27c:	f04f 0a00 	mov.w	sl, #0
 800a280:	6823      	ldr	r3, [r4, #0]
 800a282:	f8b7 b000 	ldrh.w	fp, [r7]
 800a286:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	fb09 220b 	mla	r2, r9, fp, r2
 800a290:	4452      	add	r2, sl
 800a292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a296:	f84c 3b04 	str.w	r3, [ip], #4
 800a29a:	f857 3b04 	ldr.w	r3, [r7], #4
 800a29e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2a2:	f8bc 3000 	ldrh.w	r3, [ip]
 800a2a6:	42bd      	cmp	r5, r7
 800a2a8:	fb09 330a 	mla	r3, r9, sl, r3
 800a2ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a2b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2b4:	d8e5      	bhi.n	800a282 <__multiply+0xfa>
 800a2b6:	9a01      	ldr	r2, [sp, #4]
 800a2b8:	50a3      	str	r3, [r4, r2]
 800a2ba:	3404      	adds	r4, #4
 800a2bc:	e79f      	b.n	800a1fe <__multiply+0x76>
 800a2be:	3e01      	subs	r6, #1
 800a2c0:	e7a1      	b.n	800a206 <__multiply+0x7e>
 800a2c2:	bf00      	nop
 800a2c4:	0800adda 	.word	0x0800adda
 800a2c8:	0800adfc 	.word	0x0800adfc

0800a2cc <__pow5mult>:
 800a2cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2d0:	4615      	mov	r5, r2
 800a2d2:	f012 0203 	ands.w	r2, r2, #3
 800a2d6:	4607      	mov	r7, r0
 800a2d8:	460e      	mov	r6, r1
 800a2da:	d007      	beq.n	800a2ec <__pow5mult+0x20>
 800a2dc:	4c25      	ldr	r4, [pc, #148]	@ (800a374 <__pow5mult+0xa8>)
 800a2de:	3a01      	subs	r2, #1
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a2e6:	f7ff fea7 	bl	800a038 <__multadd>
 800a2ea:	4606      	mov	r6, r0
 800a2ec:	10ad      	asrs	r5, r5, #2
 800a2ee:	d03d      	beq.n	800a36c <__pow5mult+0xa0>
 800a2f0:	69fc      	ldr	r4, [r7, #28]
 800a2f2:	b97c      	cbnz	r4, 800a314 <__pow5mult+0x48>
 800a2f4:	2010      	movs	r0, #16
 800a2f6:	f7ff fcdf 	bl	8009cb8 <malloc>
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	61f8      	str	r0, [r7, #28]
 800a2fe:	b928      	cbnz	r0, 800a30c <__pow5mult+0x40>
 800a300:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a304:	4b1c      	ldr	r3, [pc, #112]	@ (800a378 <__pow5mult+0xac>)
 800a306:	481d      	ldr	r0, [pc, #116]	@ (800a37c <__pow5mult+0xb0>)
 800a308:	f000 fba2 	bl	800aa50 <__assert_func>
 800a30c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a310:	6004      	str	r4, [r0, #0]
 800a312:	60c4      	str	r4, [r0, #12]
 800a314:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a318:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a31c:	b94c      	cbnz	r4, 800a332 <__pow5mult+0x66>
 800a31e:	f240 2171 	movw	r1, #625	@ 0x271
 800a322:	4638      	mov	r0, r7
 800a324:	f7ff ff1a 	bl	800a15c <__i2b>
 800a328:	2300      	movs	r3, #0
 800a32a:	4604      	mov	r4, r0
 800a32c:	f8c8 0008 	str.w	r0, [r8, #8]
 800a330:	6003      	str	r3, [r0, #0]
 800a332:	f04f 0900 	mov.w	r9, #0
 800a336:	07eb      	lsls	r3, r5, #31
 800a338:	d50a      	bpl.n	800a350 <__pow5mult+0x84>
 800a33a:	4631      	mov	r1, r6
 800a33c:	4622      	mov	r2, r4
 800a33e:	4638      	mov	r0, r7
 800a340:	f7ff ff22 	bl	800a188 <__multiply>
 800a344:	4680      	mov	r8, r0
 800a346:	4631      	mov	r1, r6
 800a348:	4638      	mov	r0, r7
 800a34a:	f7ff fe53 	bl	8009ff4 <_Bfree>
 800a34e:	4646      	mov	r6, r8
 800a350:	106d      	asrs	r5, r5, #1
 800a352:	d00b      	beq.n	800a36c <__pow5mult+0xa0>
 800a354:	6820      	ldr	r0, [r4, #0]
 800a356:	b938      	cbnz	r0, 800a368 <__pow5mult+0x9c>
 800a358:	4622      	mov	r2, r4
 800a35a:	4621      	mov	r1, r4
 800a35c:	4638      	mov	r0, r7
 800a35e:	f7ff ff13 	bl	800a188 <__multiply>
 800a362:	6020      	str	r0, [r4, #0]
 800a364:	f8c0 9000 	str.w	r9, [r0]
 800a368:	4604      	mov	r4, r0
 800a36a:	e7e4      	b.n	800a336 <__pow5mult+0x6a>
 800a36c:	4630      	mov	r0, r6
 800a36e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a372:	bf00      	nop
 800a374:	0800aec8 	.word	0x0800aec8
 800a378:	0800ad6b 	.word	0x0800ad6b
 800a37c:	0800adfc 	.word	0x0800adfc

0800a380 <__lshift>:
 800a380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a384:	460c      	mov	r4, r1
 800a386:	4607      	mov	r7, r0
 800a388:	4691      	mov	r9, r2
 800a38a:	6923      	ldr	r3, [r4, #16]
 800a38c:	6849      	ldr	r1, [r1, #4]
 800a38e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a392:	68a3      	ldr	r3, [r4, #8]
 800a394:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a398:	f108 0601 	add.w	r6, r8, #1
 800a39c:	42b3      	cmp	r3, r6
 800a39e:	db0b      	blt.n	800a3b8 <__lshift+0x38>
 800a3a0:	4638      	mov	r0, r7
 800a3a2:	f7ff fde7 	bl	8009f74 <_Balloc>
 800a3a6:	4605      	mov	r5, r0
 800a3a8:	b948      	cbnz	r0, 800a3be <__lshift+0x3e>
 800a3aa:	4602      	mov	r2, r0
 800a3ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a3b0:	4b27      	ldr	r3, [pc, #156]	@ (800a450 <__lshift+0xd0>)
 800a3b2:	4828      	ldr	r0, [pc, #160]	@ (800a454 <__lshift+0xd4>)
 800a3b4:	f000 fb4c 	bl	800aa50 <__assert_func>
 800a3b8:	3101      	adds	r1, #1
 800a3ba:	005b      	lsls	r3, r3, #1
 800a3bc:	e7ee      	b.n	800a39c <__lshift+0x1c>
 800a3be:	2300      	movs	r3, #0
 800a3c0:	f100 0114 	add.w	r1, r0, #20
 800a3c4:	f100 0210 	add.w	r2, r0, #16
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	4553      	cmp	r3, sl
 800a3cc:	db33      	blt.n	800a436 <__lshift+0xb6>
 800a3ce:	6920      	ldr	r0, [r4, #16]
 800a3d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a3d4:	f104 0314 	add.w	r3, r4, #20
 800a3d8:	f019 091f 	ands.w	r9, r9, #31
 800a3dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a3e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a3e4:	d02b      	beq.n	800a43e <__lshift+0xbe>
 800a3e6:	468a      	mov	sl, r1
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	f1c9 0e20 	rsb	lr, r9, #32
 800a3ee:	6818      	ldr	r0, [r3, #0]
 800a3f0:	fa00 f009 	lsl.w	r0, r0, r9
 800a3f4:	4310      	orrs	r0, r2
 800a3f6:	f84a 0b04 	str.w	r0, [sl], #4
 800a3fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3fe:	459c      	cmp	ip, r3
 800a400:	fa22 f20e 	lsr.w	r2, r2, lr
 800a404:	d8f3      	bhi.n	800a3ee <__lshift+0x6e>
 800a406:	ebac 0304 	sub.w	r3, ip, r4
 800a40a:	3b15      	subs	r3, #21
 800a40c:	f023 0303 	bic.w	r3, r3, #3
 800a410:	3304      	adds	r3, #4
 800a412:	f104 0015 	add.w	r0, r4, #21
 800a416:	4560      	cmp	r0, ip
 800a418:	bf88      	it	hi
 800a41a:	2304      	movhi	r3, #4
 800a41c:	50ca      	str	r2, [r1, r3]
 800a41e:	b10a      	cbz	r2, 800a424 <__lshift+0xa4>
 800a420:	f108 0602 	add.w	r6, r8, #2
 800a424:	3e01      	subs	r6, #1
 800a426:	4638      	mov	r0, r7
 800a428:	4621      	mov	r1, r4
 800a42a:	612e      	str	r6, [r5, #16]
 800a42c:	f7ff fde2 	bl	8009ff4 <_Bfree>
 800a430:	4628      	mov	r0, r5
 800a432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a436:	f842 0f04 	str.w	r0, [r2, #4]!
 800a43a:	3301      	adds	r3, #1
 800a43c:	e7c5      	b.n	800a3ca <__lshift+0x4a>
 800a43e:	3904      	subs	r1, #4
 800a440:	f853 2b04 	ldr.w	r2, [r3], #4
 800a444:	459c      	cmp	ip, r3
 800a446:	f841 2f04 	str.w	r2, [r1, #4]!
 800a44a:	d8f9      	bhi.n	800a440 <__lshift+0xc0>
 800a44c:	e7ea      	b.n	800a424 <__lshift+0xa4>
 800a44e:	bf00      	nop
 800a450:	0800adda 	.word	0x0800adda
 800a454:	0800adfc 	.word	0x0800adfc

0800a458 <__mcmp>:
 800a458:	4603      	mov	r3, r0
 800a45a:	690a      	ldr	r2, [r1, #16]
 800a45c:	6900      	ldr	r0, [r0, #16]
 800a45e:	b530      	push	{r4, r5, lr}
 800a460:	1a80      	subs	r0, r0, r2
 800a462:	d10e      	bne.n	800a482 <__mcmp+0x2a>
 800a464:	3314      	adds	r3, #20
 800a466:	3114      	adds	r1, #20
 800a468:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a46c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a470:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a474:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a478:	4295      	cmp	r5, r2
 800a47a:	d003      	beq.n	800a484 <__mcmp+0x2c>
 800a47c:	d205      	bcs.n	800a48a <__mcmp+0x32>
 800a47e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a482:	bd30      	pop	{r4, r5, pc}
 800a484:	42a3      	cmp	r3, r4
 800a486:	d3f3      	bcc.n	800a470 <__mcmp+0x18>
 800a488:	e7fb      	b.n	800a482 <__mcmp+0x2a>
 800a48a:	2001      	movs	r0, #1
 800a48c:	e7f9      	b.n	800a482 <__mcmp+0x2a>
	...

0800a490 <__mdiff>:
 800a490:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a494:	4689      	mov	r9, r1
 800a496:	4606      	mov	r6, r0
 800a498:	4611      	mov	r1, r2
 800a49a:	4648      	mov	r0, r9
 800a49c:	4614      	mov	r4, r2
 800a49e:	f7ff ffdb 	bl	800a458 <__mcmp>
 800a4a2:	1e05      	subs	r5, r0, #0
 800a4a4:	d112      	bne.n	800a4cc <__mdiff+0x3c>
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	4630      	mov	r0, r6
 800a4aa:	f7ff fd63 	bl	8009f74 <_Balloc>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	b928      	cbnz	r0, 800a4be <__mdiff+0x2e>
 800a4b2:	f240 2137 	movw	r1, #567	@ 0x237
 800a4b6:	4b3e      	ldr	r3, [pc, #248]	@ (800a5b0 <__mdiff+0x120>)
 800a4b8:	483e      	ldr	r0, [pc, #248]	@ (800a5b4 <__mdiff+0x124>)
 800a4ba:	f000 fac9 	bl	800aa50 <__assert_func>
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a4c4:	4610      	mov	r0, r2
 800a4c6:	b003      	add	sp, #12
 800a4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4cc:	bfbc      	itt	lt
 800a4ce:	464b      	movlt	r3, r9
 800a4d0:	46a1      	movlt	r9, r4
 800a4d2:	4630      	mov	r0, r6
 800a4d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a4d8:	bfba      	itte	lt
 800a4da:	461c      	movlt	r4, r3
 800a4dc:	2501      	movlt	r5, #1
 800a4de:	2500      	movge	r5, #0
 800a4e0:	f7ff fd48 	bl	8009f74 <_Balloc>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	b918      	cbnz	r0, 800a4f0 <__mdiff+0x60>
 800a4e8:	f240 2145 	movw	r1, #581	@ 0x245
 800a4ec:	4b30      	ldr	r3, [pc, #192]	@ (800a5b0 <__mdiff+0x120>)
 800a4ee:	e7e3      	b.n	800a4b8 <__mdiff+0x28>
 800a4f0:	f100 0b14 	add.w	fp, r0, #20
 800a4f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a4f8:	f109 0310 	add.w	r3, r9, #16
 800a4fc:	60c5      	str	r5, [r0, #12]
 800a4fe:	f04f 0c00 	mov.w	ip, #0
 800a502:	f109 0514 	add.w	r5, r9, #20
 800a506:	46d9      	mov	r9, fp
 800a508:	6926      	ldr	r6, [r4, #16]
 800a50a:	f104 0e14 	add.w	lr, r4, #20
 800a50e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a512:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a516:	9301      	str	r3, [sp, #4]
 800a518:	9b01      	ldr	r3, [sp, #4]
 800a51a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a51e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a522:	b281      	uxth	r1, r0
 800a524:	9301      	str	r3, [sp, #4]
 800a526:	fa1f f38a 	uxth.w	r3, sl
 800a52a:	1a5b      	subs	r3, r3, r1
 800a52c:	0c00      	lsrs	r0, r0, #16
 800a52e:	4463      	add	r3, ip
 800a530:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a534:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a538:	b29b      	uxth	r3, r3
 800a53a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a53e:	4576      	cmp	r6, lr
 800a540:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a544:	f849 3b04 	str.w	r3, [r9], #4
 800a548:	d8e6      	bhi.n	800a518 <__mdiff+0x88>
 800a54a:	1b33      	subs	r3, r6, r4
 800a54c:	3b15      	subs	r3, #21
 800a54e:	f023 0303 	bic.w	r3, r3, #3
 800a552:	3415      	adds	r4, #21
 800a554:	3304      	adds	r3, #4
 800a556:	42a6      	cmp	r6, r4
 800a558:	bf38      	it	cc
 800a55a:	2304      	movcc	r3, #4
 800a55c:	441d      	add	r5, r3
 800a55e:	445b      	add	r3, fp
 800a560:	461e      	mov	r6, r3
 800a562:	462c      	mov	r4, r5
 800a564:	4544      	cmp	r4, r8
 800a566:	d30e      	bcc.n	800a586 <__mdiff+0xf6>
 800a568:	f108 0103 	add.w	r1, r8, #3
 800a56c:	1b49      	subs	r1, r1, r5
 800a56e:	f021 0103 	bic.w	r1, r1, #3
 800a572:	3d03      	subs	r5, #3
 800a574:	45a8      	cmp	r8, r5
 800a576:	bf38      	it	cc
 800a578:	2100      	movcc	r1, #0
 800a57a:	440b      	add	r3, r1
 800a57c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a580:	b199      	cbz	r1, 800a5aa <__mdiff+0x11a>
 800a582:	6117      	str	r7, [r2, #16]
 800a584:	e79e      	b.n	800a4c4 <__mdiff+0x34>
 800a586:	46e6      	mov	lr, ip
 800a588:	f854 1b04 	ldr.w	r1, [r4], #4
 800a58c:	fa1f fc81 	uxth.w	ip, r1
 800a590:	44f4      	add	ip, lr
 800a592:	0c08      	lsrs	r0, r1, #16
 800a594:	4471      	add	r1, lr
 800a596:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a59a:	b289      	uxth	r1, r1
 800a59c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a5a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a5a4:	f846 1b04 	str.w	r1, [r6], #4
 800a5a8:	e7dc      	b.n	800a564 <__mdiff+0xd4>
 800a5aa:	3f01      	subs	r7, #1
 800a5ac:	e7e6      	b.n	800a57c <__mdiff+0xec>
 800a5ae:	bf00      	nop
 800a5b0:	0800adda 	.word	0x0800adda
 800a5b4:	0800adfc 	.word	0x0800adfc

0800a5b8 <__d2b>:
 800a5b8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a5bc:	2101      	movs	r1, #1
 800a5be:	4690      	mov	r8, r2
 800a5c0:	4699      	mov	r9, r3
 800a5c2:	9e08      	ldr	r6, [sp, #32]
 800a5c4:	f7ff fcd6 	bl	8009f74 <_Balloc>
 800a5c8:	4604      	mov	r4, r0
 800a5ca:	b930      	cbnz	r0, 800a5da <__d2b+0x22>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	f240 310f 	movw	r1, #783	@ 0x30f
 800a5d2:	4b23      	ldr	r3, [pc, #140]	@ (800a660 <__d2b+0xa8>)
 800a5d4:	4823      	ldr	r0, [pc, #140]	@ (800a664 <__d2b+0xac>)
 800a5d6:	f000 fa3b 	bl	800aa50 <__assert_func>
 800a5da:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a5de:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a5e2:	b10d      	cbz	r5, 800a5e8 <__d2b+0x30>
 800a5e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a5e8:	9301      	str	r3, [sp, #4]
 800a5ea:	f1b8 0300 	subs.w	r3, r8, #0
 800a5ee:	d024      	beq.n	800a63a <__d2b+0x82>
 800a5f0:	4668      	mov	r0, sp
 800a5f2:	9300      	str	r3, [sp, #0]
 800a5f4:	f7ff fd85 	bl	800a102 <__lo0bits>
 800a5f8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a5fc:	b1d8      	cbz	r0, 800a636 <__d2b+0x7e>
 800a5fe:	f1c0 0320 	rsb	r3, r0, #32
 800a602:	fa02 f303 	lsl.w	r3, r2, r3
 800a606:	430b      	orrs	r3, r1
 800a608:	40c2      	lsrs	r2, r0
 800a60a:	6163      	str	r3, [r4, #20]
 800a60c:	9201      	str	r2, [sp, #4]
 800a60e:	9b01      	ldr	r3, [sp, #4]
 800a610:	2b00      	cmp	r3, #0
 800a612:	bf0c      	ite	eq
 800a614:	2201      	moveq	r2, #1
 800a616:	2202      	movne	r2, #2
 800a618:	61a3      	str	r3, [r4, #24]
 800a61a:	6122      	str	r2, [r4, #16]
 800a61c:	b1ad      	cbz	r5, 800a64a <__d2b+0x92>
 800a61e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a622:	4405      	add	r5, r0
 800a624:	6035      	str	r5, [r6, #0]
 800a626:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a62a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a62c:	6018      	str	r0, [r3, #0]
 800a62e:	4620      	mov	r0, r4
 800a630:	b002      	add	sp, #8
 800a632:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a636:	6161      	str	r1, [r4, #20]
 800a638:	e7e9      	b.n	800a60e <__d2b+0x56>
 800a63a:	a801      	add	r0, sp, #4
 800a63c:	f7ff fd61 	bl	800a102 <__lo0bits>
 800a640:	9b01      	ldr	r3, [sp, #4]
 800a642:	2201      	movs	r2, #1
 800a644:	6163      	str	r3, [r4, #20]
 800a646:	3020      	adds	r0, #32
 800a648:	e7e7      	b.n	800a61a <__d2b+0x62>
 800a64a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a64e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a652:	6030      	str	r0, [r6, #0]
 800a654:	6918      	ldr	r0, [r3, #16]
 800a656:	f7ff fd35 	bl	800a0c4 <__hi0bits>
 800a65a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a65e:	e7e4      	b.n	800a62a <__d2b+0x72>
 800a660:	0800adda 	.word	0x0800adda
 800a664:	0800adfc 	.word	0x0800adfc

0800a668 <__sread>:
 800a668:	b510      	push	{r4, lr}
 800a66a:	460c      	mov	r4, r1
 800a66c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a670:	f000 f98a 	bl	800a988 <_read_r>
 800a674:	2800      	cmp	r0, #0
 800a676:	bfab      	itete	ge
 800a678:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a67a:	89a3      	ldrhlt	r3, [r4, #12]
 800a67c:	181b      	addge	r3, r3, r0
 800a67e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a682:	bfac      	ite	ge
 800a684:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a686:	81a3      	strhlt	r3, [r4, #12]
 800a688:	bd10      	pop	{r4, pc}

0800a68a <__swrite>:
 800a68a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a68e:	461f      	mov	r7, r3
 800a690:	898b      	ldrh	r3, [r1, #12]
 800a692:	4605      	mov	r5, r0
 800a694:	05db      	lsls	r3, r3, #23
 800a696:	460c      	mov	r4, r1
 800a698:	4616      	mov	r6, r2
 800a69a:	d505      	bpl.n	800a6a8 <__swrite+0x1e>
 800a69c:	2302      	movs	r3, #2
 800a69e:	2200      	movs	r2, #0
 800a6a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6a4:	f000 f95e 	bl	800a964 <_lseek_r>
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	4632      	mov	r2, r6
 800a6ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a6b0:	81a3      	strh	r3, [r4, #12]
 800a6b2:	4628      	mov	r0, r5
 800a6b4:	463b      	mov	r3, r7
 800a6b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6be:	f000 b985 	b.w	800a9cc <_write_r>

0800a6c2 <__sseek>:
 800a6c2:	b510      	push	{r4, lr}
 800a6c4:	460c      	mov	r4, r1
 800a6c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6ca:	f000 f94b 	bl	800a964 <_lseek_r>
 800a6ce:	1c43      	adds	r3, r0, #1
 800a6d0:	89a3      	ldrh	r3, [r4, #12]
 800a6d2:	bf15      	itete	ne
 800a6d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a6d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a6da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a6de:	81a3      	strheq	r3, [r4, #12]
 800a6e0:	bf18      	it	ne
 800a6e2:	81a3      	strhne	r3, [r4, #12]
 800a6e4:	bd10      	pop	{r4, pc}

0800a6e6 <__sclose>:
 800a6e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6ea:	f000 b981 	b.w	800a9f0 <_close_r>

0800a6ee <__swbuf_r>:
 800a6ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6f0:	460e      	mov	r6, r1
 800a6f2:	4614      	mov	r4, r2
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	b118      	cbz	r0, 800a700 <__swbuf_r+0x12>
 800a6f8:	6a03      	ldr	r3, [r0, #32]
 800a6fa:	b90b      	cbnz	r3, 800a700 <__swbuf_r+0x12>
 800a6fc:	f7fe fa42 	bl	8008b84 <__sinit>
 800a700:	69a3      	ldr	r3, [r4, #24]
 800a702:	60a3      	str	r3, [r4, #8]
 800a704:	89a3      	ldrh	r3, [r4, #12]
 800a706:	071a      	lsls	r2, r3, #28
 800a708:	d501      	bpl.n	800a70e <__swbuf_r+0x20>
 800a70a:	6923      	ldr	r3, [r4, #16]
 800a70c:	b943      	cbnz	r3, 800a720 <__swbuf_r+0x32>
 800a70e:	4621      	mov	r1, r4
 800a710:	4628      	mov	r0, r5
 800a712:	f000 f82b 	bl	800a76c <__swsetup_r>
 800a716:	b118      	cbz	r0, 800a720 <__swbuf_r+0x32>
 800a718:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a71c:	4638      	mov	r0, r7
 800a71e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a720:	6823      	ldr	r3, [r4, #0]
 800a722:	6922      	ldr	r2, [r4, #16]
 800a724:	b2f6      	uxtb	r6, r6
 800a726:	1a98      	subs	r0, r3, r2
 800a728:	6963      	ldr	r3, [r4, #20]
 800a72a:	4637      	mov	r7, r6
 800a72c:	4283      	cmp	r3, r0
 800a72e:	dc05      	bgt.n	800a73c <__swbuf_r+0x4e>
 800a730:	4621      	mov	r1, r4
 800a732:	4628      	mov	r0, r5
 800a734:	f7ff fbea 	bl	8009f0c <_fflush_r>
 800a738:	2800      	cmp	r0, #0
 800a73a:	d1ed      	bne.n	800a718 <__swbuf_r+0x2a>
 800a73c:	68a3      	ldr	r3, [r4, #8]
 800a73e:	3b01      	subs	r3, #1
 800a740:	60a3      	str	r3, [r4, #8]
 800a742:	6823      	ldr	r3, [r4, #0]
 800a744:	1c5a      	adds	r2, r3, #1
 800a746:	6022      	str	r2, [r4, #0]
 800a748:	701e      	strb	r6, [r3, #0]
 800a74a:	6962      	ldr	r2, [r4, #20]
 800a74c:	1c43      	adds	r3, r0, #1
 800a74e:	429a      	cmp	r2, r3
 800a750:	d004      	beq.n	800a75c <__swbuf_r+0x6e>
 800a752:	89a3      	ldrh	r3, [r4, #12]
 800a754:	07db      	lsls	r3, r3, #31
 800a756:	d5e1      	bpl.n	800a71c <__swbuf_r+0x2e>
 800a758:	2e0a      	cmp	r6, #10
 800a75a:	d1df      	bne.n	800a71c <__swbuf_r+0x2e>
 800a75c:	4621      	mov	r1, r4
 800a75e:	4628      	mov	r0, r5
 800a760:	f7ff fbd4 	bl	8009f0c <_fflush_r>
 800a764:	2800      	cmp	r0, #0
 800a766:	d0d9      	beq.n	800a71c <__swbuf_r+0x2e>
 800a768:	e7d6      	b.n	800a718 <__swbuf_r+0x2a>
	...

0800a76c <__swsetup_r>:
 800a76c:	b538      	push	{r3, r4, r5, lr}
 800a76e:	4b29      	ldr	r3, [pc, #164]	@ (800a814 <__swsetup_r+0xa8>)
 800a770:	4605      	mov	r5, r0
 800a772:	6818      	ldr	r0, [r3, #0]
 800a774:	460c      	mov	r4, r1
 800a776:	b118      	cbz	r0, 800a780 <__swsetup_r+0x14>
 800a778:	6a03      	ldr	r3, [r0, #32]
 800a77a:	b90b      	cbnz	r3, 800a780 <__swsetup_r+0x14>
 800a77c:	f7fe fa02 	bl	8008b84 <__sinit>
 800a780:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a784:	0719      	lsls	r1, r3, #28
 800a786:	d422      	bmi.n	800a7ce <__swsetup_r+0x62>
 800a788:	06da      	lsls	r2, r3, #27
 800a78a:	d407      	bmi.n	800a79c <__swsetup_r+0x30>
 800a78c:	2209      	movs	r2, #9
 800a78e:	602a      	str	r2, [r5, #0]
 800a790:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a794:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a798:	81a3      	strh	r3, [r4, #12]
 800a79a:	e033      	b.n	800a804 <__swsetup_r+0x98>
 800a79c:	0758      	lsls	r0, r3, #29
 800a79e:	d512      	bpl.n	800a7c6 <__swsetup_r+0x5a>
 800a7a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7a2:	b141      	cbz	r1, 800a7b6 <__swsetup_r+0x4a>
 800a7a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7a8:	4299      	cmp	r1, r3
 800a7aa:	d002      	beq.n	800a7b2 <__swsetup_r+0x46>
 800a7ac:	4628      	mov	r0, r5
 800a7ae:	f000 f981 	bl	800aab4 <_free_r>
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7b6:	89a3      	ldrh	r3, [r4, #12]
 800a7b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a7bc:	81a3      	strh	r3, [r4, #12]
 800a7be:	2300      	movs	r3, #0
 800a7c0:	6063      	str	r3, [r4, #4]
 800a7c2:	6923      	ldr	r3, [r4, #16]
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	89a3      	ldrh	r3, [r4, #12]
 800a7c8:	f043 0308 	orr.w	r3, r3, #8
 800a7cc:	81a3      	strh	r3, [r4, #12]
 800a7ce:	6923      	ldr	r3, [r4, #16]
 800a7d0:	b94b      	cbnz	r3, 800a7e6 <__swsetup_r+0x7a>
 800a7d2:	89a3      	ldrh	r3, [r4, #12]
 800a7d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a7d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7dc:	d003      	beq.n	800a7e6 <__swsetup_r+0x7a>
 800a7de:	4621      	mov	r1, r4
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	f000 f83e 	bl	800a862 <__smakebuf_r>
 800a7e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7ea:	f013 0201 	ands.w	r2, r3, #1
 800a7ee:	d00a      	beq.n	800a806 <__swsetup_r+0x9a>
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	60a2      	str	r2, [r4, #8]
 800a7f4:	6962      	ldr	r2, [r4, #20]
 800a7f6:	4252      	negs	r2, r2
 800a7f8:	61a2      	str	r2, [r4, #24]
 800a7fa:	6922      	ldr	r2, [r4, #16]
 800a7fc:	b942      	cbnz	r2, 800a810 <__swsetup_r+0xa4>
 800a7fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a802:	d1c5      	bne.n	800a790 <__swsetup_r+0x24>
 800a804:	bd38      	pop	{r3, r4, r5, pc}
 800a806:	0799      	lsls	r1, r3, #30
 800a808:	bf58      	it	pl
 800a80a:	6962      	ldrpl	r2, [r4, #20]
 800a80c:	60a2      	str	r2, [r4, #8]
 800a80e:	e7f4      	b.n	800a7fa <__swsetup_r+0x8e>
 800a810:	2000      	movs	r0, #0
 800a812:	e7f7      	b.n	800a804 <__swsetup_r+0x98>
 800a814:	20000018 	.word	0x20000018

0800a818 <__swhatbuf_r>:
 800a818:	b570      	push	{r4, r5, r6, lr}
 800a81a:	460c      	mov	r4, r1
 800a81c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a820:	4615      	mov	r5, r2
 800a822:	2900      	cmp	r1, #0
 800a824:	461e      	mov	r6, r3
 800a826:	b096      	sub	sp, #88	@ 0x58
 800a828:	da0c      	bge.n	800a844 <__swhatbuf_r+0x2c>
 800a82a:	89a3      	ldrh	r3, [r4, #12]
 800a82c:	2100      	movs	r1, #0
 800a82e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a832:	bf14      	ite	ne
 800a834:	2340      	movne	r3, #64	@ 0x40
 800a836:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a83a:	2000      	movs	r0, #0
 800a83c:	6031      	str	r1, [r6, #0]
 800a83e:	602b      	str	r3, [r5, #0]
 800a840:	b016      	add	sp, #88	@ 0x58
 800a842:	bd70      	pop	{r4, r5, r6, pc}
 800a844:	466a      	mov	r2, sp
 800a846:	f000 f8e3 	bl	800aa10 <_fstat_r>
 800a84a:	2800      	cmp	r0, #0
 800a84c:	dbed      	blt.n	800a82a <__swhatbuf_r+0x12>
 800a84e:	9901      	ldr	r1, [sp, #4]
 800a850:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a854:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a858:	4259      	negs	r1, r3
 800a85a:	4159      	adcs	r1, r3
 800a85c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a860:	e7eb      	b.n	800a83a <__swhatbuf_r+0x22>

0800a862 <__smakebuf_r>:
 800a862:	898b      	ldrh	r3, [r1, #12]
 800a864:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a866:	079d      	lsls	r5, r3, #30
 800a868:	4606      	mov	r6, r0
 800a86a:	460c      	mov	r4, r1
 800a86c:	d507      	bpl.n	800a87e <__smakebuf_r+0x1c>
 800a86e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a872:	6023      	str	r3, [r4, #0]
 800a874:	6123      	str	r3, [r4, #16]
 800a876:	2301      	movs	r3, #1
 800a878:	6163      	str	r3, [r4, #20]
 800a87a:	b003      	add	sp, #12
 800a87c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a87e:	466a      	mov	r2, sp
 800a880:	ab01      	add	r3, sp, #4
 800a882:	f7ff ffc9 	bl	800a818 <__swhatbuf_r>
 800a886:	9f00      	ldr	r7, [sp, #0]
 800a888:	4605      	mov	r5, r0
 800a88a:	4639      	mov	r1, r7
 800a88c:	4630      	mov	r0, r6
 800a88e:	f7ff fa3d 	bl	8009d0c <_malloc_r>
 800a892:	b948      	cbnz	r0, 800a8a8 <__smakebuf_r+0x46>
 800a894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a898:	059a      	lsls	r2, r3, #22
 800a89a:	d4ee      	bmi.n	800a87a <__smakebuf_r+0x18>
 800a89c:	f023 0303 	bic.w	r3, r3, #3
 800a8a0:	f043 0302 	orr.w	r3, r3, #2
 800a8a4:	81a3      	strh	r3, [r4, #12]
 800a8a6:	e7e2      	b.n	800a86e <__smakebuf_r+0xc>
 800a8a8:	89a3      	ldrh	r3, [r4, #12]
 800a8aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a8ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8b2:	81a3      	strh	r3, [r4, #12]
 800a8b4:	9b01      	ldr	r3, [sp, #4]
 800a8b6:	6020      	str	r0, [r4, #0]
 800a8b8:	b15b      	cbz	r3, 800a8d2 <__smakebuf_r+0x70>
 800a8ba:	4630      	mov	r0, r6
 800a8bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8c0:	f000 f840 	bl	800a944 <_isatty_r>
 800a8c4:	b128      	cbz	r0, 800a8d2 <__smakebuf_r+0x70>
 800a8c6:	89a3      	ldrh	r3, [r4, #12]
 800a8c8:	f023 0303 	bic.w	r3, r3, #3
 800a8cc:	f043 0301 	orr.w	r3, r3, #1
 800a8d0:	81a3      	strh	r3, [r4, #12]
 800a8d2:	89a3      	ldrh	r3, [r4, #12]
 800a8d4:	431d      	orrs	r5, r3
 800a8d6:	81a5      	strh	r5, [r4, #12]
 800a8d8:	e7cf      	b.n	800a87a <__smakebuf_r+0x18>

0800a8da <_putc_r>:
 800a8da:	b570      	push	{r4, r5, r6, lr}
 800a8dc:	460d      	mov	r5, r1
 800a8de:	4614      	mov	r4, r2
 800a8e0:	4606      	mov	r6, r0
 800a8e2:	b118      	cbz	r0, 800a8ec <_putc_r+0x12>
 800a8e4:	6a03      	ldr	r3, [r0, #32]
 800a8e6:	b90b      	cbnz	r3, 800a8ec <_putc_r+0x12>
 800a8e8:	f7fe f94c 	bl	8008b84 <__sinit>
 800a8ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8ee:	07d8      	lsls	r0, r3, #31
 800a8f0:	d405      	bmi.n	800a8fe <_putc_r+0x24>
 800a8f2:	89a3      	ldrh	r3, [r4, #12]
 800a8f4:	0599      	lsls	r1, r3, #22
 800a8f6:	d402      	bmi.n	800a8fe <_putc_r+0x24>
 800a8f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8fa:	f7fe fa24 	bl	8008d46 <__retarget_lock_acquire_recursive>
 800a8fe:	68a3      	ldr	r3, [r4, #8]
 800a900:	3b01      	subs	r3, #1
 800a902:	2b00      	cmp	r3, #0
 800a904:	60a3      	str	r3, [r4, #8]
 800a906:	da05      	bge.n	800a914 <_putc_r+0x3a>
 800a908:	69a2      	ldr	r2, [r4, #24]
 800a90a:	4293      	cmp	r3, r2
 800a90c:	db12      	blt.n	800a934 <_putc_r+0x5a>
 800a90e:	b2eb      	uxtb	r3, r5
 800a910:	2b0a      	cmp	r3, #10
 800a912:	d00f      	beq.n	800a934 <_putc_r+0x5a>
 800a914:	6823      	ldr	r3, [r4, #0]
 800a916:	1c5a      	adds	r2, r3, #1
 800a918:	6022      	str	r2, [r4, #0]
 800a91a:	701d      	strb	r5, [r3, #0]
 800a91c:	b2ed      	uxtb	r5, r5
 800a91e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a920:	07da      	lsls	r2, r3, #31
 800a922:	d405      	bmi.n	800a930 <_putc_r+0x56>
 800a924:	89a3      	ldrh	r3, [r4, #12]
 800a926:	059b      	lsls	r3, r3, #22
 800a928:	d402      	bmi.n	800a930 <_putc_r+0x56>
 800a92a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a92c:	f7fe fa0c 	bl	8008d48 <__retarget_lock_release_recursive>
 800a930:	4628      	mov	r0, r5
 800a932:	bd70      	pop	{r4, r5, r6, pc}
 800a934:	4629      	mov	r1, r5
 800a936:	4622      	mov	r2, r4
 800a938:	4630      	mov	r0, r6
 800a93a:	f7ff fed8 	bl	800a6ee <__swbuf_r>
 800a93e:	4605      	mov	r5, r0
 800a940:	e7ed      	b.n	800a91e <_putc_r+0x44>
	...

0800a944 <_isatty_r>:
 800a944:	b538      	push	{r3, r4, r5, lr}
 800a946:	2300      	movs	r3, #0
 800a948:	4d05      	ldr	r5, [pc, #20]	@ (800a960 <_isatty_r+0x1c>)
 800a94a:	4604      	mov	r4, r0
 800a94c:	4608      	mov	r0, r1
 800a94e:	602b      	str	r3, [r5, #0]
 800a950:	f7f6 ff95 	bl	800187e <_isatty>
 800a954:	1c43      	adds	r3, r0, #1
 800a956:	d102      	bne.n	800a95e <_isatty_r+0x1a>
 800a958:	682b      	ldr	r3, [r5, #0]
 800a95a:	b103      	cbz	r3, 800a95e <_isatty_r+0x1a>
 800a95c:	6023      	str	r3, [r4, #0]
 800a95e:	bd38      	pop	{r3, r4, r5, pc}
 800a960:	20000770 	.word	0x20000770

0800a964 <_lseek_r>:
 800a964:	b538      	push	{r3, r4, r5, lr}
 800a966:	4604      	mov	r4, r0
 800a968:	4608      	mov	r0, r1
 800a96a:	4611      	mov	r1, r2
 800a96c:	2200      	movs	r2, #0
 800a96e:	4d05      	ldr	r5, [pc, #20]	@ (800a984 <_lseek_r+0x20>)
 800a970:	602a      	str	r2, [r5, #0]
 800a972:	461a      	mov	r2, r3
 800a974:	f7f6 ff8d 	bl	8001892 <_lseek>
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	d102      	bne.n	800a982 <_lseek_r+0x1e>
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	b103      	cbz	r3, 800a982 <_lseek_r+0x1e>
 800a980:	6023      	str	r3, [r4, #0]
 800a982:	bd38      	pop	{r3, r4, r5, pc}
 800a984:	20000770 	.word	0x20000770

0800a988 <_read_r>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	4604      	mov	r4, r0
 800a98c:	4608      	mov	r0, r1
 800a98e:	4611      	mov	r1, r2
 800a990:	2200      	movs	r2, #0
 800a992:	4d05      	ldr	r5, [pc, #20]	@ (800a9a8 <_read_r+0x20>)
 800a994:	602a      	str	r2, [r5, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	f7f6 ff3a 	bl	8001810 <_read>
 800a99c:	1c43      	adds	r3, r0, #1
 800a99e:	d102      	bne.n	800a9a6 <_read_r+0x1e>
 800a9a0:	682b      	ldr	r3, [r5, #0]
 800a9a2:	b103      	cbz	r3, 800a9a6 <_read_r+0x1e>
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	bd38      	pop	{r3, r4, r5, pc}
 800a9a8:	20000770 	.word	0x20000770

0800a9ac <_sbrk_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	4d05      	ldr	r5, [pc, #20]	@ (800a9c8 <_sbrk_r+0x1c>)
 800a9b2:	4604      	mov	r4, r0
 800a9b4:	4608      	mov	r0, r1
 800a9b6:	602b      	str	r3, [r5, #0]
 800a9b8:	f7f6 ff78 	bl	80018ac <_sbrk>
 800a9bc:	1c43      	adds	r3, r0, #1
 800a9be:	d102      	bne.n	800a9c6 <_sbrk_r+0x1a>
 800a9c0:	682b      	ldr	r3, [r5, #0]
 800a9c2:	b103      	cbz	r3, 800a9c6 <_sbrk_r+0x1a>
 800a9c4:	6023      	str	r3, [r4, #0]
 800a9c6:	bd38      	pop	{r3, r4, r5, pc}
 800a9c8:	20000770 	.word	0x20000770

0800a9cc <_write_r>:
 800a9cc:	b538      	push	{r3, r4, r5, lr}
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	4608      	mov	r0, r1
 800a9d2:	4611      	mov	r1, r2
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	4d05      	ldr	r5, [pc, #20]	@ (800a9ec <_write_r+0x20>)
 800a9d8:	602a      	str	r2, [r5, #0]
 800a9da:	461a      	mov	r2, r3
 800a9dc:	f7f6 f85e 	bl	8000a9c <_write>
 800a9e0:	1c43      	adds	r3, r0, #1
 800a9e2:	d102      	bne.n	800a9ea <_write_r+0x1e>
 800a9e4:	682b      	ldr	r3, [r5, #0]
 800a9e6:	b103      	cbz	r3, 800a9ea <_write_r+0x1e>
 800a9e8:	6023      	str	r3, [r4, #0]
 800a9ea:	bd38      	pop	{r3, r4, r5, pc}
 800a9ec:	20000770 	.word	0x20000770

0800a9f0 <_close_r>:
 800a9f0:	b538      	push	{r3, r4, r5, lr}
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	4d05      	ldr	r5, [pc, #20]	@ (800aa0c <_close_r+0x1c>)
 800a9f6:	4604      	mov	r4, r0
 800a9f8:	4608      	mov	r0, r1
 800a9fa:	602b      	str	r3, [r5, #0]
 800a9fc:	f7f6 ff25 	bl	800184a <_close>
 800aa00:	1c43      	adds	r3, r0, #1
 800aa02:	d102      	bne.n	800aa0a <_close_r+0x1a>
 800aa04:	682b      	ldr	r3, [r5, #0]
 800aa06:	b103      	cbz	r3, 800aa0a <_close_r+0x1a>
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	bd38      	pop	{r3, r4, r5, pc}
 800aa0c:	20000770 	.word	0x20000770

0800aa10 <_fstat_r>:
 800aa10:	b538      	push	{r3, r4, r5, lr}
 800aa12:	2300      	movs	r3, #0
 800aa14:	4d06      	ldr	r5, [pc, #24]	@ (800aa30 <_fstat_r+0x20>)
 800aa16:	4604      	mov	r4, r0
 800aa18:	4608      	mov	r0, r1
 800aa1a:	4611      	mov	r1, r2
 800aa1c:	602b      	str	r3, [r5, #0]
 800aa1e:	f7f6 ff1f 	bl	8001860 <_fstat>
 800aa22:	1c43      	adds	r3, r0, #1
 800aa24:	d102      	bne.n	800aa2c <_fstat_r+0x1c>
 800aa26:	682b      	ldr	r3, [r5, #0]
 800aa28:	b103      	cbz	r3, 800aa2c <_fstat_r+0x1c>
 800aa2a:	6023      	str	r3, [r4, #0]
 800aa2c:	bd38      	pop	{r3, r4, r5, pc}
 800aa2e:	bf00      	nop
 800aa30:	20000770 	.word	0x20000770

0800aa34 <memcpy>:
 800aa34:	440a      	add	r2, r1
 800aa36:	4291      	cmp	r1, r2
 800aa38:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800aa3c:	d100      	bne.n	800aa40 <memcpy+0xc>
 800aa3e:	4770      	bx	lr
 800aa40:	b510      	push	{r4, lr}
 800aa42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa46:	4291      	cmp	r1, r2
 800aa48:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa4c:	d1f9      	bne.n	800aa42 <memcpy+0xe>
 800aa4e:	bd10      	pop	{r4, pc}

0800aa50 <__assert_func>:
 800aa50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa52:	4614      	mov	r4, r2
 800aa54:	461a      	mov	r2, r3
 800aa56:	4b09      	ldr	r3, [pc, #36]	@ (800aa7c <__assert_func+0x2c>)
 800aa58:	4605      	mov	r5, r0
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	68d8      	ldr	r0, [r3, #12]
 800aa5e:	b14c      	cbz	r4, 800aa74 <__assert_func+0x24>
 800aa60:	4b07      	ldr	r3, [pc, #28]	@ (800aa80 <__assert_func+0x30>)
 800aa62:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa66:	9100      	str	r1, [sp, #0]
 800aa68:	462b      	mov	r3, r5
 800aa6a:	4906      	ldr	r1, [pc, #24]	@ (800aa84 <__assert_func+0x34>)
 800aa6c:	f000 f87c 	bl	800ab68 <fiprintf>
 800aa70:	f000 f899 	bl	800aba6 <abort>
 800aa74:	4b04      	ldr	r3, [pc, #16]	@ (800aa88 <__assert_func+0x38>)
 800aa76:	461c      	mov	r4, r3
 800aa78:	e7f3      	b.n	800aa62 <__assert_func+0x12>
 800aa7a:	bf00      	nop
 800aa7c:	20000018 	.word	0x20000018
 800aa80:	0800ae5f 	.word	0x0800ae5f
 800aa84:	0800ae6c 	.word	0x0800ae6c
 800aa88:	0800aca7 	.word	0x0800aca7

0800aa8c <_calloc_r>:
 800aa8c:	b570      	push	{r4, r5, r6, lr}
 800aa8e:	fba1 5402 	umull	r5, r4, r1, r2
 800aa92:	b934      	cbnz	r4, 800aaa2 <_calloc_r+0x16>
 800aa94:	4629      	mov	r1, r5
 800aa96:	f7ff f939 	bl	8009d0c <_malloc_r>
 800aa9a:	4606      	mov	r6, r0
 800aa9c:	b928      	cbnz	r0, 800aaaa <_calloc_r+0x1e>
 800aa9e:	4630      	mov	r0, r6
 800aaa0:	bd70      	pop	{r4, r5, r6, pc}
 800aaa2:	220c      	movs	r2, #12
 800aaa4:	2600      	movs	r6, #0
 800aaa6:	6002      	str	r2, [r0, #0]
 800aaa8:	e7f9      	b.n	800aa9e <_calloc_r+0x12>
 800aaaa:	462a      	mov	r2, r5
 800aaac:	4621      	mov	r1, r4
 800aaae:	f7fe f917 	bl	8008ce0 <memset>
 800aab2:	e7f4      	b.n	800aa9e <_calloc_r+0x12>

0800aab4 <_free_r>:
 800aab4:	b538      	push	{r3, r4, r5, lr}
 800aab6:	4605      	mov	r5, r0
 800aab8:	2900      	cmp	r1, #0
 800aaba:	d040      	beq.n	800ab3e <_free_r+0x8a>
 800aabc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aac0:	1f0c      	subs	r4, r1, #4
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	bfb8      	it	lt
 800aac6:	18e4      	addlt	r4, r4, r3
 800aac8:	f7ff fa48 	bl	8009f5c <__malloc_lock>
 800aacc:	4a1c      	ldr	r2, [pc, #112]	@ (800ab40 <_free_r+0x8c>)
 800aace:	6813      	ldr	r3, [r2, #0]
 800aad0:	b933      	cbnz	r3, 800aae0 <_free_r+0x2c>
 800aad2:	6063      	str	r3, [r4, #4]
 800aad4:	6014      	str	r4, [r2, #0]
 800aad6:	4628      	mov	r0, r5
 800aad8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aadc:	f7ff ba44 	b.w	8009f68 <__malloc_unlock>
 800aae0:	42a3      	cmp	r3, r4
 800aae2:	d908      	bls.n	800aaf6 <_free_r+0x42>
 800aae4:	6820      	ldr	r0, [r4, #0]
 800aae6:	1821      	adds	r1, r4, r0
 800aae8:	428b      	cmp	r3, r1
 800aaea:	bf01      	itttt	eq
 800aaec:	6819      	ldreq	r1, [r3, #0]
 800aaee:	685b      	ldreq	r3, [r3, #4]
 800aaf0:	1809      	addeq	r1, r1, r0
 800aaf2:	6021      	streq	r1, [r4, #0]
 800aaf4:	e7ed      	b.n	800aad2 <_free_r+0x1e>
 800aaf6:	461a      	mov	r2, r3
 800aaf8:	685b      	ldr	r3, [r3, #4]
 800aafa:	b10b      	cbz	r3, 800ab00 <_free_r+0x4c>
 800aafc:	42a3      	cmp	r3, r4
 800aafe:	d9fa      	bls.n	800aaf6 <_free_r+0x42>
 800ab00:	6811      	ldr	r1, [r2, #0]
 800ab02:	1850      	adds	r0, r2, r1
 800ab04:	42a0      	cmp	r0, r4
 800ab06:	d10b      	bne.n	800ab20 <_free_r+0x6c>
 800ab08:	6820      	ldr	r0, [r4, #0]
 800ab0a:	4401      	add	r1, r0
 800ab0c:	1850      	adds	r0, r2, r1
 800ab0e:	4283      	cmp	r3, r0
 800ab10:	6011      	str	r1, [r2, #0]
 800ab12:	d1e0      	bne.n	800aad6 <_free_r+0x22>
 800ab14:	6818      	ldr	r0, [r3, #0]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	4408      	add	r0, r1
 800ab1a:	6010      	str	r0, [r2, #0]
 800ab1c:	6053      	str	r3, [r2, #4]
 800ab1e:	e7da      	b.n	800aad6 <_free_r+0x22>
 800ab20:	d902      	bls.n	800ab28 <_free_r+0x74>
 800ab22:	230c      	movs	r3, #12
 800ab24:	602b      	str	r3, [r5, #0]
 800ab26:	e7d6      	b.n	800aad6 <_free_r+0x22>
 800ab28:	6820      	ldr	r0, [r4, #0]
 800ab2a:	1821      	adds	r1, r4, r0
 800ab2c:	428b      	cmp	r3, r1
 800ab2e:	bf01      	itttt	eq
 800ab30:	6819      	ldreq	r1, [r3, #0]
 800ab32:	685b      	ldreq	r3, [r3, #4]
 800ab34:	1809      	addeq	r1, r1, r0
 800ab36:	6021      	streq	r1, [r4, #0]
 800ab38:	6063      	str	r3, [r4, #4]
 800ab3a:	6054      	str	r4, [r2, #4]
 800ab3c:	e7cb      	b.n	800aad6 <_free_r+0x22>
 800ab3e:	bd38      	pop	{r3, r4, r5, pc}
 800ab40:	2000076c 	.word	0x2000076c

0800ab44 <__ascii_mbtowc>:
 800ab44:	b082      	sub	sp, #8
 800ab46:	b901      	cbnz	r1, 800ab4a <__ascii_mbtowc+0x6>
 800ab48:	a901      	add	r1, sp, #4
 800ab4a:	b142      	cbz	r2, 800ab5e <__ascii_mbtowc+0x1a>
 800ab4c:	b14b      	cbz	r3, 800ab62 <__ascii_mbtowc+0x1e>
 800ab4e:	7813      	ldrb	r3, [r2, #0]
 800ab50:	600b      	str	r3, [r1, #0]
 800ab52:	7812      	ldrb	r2, [r2, #0]
 800ab54:	1e10      	subs	r0, r2, #0
 800ab56:	bf18      	it	ne
 800ab58:	2001      	movne	r0, #1
 800ab5a:	b002      	add	sp, #8
 800ab5c:	4770      	bx	lr
 800ab5e:	4610      	mov	r0, r2
 800ab60:	e7fb      	b.n	800ab5a <__ascii_mbtowc+0x16>
 800ab62:	f06f 0001 	mvn.w	r0, #1
 800ab66:	e7f8      	b.n	800ab5a <__ascii_mbtowc+0x16>

0800ab68 <fiprintf>:
 800ab68:	b40e      	push	{r1, r2, r3}
 800ab6a:	b503      	push	{r0, r1, lr}
 800ab6c:	4601      	mov	r1, r0
 800ab6e:	ab03      	add	r3, sp, #12
 800ab70:	4805      	ldr	r0, [pc, #20]	@ (800ab88 <fiprintf+0x20>)
 800ab72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab76:	6800      	ldr	r0, [r0, #0]
 800ab78:	9301      	str	r3, [sp, #4]
 800ab7a:	f7fe ff85 	bl	8009a88 <_vfiprintf_r>
 800ab7e:	b002      	add	sp, #8
 800ab80:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab84:	b003      	add	sp, #12
 800ab86:	4770      	bx	lr
 800ab88:	20000018 	.word	0x20000018

0800ab8c <__ascii_wctomb>:
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	4608      	mov	r0, r1
 800ab90:	b141      	cbz	r1, 800aba4 <__ascii_wctomb+0x18>
 800ab92:	2aff      	cmp	r2, #255	@ 0xff
 800ab94:	d904      	bls.n	800aba0 <__ascii_wctomb+0x14>
 800ab96:	228a      	movs	r2, #138	@ 0x8a
 800ab98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab9c:	601a      	str	r2, [r3, #0]
 800ab9e:	4770      	bx	lr
 800aba0:	2001      	movs	r0, #1
 800aba2:	700a      	strb	r2, [r1, #0]
 800aba4:	4770      	bx	lr

0800aba6 <abort>:
 800aba6:	2006      	movs	r0, #6
 800aba8:	b508      	push	{r3, lr}
 800abaa:	f000 f82b 	bl	800ac04 <raise>
 800abae:	2001      	movs	r0, #1
 800abb0:	f7f6 fe23 	bl	80017fa <_exit>

0800abb4 <_raise_r>:
 800abb4:	291f      	cmp	r1, #31
 800abb6:	b538      	push	{r3, r4, r5, lr}
 800abb8:	4605      	mov	r5, r0
 800abba:	460c      	mov	r4, r1
 800abbc:	d904      	bls.n	800abc8 <_raise_r+0x14>
 800abbe:	2316      	movs	r3, #22
 800abc0:	6003      	str	r3, [r0, #0]
 800abc2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800abc6:	bd38      	pop	{r3, r4, r5, pc}
 800abc8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800abca:	b112      	cbz	r2, 800abd2 <_raise_r+0x1e>
 800abcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800abd0:	b94b      	cbnz	r3, 800abe6 <_raise_r+0x32>
 800abd2:	4628      	mov	r0, r5
 800abd4:	f000 f830 	bl	800ac38 <_getpid_r>
 800abd8:	4622      	mov	r2, r4
 800abda:	4601      	mov	r1, r0
 800abdc:	4628      	mov	r0, r5
 800abde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800abe2:	f000 b817 	b.w	800ac14 <_kill_r>
 800abe6:	2b01      	cmp	r3, #1
 800abe8:	d00a      	beq.n	800ac00 <_raise_r+0x4c>
 800abea:	1c59      	adds	r1, r3, #1
 800abec:	d103      	bne.n	800abf6 <_raise_r+0x42>
 800abee:	2316      	movs	r3, #22
 800abf0:	6003      	str	r3, [r0, #0]
 800abf2:	2001      	movs	r0, #1
 800abf4:	e7e7      	b.n	800abc6 <_raise_r+0x12>
 800abf6:	2100      	movs	r1, #0
 800abf8:	4620      	mov	r0, r4
 800abfa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800abfe:	4798      	blx	r3
 800ac00:	2000      	movs	r0, #0
 800ac02:	e7e0      	b.n	800abc6 <_raise_r+0x12>

0800ac04 <raise>:
 800ac04:	4b02      	ldr	r3, [pc, #8]	@ (800ac10 <raise+0xc>)
 800ac06:	4601      	mov	r1, r0
 800ac08:	6818      	ldr	r0, [r3, #0]
 800ac0a:	f7ff bfd3 	b.w	800abb4 <_raise_r>
 800ac0e:	bf00      	nop
 800ac10:	20000018 	.word	0x20000018

0800ac14 <_kill_r>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	2300      	movs	r3, #0
 800ac18:	4d06      	ldr	r5, [pc, #24]	@ (800ac34 <_kill_r+0x20>)
 800ac1a:	4604      	mov	r4, r0
 800ac1c:	4608      	mov	r0, r1
 800ac1e:	4611      	mov	r1, r2
 800ac20:	602b      	str	r3, [r5, #0]
 800ac22:	f7f6 fdda 	bl	80017da <_kill>
 800ac26:	1c43      	adds	r3, r0, #1
 800ac28:	d102      	bne.n	800ac30 <_kill_r+0x1c>
 800ac2a:	682b      	ldr	r3, [r5, #0]
 800ac2c:	b103      	cbz	r3, 800ac30 <_kill_r+0x1c>
 800ac2e:	6023      	str	r3, [r4, #0]
 800ac30:	bd38      	pop	{r3, r4, r5, pc}
 800ac32:	bf00      	nop
 800ac34:	20000770 	.word	0x20000770

0800ac38 <_getpid_r>:
 800ac38:	f7f6 bdc8 	b.w	80017cc <_getpid>

0800ac3c <_init>:
 800ac3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac3e:	bf00      	nop
 800ac40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac42:	bc08      	pop	{r3}
 800ac44:	469e      	mov	lr, r3
 800ac46:	4770      	bx	lr

0800ac48 <_fini>:
 800ac48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac4a:	bf00      	nop
 800ac4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac4e:	bc08      	pop	{r3}
 800ac50:	469e      	mov	lr, r3
 800ac52:	4770      	bx	lr
