// Seed: 614988123
module module_0 (
    output wor id_0,
    input uwire id_1
    , id_7,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5
);
  assign id_7 = id_1;
  initial @(posedge 1) id_0 = 1;
  id_8(
      .id_0(id_0), .id_1(0)
  );
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2
    , id_9,
    input supply0 id_3,
    input wand id_4,
    input wor id_5
    , id_10,
    input wire id_6,
    output supply1 id_7
);
  integer id_11, id_12;
  assign id_7 = id_11 | id_11;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_4,
      id_7,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_12 = id_11;
  initial id_2 = id_5;
endmodule
