/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/arm_core.v:4511.1-4635.10" *)
module a25_alu(i_a_in, i_b_in, i_barrel_shift_carry, i_status_bits_carry, i_function, o_out, o_flags);
  (* src = "../vtr/verilog/arm_core.v:4603.27-4603.51" *)
  wire [32:0] _00_;
  (* src = "../vtr/verilog/arm_core.v:4603.27-4603.70" *)
  wire [32:0] _01_;
  (* src = "../vtr/verilog/arm_core.v:4607.27-4607.36" *)
  wire [31:0] _02_;
  (* src = "../vtr/verilog/arm_core.v:4572.21-4572.34" *)
  wire _03_;
  (* src = "../vtr/verilog/arm_core.v:4573.21-4573.34" *)
  wire _04_;
  (* src = "../vtr/verilog/arm_core.v:4579.21-4579.35" *)
  wire _05_;
  (* src = "../vtr/verilog/arm_core.v:4591.27-4591.42" *)
  wire _06_;
  (* src = "../vtr/verilog/arm_core.v:4618.16-4618.31" *)
  wire _07_;
  (* src = "../vtr/verilog/arm_core.v:4619.16-4619.31" *)
  wire _08_;
  (* src = "../vtr/verilog/arm_core.v:4620.16-4620.31" *)
  wire _09_;
  (* src = "../vtr/verilog/arm_core.v:4621.16-4621.31" *)
  wire _10_;
  (* src = "../vtr/verilog/arm_core.v:4622.16-4622.31" *)
  wire _11_;
  (* src = "../vtr/verilog/arm_core.v:4623.16-4623.31" *)
  wire _12_;
  (* src = "../vtr/verilog/arm_core.v:4624.16-4624.31" *)
  wire _13_;
  (* src = "../vtr/verilog/arm_core.v:4625.16-4625.31" *)
  wire _14_;
  (* src = "../vtr/verilog/arm_core.v:4629.26-4629.40" *)
  wire _15_;
  (* src = "../vtr/verilog/arm_core.v:4591.27-4595.74" *)
  wire _16_;
  (* src = "../vtr/verilog/arm_core.v:4593.30-4593.50" *)
  wire _17_;
  (* src = "../vtr/verilog/arm_core.v:4593.30-4593.68" *)
  wire _18_;
  (* src = "../vtr/verilog/arm_core.v:4595.30-4595.48" *)
  wire _19_;
  (* src = "../vtr/verilog/arm_core.v:4595.30-4595.67" *)
  wire _20_;
  (* src = "../vtr/verilog/arm_core.v:4593.30-4593.36" *)
  wire _21_;
  (* src = "../vtr/verilog/arm_core.v:4593.40-4593.50" *)
  wire _22_;
  (* src = "../vtr/verilog/arm_core.v:4595.52-4595.67" *)
  wire _23_;
  (* src = "../vtr/verilog/arm_core.v:4593.29-4595.68" *)
  wire _24_;
  (* src = "../vtr/verilog/arm_core.v:4567.33-4567.35" *)
  wire [31:0] _25_;
  (* src = "../vtr/verilog/arm_core.v:4608.27-4608.36" *)
  wire [31:0] _26_;
  (* src = "../vtr/verilog/arm_core.v:4629.26-4629.32" *)
  wire _27_;
  (* src = "../vtr/verilog/arm_core.v:4557.16-4557.45" *)
  wire [31:0] _28_;
  (* src = "../vtr/verilog/arm_core.v:4562.16-4562.45" *)
  wire [31:0] _29_;
  (* src = "../vtr/verilog/arm_core.v:4567.20-4567.39" *)
  wire [31:0] _30_;
  (* src = "../vtr/verilog/arm_core.v:4572.20-4574.58" *)
  wire _31_;
  (* src = "../vtr/verilog/arm_core.v:4573.20-4574.58" *)
  wire _32_;
  (* src = "../vtr/verilog/arm_core.v:4579.20-4580.60" *)
  wire _33_;
  (* src = "../vtr/verilog/arm_core.v:4618.16-4626.41" *)
  wire [31:0] _34_;
  (* src = "../vtr/verilog/arm_core.v:4619.16-4626.41" *)
  wire [31:0] _35_;
  (* src = "../vtr/verilog/arm_core.v:4620.16-4626.41" *)
  wire [31:0] _36_;
  (* src = "../vtr/verilog/arm_core.v:4621.16-4626.41" *)
  wire [31:0] _37_;
  (* src = "../vtr/verilog/arm_core.v:4622.16-4626.41" *)
  wire [31:0] _38_;
  (* src = "../vtr/verilog/arm_core.v:4623.16-4626.41" *)
  wire [31:0] _39_;
  (* src = "../vtr/verilog/arm_core.v:4624.16-4626.41" *)
  wire [31:0] _40_;
  (* src = "../vtr/verilog/arm_core.v:4625.16-4626.41" *)
  wire [31:0] _41_;
  (* src = "../vtr/verilog/arm_core.v:4609.27-4609.36" *)
  wire [31:0] _42_;
  (* src = "../vtr/verilog/arm_core.v:4533.25-4533.26" *)
  wire [31:0] a;
  (* src = "../vtr/verilog/arm_core.v:4536.25-4536.32" *)
  wire [31:0] and_out;
  (* src = "../vtr/verilog/arm_core.v:4534.25-4534.26" *)
  wire [31:0] b;
  (* src = "../vtr/verilog/arm_core.v:4535.25-4535.30" *)
  wire [31:0] b_not;
  (* src = "../vtr/verilog/arm_core.v:4549.25-4549.33" *)
  wire carry_in;
  (* src = "../vtr/verilog/arm_core.v:4550.25-4550.34" *)
  wire carry_out;
  (* src = "../vtr/verilog/arm_core.v:4546.25-4546.32" *)
  wire [1:0] cin_sel;
  (* src = "../vtr/verilog/arm_core.v:4547.25-4547.33" *)
  wire cout_sel;
  (* src = "../vtr/verilog/arm_core.v:4552.25-4552.41" *)
  wire fadder_carry_out;
  (* src = "../vtr/verilog/arm_core.v:4543.25-4543.35" *)
  wire [32:0] fadder_out;
  (* src = "../vtr/verilog/arm_core.v:4523.29-4523.35" *)
  input [31:0] i_a_in;
  wire [31:0] i_a_in;
  (* src = "../vtr/verilog/arm_core.v:4524.29-4524.35" *)
  input [31:0] i_b_in;
  wire [31:0] i_b_in;
  (* src = "../vtr/verilog/arm_core.v:4525.29-4525.49" *)
  input i_barrel_shift_carry;
  wire i_barrel_shift_carry;
  (* src = "../vtr/verilog/arm_core.v:4527.29-4527.39" *)
  input [8:0] i_function;
  wire [8:0] i_function;
  (* src = "../vtr/verilog/arm_core.v:4526.29-4526.48" *)
  input i_status_bits_carry;
  wire i_status_bits_carry;
  (* src = "../vtr/verilog/arm_core.v:4545.25-4545.32" *)
  wire not_sel;
  (* src = "../vtr/verilog/arm_core.v:4530.29-4530.36" *)
  output [3:0] o_flags;
  wire [3:0] o_flags;
  (* src = "../vtr/verilog/arm_core.v:4529.29-4529.34" *)
  output [31:0] o_out;
  wire [31:0] o_out;
  (* src = "../vtr/verilog/arm_core.v:4537.25-4537.31" *)
  wire [31:0] or_out;
  (* src = "../vtr/verilog/arm_core.v:4548.25-4548.32" *)
  wire [3:0] out_sel;
  (* src = "../vtr/verilog/arm_core.v:4551.25-4551.37" *)
  wire overflow_out;
  (* src = "../vtr/verilog/arm_core.v:4539.25-4539.37" *)
  wire [31:0] sign_ex8_out;
  (* src = "../vtr/verilog/arm_core.v:4540.25-4540.39" *)
  wire [31:0] sign_ex_16_out;
  (* src = "../vtr/verilog/arm_core.v:4544.25-4544.33" *)
  wire swap_sel;
  (* src = "../vtr/verilog/arm_core.v:4538.25-4538.32" *)
  wire [31:0] xor_out;
  (* src = "../vtr/verilog/arm_core.v:4541.25-4541.37" *)
  wire [31:0] zero_ex8_out;
  (* src = "../vtr/verilog/arm_core.v:4542.25-4542.39" *)
  wire [31:0] zero_ex_16_out;
  assign _00_ = { 1'h0, a } + (* src = "../vtr/verilog/arm_core.v:4603.27-4603.51" *) { 1'h0, b_not };
  assign _01_ = _00_ + (* src = "../vtr/verilog/arm_core.v:4603.27-4603.70" *) { 32'h00000000, carry_in };
  assign _02_ = a & (* src = "../vtr/verilog/arm_core.v:4607.27-4607.36" *) b_not;
  assign _03_ = ! (* src = "../vtr/verilog/arm_core.v:4572.21-4572.34" *) cin_sel;
  assign _04_ = cin_sel == (* src = "../vtr/verilog/arm_core.v:4573.21-4573.34" *) 2'h1;
  assign _05_ = ~ (* src = "../vtr/verilog/arm_core.v:4579.21-4579.35" *) cout_sel;
  assign _06_ = out_sel == (* src = "../vtr/verilog/arm_core.v:4591.27-4591.42" *) 4'h1;
  assign _07_ = ! (* src = "../vtr/verilog/arm_core.v:4618.16-4618.31" *) out_sel;
  assign _08_ = out_sel == (* src = "../vtr/verilog/arm_core.v:4619.16-4619.31" *) 4'h1;
  assign _09_ = out_sel == (* src = "../vtr/verilog/arm_core.v:4620.16-4620.31" *) 4'h2;
  assign _10_ = out_sel == (* src = "../vtr/verilog/arm_core.v:4621.16-4621.31" *) 4'h3;
  assign _11_ = out_sel == (* src = "../vtr/verilog/arm_core.v:4622.16-4622.31" *) 4'h4;
  assign _12_ = out_sel == (* src = "../vtr/verilog/arm_core.v:4623.16-4623.31" *) 4'h5;
  assign _13_ = out_sel == (* src = "../vtr/verilog/arm_core.v:4624.16-4624.31" *) 4'h6;
  assign _14_ = out_sel == (* src = "../vtr/verilog/arm_core.v:4625.16-4625.31" *) 4'h7;
  assign _15_ = ~ (* src = "../vtr/verilog/arm_core.v:4629.26-4629.40" *) _27_;
  assign _16_ = _06_ && (* src = "../vtr/verilog/arm_core.v:4591.27-4595.74" *) _24_;
  assign _17_ = _21_ && (* src = "../vtr/verilog/arm_core.v:4593.30-4593.50" *) _22_;
  assign _18_ = _17_ && (* src = "../vtr/verilog/arm_core.v:4593.30-4593.68" *) fadder_out[31];
  assign _19_ = a[31] && (* src = "../vtr/verilog/arm_core.v:4595.30-4595.48" *) b_not[31];
  assign _20_ = _19_ && (* src = "../vtr/verilog/arm_core.v:4595.30-4595.67" *) _23_;
  assign _21_ = ! (* src = "../vtr/verilog/arm_core.v:4593.30-4593.36" *) a[31];
  assign _22_ = ! (* src = "../vtr/verilog/arm_core.v:4593.40-4593.50" *) b_not[31];
  assign _23_ = ! (* src = "../vtr/verilog/arm_core.v:4595.52-4595.67" *) fadder_out[31];
  assign _24_ = _18_ || (* src = "../vtr/verilog/arm_core.v:4593.29-4595.68" *) _20_;
  assign _25_ = ~ (* src = "../vtr/verilog/arm_core.v:4567.33-4567.35" *) b;
  assign _26_ = a | (* src = "../vtr/verilog/arm_core.v:4608.27-4608.36" *) b_not;
  assign _27_ = | (* src = "../vtr/verilog/arm_core.v:4629.26-4629.32" *) o_out;
  assign _28_ = swap_sel ? (* src = "../vtr/verilog/arm_core.v:4557.16-4557.45" *) i_b_in : i_a_in;
  assign _29_ = swap_sel ? (* src = "../vtr/verilog/arm_core.v:4562.16-4562.45" *) i_a_in : i_b_in;
  assign _30_ = not_sel ? (* src = "../vtr/verilog/arm_core.v:4567.20-4567.39" *) _25_ : b;
  assign _31_ = _03_ ? (* src = "../vtr/verilog/arm_core.v:4572.20-4574.58" *) 1'h0 : _32_;
  assign _32_ = _04_ ? (* src = "../vtr/verilog/arm_core.v:4573.20-4574.58" *) 1'h1 : i_status_bits_carry;
  assign _33_ = i_function[4] ? (* src = "../vtr/verilog/arm_core.v:4579.20-4580.60" *) i_barrel_shift_carry : fadder_carry_out;
  assign _34_ = _07_ ? (* src = "../vtr/verilog/arm_core.v:4618.16-4626.41" *) b_not : _35_;
  assign _35_ = _08_ ? (* src = "../vtr/verilog/arm_core.v:4619.16-4626.41" *) fadder_out[31:0] : _36_;
  assign _36_ = _09_ ? (* src = "../vtr/verilog/arm_core.v:4620.16-4626.41" *) zero_ex_16_out : _37_;
  assign _37_ = _10_ ? (* src = "../vtr/verilog/arm_core.v:4621.16-4626.41" *) zero_ex8_out : _38_;
  assign _38_ = _11_ ? (* src = "../vtr/verilog/arm_core.v:4622.16-4626.41" *) sign_ex_16_out : _39_;
  assign _39_ = _12_ ? (* src = "../vtr/verilog/arm_core.v:4623.16-4626.41" *) sign_ex8_out : _40_;
  assign _40_ = _13_ ? (* src = "../vtr/verilog/arm_core.v:4624.16-4626.41" *) xor_out : _41_;
  assign _41_ = _14_ ? (* src = "../vtr/verilog/arm_core.v:4625.16-4626.41" *) or_out : and_out;
  assign _42_ = a ^ (* src = "../vtr/verilog/arm_core.v:4609.27-4609.36" *) b_not;
  assign { swap_sel, not_sel, cin_sel, cout_sel, out_sel } = i_function;
  assign a = _28_;
  assign b = _29_;
  assign b_not = _30_;
  assign carry_in = _31_;
  assign carry_out = _33_;
  assign overflow_out = _16_;
  assign fadder_out = _01_;
  assign fadder_carry_out = fadder_out[32];
  assign and_out = _02_;
  assign or_out = _26_;
  assign xor_out = _42_;
  assign zero_ex8_out = { 24'h000000, b_not[7:0] };
  assign zero_ex_16_out = { 16'h0000, b_not[15:0] };
  assign sign_ex8_out = { b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7], b_not[7:0] };
  assign sign_ex_16_out = { b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15], b_not[15:0] };
  assign o_out = _34_;
  assign o_flags = { o_out[31], _15_, carry_out, overflow_out };
endmodule
