{"Source Block": ["verilog-ethernet/rtl/axis_async_fifo.v@131:141@HdlIdDef", "reg [ADDR_WIDTH:0] rd_addr_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg s_rst_sync1_reg = 1'b1;\nreg s_rst_sync2_reg = 1'b1;\nreg s_rst_sync3_reg = 1'b1;\nreg m_rst_sync1_reg = 1'b1;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_async_fifo.v@134:144", "reg [ADDR_WIDTH:0] wr_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg s_rst_sync1_reg = 1'b1;\nreg s_rst_sync2_reg = 1'b1;\nreg s_rst_sync3_reg = 1'b1;\nreg m_rst_sync1_reg = 1'b1;\nreg m_rst_sync2_reg = 1'b1;\nreg m_rst_sync3_reg = 1'b1;\n\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@129:139", "reg [ADDR_WIDTH:0] rd_ptr_reg = {ADDR_WIDTH+1{1'b0}}, rd_ptr_next;\nreg [ADDR_WIDTH:0] rd_ptr_gray_reg = {ADDR_WIDTH+1{1'b0}}, rd_ptr_gray_next;\nreg [ADDR_WIDTH:0] rd_addr_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg s_rst_sync1_reg = 1'b1;\nreg s_rst_sync2_reg = 1'b1;\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@128:138", "reg [ADDR_WIDTH:0] wr_addr_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_reg = {ADDR_WIDTH+1{1'b0}}, rd_ptr_next;\nreg [ADDR_WIDTH:0] rd_ptr_gray_reg = {ADDR_WIDTH+1{1'b0}}, rd_ptr_gray_next;\nreg [ADDR_WIDTH:0] rd_addr_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg s_rst_sync1_reg = 1'b1;\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@133:143", "reg [ADDR_WIDTH:0] wr_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg s_rst_sync1_reg = 1'b1;\nreg s_rst_sync2_reg = 1'b1;\nreg s_rst_sync3_reg = 1'b1;\nreg m_rst_sync1_reg = 1'b1;\nreg m_rst_sync2_reg = 1'b1;\nreg m_rst_sync3_reg = 1'b1;\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@135:145", "reg [ADDR_WIDTH:0] rd_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg s_rst_sync1_reg = 1'b1;\nreg s_rst_sync2_reg = 1'b1;\nreg s_rst_sync3_reg = 1'b1;\nreg m_rst_sync1_reg = 1'b1;\nreg m_rst_sync2_reg = 1'b1;\nreg m_rst_sync3_reg = 1'b1;\n\nreg [WIDTH-1:0] mem[(2**ADDR_WIDTH)-1:0];\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@130:140", "reg [ADDR_WIDTH:0] rd_ptr_gray_reg = {ADDR_WIDTH+1{1'b0}}, rd_ptr_gray_next;\nreg [ADDR_WIDTH:0] rd_addr_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] wr_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync1_reg = {ADDR_WIDTH+1{1'b0}};\nreg [ADDR_WIDTH:0] rd_ptr_gray_sync2_reg = {ADDR_WIDTH+1{1'b0}};\n\nreg s_rst_sync1_reg = 1'b1;\nreg s_rst_sync2_reg = 1'b1;\nreg s_rst_sync3_reg = 1'b1;\n"]], "Diff Content": {"Delete": [], "Add": [[136, "reg wr_ptr_update_valid_reg = 1'b0, wr_ptr_update_valid_next;\n"], [136, "reg wr_ptr_update_reg = 1'b0, wr_ptr_update_next;\n"], [136, "reg wr_ptr_update_sync1_reg = 1'b0;\n"], [136, "reg wr_ptr_update_sync2_reg = 1'b0;\n"], [136, "reg wr_ptr_update_sync3_reg = 1'b0;\n"], [136, "reg wr_ptr_update_ack_sync1_reg = 1'b0;\n"], [136, "reg wr_ptr_update_ack_sync2_reg = 1'b0;\n"]]}}