$date
	Tue Nov 04 13:46:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipo_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module pipo_ins $end
$var wire 4 % D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var parameter 32 & n $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 &
$end
#0
$dumpvars
b0 '
b0 %
1$
0#
b0 "
b0 !
$end
#1
1#
#2
0#
b100 "
b100 %
0$
#3
b100 !
b100 '
1#
#4
0#
b101 "
b101 %
#5
b101 !
b101 '
1#
#6
0#
b1001 "
b1001 %
#7
b1001 !
b1001 '
1#
#8
0#
b111 "
b111 %
#9
b111 !
b111 '
1#
#10
0#
