// Seed: 1643881578
module module_0 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2,
    output uwire id_3
);
  logic id_5 = 1;
  wire  id_6;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    output wor id_5,
    input tri id_6,
    output tri1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    output wand id_10,
    output tri1 id_11,
    output wand id_12,
    input tri id_13,
    input wand id_14
    , id_24,
    output supply0 id_15,
    output tri id_16,
    output logic id_17,
    input tri1 id_18,
    output supply1 id_19,
    output supply0 id_20,
    output supply0 id_21,
    input supply0 id_22
);
  wand id_25;
  assign id_25 = 1;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3,
      id_19
  );
  assign modCall_1.id_0 = 0;
  always @(posedge id_2 or posedge id_14 > -1 - 1) begin : LABEL_0
    id_17 = id_8;
  end
endmodule
