#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jul 26 08:54:32 2024
# Process ID: 8037
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3417.486 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :25252 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.xpr
ipx::open_ipxact_file /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/component.xml
ipx::merge_project_changes ports [ipx::current_core]
launch_simulation
open_wave_config /home/nothon/fpga2C/ip_repo/noip_lvds_stream/simu_1.wcfg
source tb_lvds_stream.tcl
close_sim
set_property file_type VHDL [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/hdl/noip_lvds_stream.vhd]
set_property file_type VHDL [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd]
set_property file_type VHDL [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/noip_lvds_stream_1_0/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd]
launch_simulation
open_wave_config /home/nothon/fpga2C/ip_repo/noip_lvds_stream/simu_1.wcfg
source tb_lvds_stream.tcl
close_sim
set_property file_type VHDL [get_files  /home/nothon/fpga2C/ip_repo/noip_lvds_stream/edit_noip_lvds_stream_v1_0.srcs/sim_1/new/tb_lvds_stream.vhd]
set_property vhdl_define {} [current_fileset]
set_property type vhdlSource [ipx::get_files hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd -of_objects [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]]
set_property type vhdlSource [ipx::get_files hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd -of_objects [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]]
set_property type vhdlSource [ipx::get_files hdl/noip_lvds_stream.vhd -of_objects [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]]
set_property type vhdlSource [ipx::get_files hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd -of_objects [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]]
set_property type vhdlSource [ipx::get_files hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd -of_objects [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]]
set_property type vhdlSource [ipx::get_files hdl/noip_lvds_stream.vhd -of_objects [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]]
set_property type vhdlSource [ipx::get_files ../edit_noip_lvds_stream_v1_0.srcs/sim_1/new/tb_lvds_stream.vhd -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/nothon/fpga2C/ip_repo
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/nothon/fpga2C/ip_repo
