**up:** [Chapter 5 -- Memory Management](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c05.htm)
**prev:** [5.1 Segment Translation](https://pdos.csail.mit.edu/6.828/2017/readings/i386/s05_01.htm)
**next:** [5.3 Combining Segment and Page Translation](https://pdos.csail.mit.edu/6.828/2017/readings/i386/s05_03.htm)

# 5.2 Page Translation

In the second phase of address transformation, the 80386 transforms a linear address into a physical address. This phase of address transformation implements the basic features needed for page-oriented virtual-memory systems and page-level protection.

在地址转换的第二阶段，80386将线性地址转换为物理地址。 地址转换的这一阶段实现了面向页面的虚拟内存系统和页面级保护所需的基本功能。

The page-translation step is optional. Page translation is in effect only when the PG bit of CR0 is set. This bit is typically set by the operating system during software initialization. The PG bit must be set if the operating system is to implement multiple virtual 8086 tasks, page-oriented protection, or page-oriented virtual memory.

页面翻译步骤是可选的。 仅当CR0的PG位置1时，页面转换才有效。 该位通常由操作系统在软件初始化期间设置。 如果操作系统要实现多个虚拟8086任务，面向页面的保护或面向页面的虚拟内存，则必须将PG位置1。

### 5.2.1 Page Frame

A page frame is a 4K-byte unit of contiguous addresses of physical memory. Pages begin onbyte boundaries and are fixed in size.

页帧是物理内存连续地址的4K字节单位。 页面开始于字节边界，并且大小固定。

### 5.2.2 Linear Address

A linear address refers indirectly to a physical address by specifying a page table, a page within that table, and an offset within that page. [Figure 5-8](https://pdos.csail.mit.edu/6.828/2017/readings/i386/s05_02.htm#fig5-8) shows the format of a linear address.

线性地址通过指定页表，该表内的页和该页内的偏移量间接引用物理地址。 图5-8显示了线性地址的格式。

[Figure 5-9](https://pdos.csail.mit.edu/6.828/2017/readings/i386/s05_02.htm#fig5-9) shows how the processor converts the DIR, PAGE, and OFFSET fields of a linear address into the physical address by consulting two levels of page tables. The addressing mechanism uses the DIR field as an index into a page directory, uses the PAGE field as an index into the page table determined by the page directory, and uses the OFFSET field to address a byte within the page determined by the page table.

图5-9显示了处理器如何通过查询两个级别的页表将线性地址的DIR，PAGE和OFFSET字段转换为物理地址。 寻址机制将DIR字段用作页面目录的索引，将PAGE字段用作页面目录确定的页面表的索引，并使用OFFSET字段对页面表确定的页面中的字节进行寻址。

![img](https://pdos.csail.mit.edu/6.828/2017/readings/i386/fig5-8.gif)



------



![img](https://pdos.csail.mit.edu/6.828/2017/readings/i386/fig5-9.gif)

### 5.2.3 Page Tables

A page table is simply an array of 32-bit page specifiers. A page table is itself a page, and therefore contains 4 Kilobytes of memory or at most 1K 32-bit entries.

页表只是32位页说明符的数组。 页表本身就是一个页，因此包含4 KB的内存或最多1K 32位条目。

Two levels of tables are used to address a page of memory. At the higher level is a page directory. The page directory addresses up to 1K page tables of the second level. A page table of the second level addresses up to 1K pages.

两级表用于寻址内存页面。 在较高级别是页面目录。 页目录最多可寻址`1K`个第二级的页表。 第二级的页表最多可处理`1024`个页。

 All the tables addressed by one page directory, therefore, can address 1M pages (2^(20)). Because each page contains 4K bytes 2^(12) bytes), the tables of one page directory can span the entire physical address space of the 80386 (2^(20) times 2^(12) = 2^(32)).

一页目录寻址的所有表，因此，一页目录寻址的所有表都可以寻址`1M`页`(2 ^(20))`。因为每个页面包含`4K`字节`2^12 bytes`，所以一个页面目录的表可以覆盖80386的整个物理地址空间`2 ^(20)* 2^(12)=2^(32)`。

The physical address of the current page directory is stored in the CPU register CR3, also called the page directory base register (PDBR). Memory management software has the option of using one page directory for all tasks, one page directory for each task, or some combination of the two. Refer to [Chapter 10](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c10.htm) for information on initialization of CR3 . Refer to [Chapter 7](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c07.htm) to see how CR3 can change for each task .

当前页面目录的物理地址存储在CPU寄存器CR3中，也称为页面目录基址寄存器（PDBR）。 内存管理软件可以选择对所有任务使用一个页面目录，对每个任务使用一个页面目录，或两者的某种组合。 有关CR3初始化的信息，请参见第10章。 请参阅第7章，以了解CR3如何更改每个任务。

### 5.2.4 Page-Table Entries

Entries in either level of page tables have the same format. [Figure 5-10](https://pdos.csail.mit.edu/6.828/2017/readings/i386/s05_02.htm#fig5-10) illustrates this format.

任一级别的页表中的条目都具有相同的格式。 图5-10说明了这种格式。

#### 5.2.4.1 Page Frame Address

The page frame address specifies the physical starting address of a page. Because pages are located on 4K boundaries, the low-order 12 bits are always zero. In a page directory, the page frame address is the address of a page table. In a second-level page table, the page frame address is the address of the page frame that contains the desired memory operand.

页面框架地址指定页面的物理起始地址。 由于页面位于4K边界上，因此低阶12位始终为零。 在页面目录中，页面框架地址是页面表的地址。 在第二级页表中，页框架地址是包含所需内存操作数的页框架的地址。

#### 5.2.4.2 Present Bit

这部分可以参阅OS-TEP

The Present bit indicates whether a page table entry can be used in address translation. P=1 indicates that the entry can be used.

Present位指示页表项是否可以用于地址转换（是否在内存上）。 P = 1表示可以使用该条目。

When P=0 in either level of page tables, the entry is not valid for address translation, and the rest of the entry is available for software use; none of the other bits in the entry is tested by the hardware. [Figure 5-11](https://pdos.csail.mit.edu/6.828/2017/readings/i386/s05_02.htm#fig5-11) illustrates the format of a page-table entry when P=0.

当在任一级别的页表中P = 0时，该条目对于地址转换均无效，其余条目可用于软件使用； 条目中的其他位均未经过硬件测试。 图5-11说明了P = 0时页表项的格式。

If P=0 in either level of page tables when an attempt is made to use a page-table entry for address translation, the processor signals a page exception. In software systems that support paged virtual memory, the page-not-present exception handler can bring the required page into physical memory. The instruction that caused the exception can then be reexecuted. Refer to [Chapter 9](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c09.htm) for more information on exception handlers .

如果在尝试使用页表条目进行地址转换时在任一级别的页表中P = 0，则处理器会发出页异常的信号。在支持分页虚拟内存的软件系统中，不存在页面的异常处理程序可以将所需的页面带入物理内存。 然后可以重新执行引起异常的指令。 有关异常处理程序的更多信息，请参见第9章。

Note that there is no present bit for the page directory itself. The page directory may be not-present while the associated task is suspended, but the operating system must ensure that the page directory indicated by the CR3 image in the TSS is present in physical memory before the task is dispatched . Refer to [Chapter 7](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c07.htm) for an explanation of the TSS and task dispatching.

请注意，页面目录本身没有present位。 在挂起相关任务时，页面目录可能不存在，但是在分派任务之前，操作系统必须确保TSS中CR3映像指示的页面目录存在于物理内存中。 有关TSS和任务分派的说明，请参阅第7章。

![img](https://pdos.csail.mit.edu/6.828/2017/readings/i386/fig5-10.gif)



------



![img](https://pdos.csail.mit.edu/6.828/2017/readings/i386/fig5-11.gif)



#### 5.2.4.3 Accessed and Dirty Bits

这部分可以参阅OS-TEP

These bits provide data about page usage in both levels of the page tables. With the exception of the dirty bit in a page directory entry, these bits are set by the hardware; however, the processor does not clear any of these bits.

这些位在页表的两个级别中提供有关页使用情况的数据。 除页面目录条目中的脏位外，这些位由硬件设置；其他位由硬件设置。 但是，处理器不会清除任何这些位。

The processor sets the corresponding accessed bits in both levels of page tables to one before a read or write operation to a page.

在对页面进行读或写操作之前，处理器将页面表的两个级别中的相应Accessd位都设置为1。

The processor sets the dirty bit in the second-level page table to one before a write to an address covered by that page table entry. The dirty bit in directory entries is undefined.

在写入该页表条目所覆盖的地址之前，处理器将第二级页表中的脏位设置为1。 目录条目中的脏位未定义。

An operating system that supports paged virtual memory can use these bits to determine what pages to eliminate from physical memory when the demand for memory exceeds the physical memory available. The operating system is responsible for testing and clearing these bits.

支持分页虚拟内存的操作系统可以使用这些位来确定在内存需求超出可用物理内存时要从物理内存中删除的页面。 操作系统负责测试和清除这些位。

Refer to [Chapter 11](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c11.htm) for how the 80386 coordinates updates to the accessed and dirty bits in multiprocessor systems.

有关多处理器系统中80386如何协调对已访问位和脏位的更新，请参见第11章。

#### 5.2.4.4 Read/Write and User/Supervisor Bits

这部分可以参阅OS-TEP

These bits are not used for address translation, but are used for page-level protection, which the processor performs at the same time as address translation . Refer to [Chapter 6](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c06.htm) where protection is discussed in detail.

这些位不用于地址转换，而是用于页面级保护，处理器在与地址转换同时执行的页面级保护。 请参阅第6章，其中详细讨论了保护。

### 5.2.5 Page Translation Cache

For greatest efficiency in address translation, the processor stores the most recently used page-table data in an on-chip cache. Only if the necessary paging information is not in the cache must both levels of page tables be referenced.

为了最大程度地提高地址转换的效率，处理器将最新使用的页表数据存储在片上缓存中。 仅当必要的分页信息不在高速缓存中时，才必须引用两个级别的页表。

The existence of the page-translation cache is invisible to applications programmers but not to systems programmers; operating-system programmers must flush the cache whenever the page tables are changed. The page-translation cache can be flushed by either of two methods:

页面转换缓存的存在对于应用程序程序员是不可见的，但对于系统程序员而言则是不可不见的。 每当更改页表时，操作系统程序员都必须刷新高速缓存。 可以使用以下两种方法之一刷新页面翻译缓存：

1. By reloading CR3 with a MOV instruction; for example:

   ```assembly
   MOV CR3, EAX
   ```

2. By performing a task switch to a TSS that has a different CR3 image than the current TSS . (Refer to [Chapter 7](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c07.htm) for more information on task switching.)

3. 执行任务切换到具有与当前TSS不同的CR3映像的TSS。 （有关任务切换的更多信息，请参阅第7章。）



------

**up:** [Chapter 5 -- Memory Management](https://pdos.csail.mit.edu/6.828/2017/readings/i386/c05.htm)
**prev:** [5.1 Segment Translation](https://pdos.csail.mit.edu/6.828/2017/readings/i386/s05_01.htm)
**next:** [5.3 Combining Segment and Page Translation](https://pdos.csail.mit.edu/6.828/2017/readings/i386/s05_03.htm)