/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [51:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_1z) & in_data[163]);
  assign celloutsig_1_1z = ~((in_data[145] | in_data[157]) & celloutsig_1_0z);
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } & in_data[190:188];
  assign celloutsig_0_8z = { celloutsig_0_6z[13:3], celloutsig_0_7z } / { 1'h1, celloutsig_0_6z[4:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:5] / { 1'h1, in_data[93:91] };
  assign celloutsig_0_6z = in_data[75:59] / { 1'h1, in_data[74:72], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_19z } / { 1'h1, celloutsig_0_14z[24:15] };
  assign celloutsig_0_24z = celloutsig_0_10z[10:3] / { 1'h1, celloutsig_0_10z[5:0], celloutsig_0_16z };
  assign celloutsig_0_21z = { celloutsig_0_14z[42:10], celloutsig_0_15z } >= { celloutsig_0_6z[15:1], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_29z = celloutsig_0_23z[10:1] >= { celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[120:117] >= in_data[154:151];
  assign celloutsig_0_7z = { celloutsig_0_4z[3:0], celloutsig_0_1z } > celloutsig_0_0z[7:0];
  assign celloutsig_0_12z = celloutsig_0_10z[7:4] > celloutsig_0_10z[11:8];
  assign celloutsig_0_17z = { celloutsig_0_10z[6:3], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_2z } > celloutsig_0_14z[30:13];
  assign celloutsig_0_2z = in_data[37:10] > in_data[32:5];
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_18z } % { 1'h1, celloutsig_1_7z[3:0] };
  assign celloutsig_0_10z = { celloutsig_0_9z[11:1], celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, in_data[0] };
  assign celloutsig_0_13z = in_data[83:76] % { 1'h1, celloutsig_0_0z[7:1] };
  assign celloutsig_0_4z = celloutsig_0_0z[7:1] * celloutsig_0_0z[6:0];
  assign celloutsig_0_5z = { celloutsig_0_0z[5], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } != { in_data[15:4], celloutsig_0_3z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z[2:1] };
  assign celloutsig_0_15z = | { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z[8:2], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_5z = ^ { in_data[150:148], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = ^ { in_data[133:131], celloutsig_1_15z };
  assign celloutsig_0_16z = ^ celloutsig_0_6z;
  assign celloutsig_0_19z = ^ celloutsig_0_4z[5:0];
  assign celloutsig_0_28z = ^ { celloutsig_0_0z[6:4], celloutsig_0_26z };
  assign celloutsig_0_9z = { in_data[72:67], celloutsig_0_4z } >>> { celloutsig_0_8z[8:0], celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[75:54], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_7z } >>> { in_data[90:45], celloutsig_0_11z };
  assign celloutsig_1_7z = { celloutsig_1_3z[3:1], celloutsig_1_5z, celloutsig_1_0z } - { in_data[154:152], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_26z = { celloutsig_0_23z[6], celloutsig_0_12z, celloutsig_0_13z } - celloutsig_0_8z[11:2];
  assign celloutsig_1_3z = in_data[174:171] - in_data[141:138];
  assign celloutsig_1_15z = ~((celloutsig_1_5z & celloutsig_1_0z) | celloutsig_1_7z[0]);
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[11:3];
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { in_data[51], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
