// Seed: 2204745861
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  inout id_1;
  always @(*) begin
    #1;
    id_3 <= 1;
  end
  reg id_3;
  assign id_3 = id_1;
  logic id_4 (
      1,
      1,
      1 & 1,
      id_3
  );
  logic id_5;
endmodule
