# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../decoder_top/19_02/Absoluter.v" \
"../../../../../../decoder_top/19_02/AdderW_3in_pipelined.v" \
"../../../../../../decoder_top/19_02/AdderWc_3in_pipelined.v" \
"../../../../../../decoder_top/19_02/DMem_SRQtype_modifiedalign.v" \
"../../../../../../decoder_top/19_02/Dmem_circ0_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ10_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ11_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ12_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ13_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ14_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ15_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ1_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ2_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ3_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ4_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ5_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ6_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ7_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ8_scripted.v" \
"../../../../../../decoder_top/19_02/Dmem_circ9_scripted.v" \
"../../../../../../decoder_top/19_02/E_gen_pipe_ne1.v" \
"../../../../../../decoder_top/19_02/E_mem_ne_bram.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ0_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ10_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ11_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ12_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ13_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ14_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ15_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ1_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ2_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ3_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ4_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ5_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ6_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ7_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ8_scripted.v" \
"../../../../../../decoder_top/19_02/LMem0To1_511_circ9_scripted.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ0_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ10_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ11_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ12_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ13_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ14_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ15_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ1_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ2_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ3_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ4_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ5_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ6_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ7_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ8_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/LMem1To0_511_circ9_combined_ns_yu_pipelined_scripted_h1.v" \
"../../../../../../decoder_top/19_02/Lmem_SRQtype_combined_ns_reginout_pipeV1.v" \
"../../../../../../decoder_top/19_02/NormaliserWc.v" \
"../../../../../../decoder_top/19_02/SISONorm_withD_pipeV3_ne.v" \
"../../../../../../decoder_top/19_02/SubtractorWc.v" \
"../../../../../../decoder_top/19_02/absW.v" \
"../../../../../../decoder_top/19_02/m16VG_pipelined.v" \
"../../../../../../decoder_top/19_02/m2VG_pipelined_2.v" \
"../../../../../../decoder_top/19_02/m32VG_pipelined.v" \
"../../../../../../decoder_top/19_02/m4VG_pipelined.v" \
"../../../../../../decoder_top/19_02/m8VG_pipelined.v" \
"../../../../../../decoder_top/19_02/ne_AddrGenFSM.v" \
"../../../../../../decoder_top/19_02/ne_rowcomputer_pipeV3_SRQ_p26.v" \
"../../../../../../decoder_top/19_02/normaliserW.v" \
"../../../../../../decoder_top/19_02/recovunit_dp.v" \
"../../../../../../decoder_top/19_02/subtractorW.v" \
"../../../../../ne_decoder_verif/rowcomputer_p26 verification/rowcomputer_kal_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
