read_verilog -sv ../top.v
proc
design -load first
