// Seed: 986489688
module module_0;
  assign module_3.id_2 = 0;
  wire id_1;
endmodule
module module_1 ();
  wire id_1, id_2, id_3, id_4;
  wire id_5;
  parameter id_6 = -1;
  module_0 modCall_1 ();
  wire id_7, id_8, id_9;
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    output supply0 id_2,
    output wand id_3,
    input wire id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  uwire id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output wor   id_3
);
  tri1 id_5;
  xor primCall (id_3, id_5, id_6, id_7, id_8);
  uwire id_6 = id_1, id_7, id_8 = id_5 | -1;
  module_0 modCall_1 ();
endmodule
